
diff_drive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b148  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000850  0800b2d8  0800b2d8  0000c2d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb28  0800bb28  0000d1f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800bb28  0800bb28  0000cb28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb30  0800bb30  0000d1f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800bb30  0800bb30  0000cb30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bb38  0800bb38  0000cb38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  0800bb3c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d1f8  2**0
                  CONTENTS
 10 .bss          00000580  200001f8  200001f8  0000d1f8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000778  20000778  0000d1f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d1f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015224  00000000  00000000  0000d228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f29  00000000  00000000  0002244c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e98  00000000  00000000  00025378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b47  00000000  00000000  00026210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025bb6  00000000  00000000  00026d57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013ab7  00000000  00000000  0004c90d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0ed4  00000000  00000000  000603c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00131298  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000052e4  00000000  00000000  001312dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000056  00000000  00000000  001365c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b2c0 	.word	0x0800b2c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0800b2c0 	.word	0x0800b2c0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <_ZN7DCMotorC1EP17TIM_HandleTypeDefmm>:
 */


#include "dc_motor.h"

DCMotor::DCMotor(TIM_HandleTypeDef *pwm_tim, uint32_t fwd_chan, uint32_t rev_chan)
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
 8000ff0:	603b      	str	r3, [r7, #0]
:_pwm_tim(pwm_tim), _fwd_chan(fwd_chan), _rev_chan(rev_chan)
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	68ba      	ldr	r2, [r7, #8]
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	687a      	ldr	r2, [r7, #4]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	683a      	ldr	r2, [r7, #0]
 8001002:	609a      	str	r2, [r3, #8]
{
	HAL_TIM_PWM_Start(_pwm_tim, _fwd_chan);
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	4619      	mov	r1, r3
 800100e:	4610      	mov	r0, r2
 8001010:	f003 f866 	bl	80040e0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(_pwm_tim, _rev_chan);
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	4619      	mov	r1, r3
 800101e:	4610      	mov	r0, r2
 8001020:	f003 f85e 	bl	80040e0 <HAL_TIM_PWM_Start>

}
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	4618      	mov	r0, r3
 8001028:	3710      	adds	r7, #16
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <_ZN7DCMotor11write_int16Es>:

void DCMotor::write_int16(int16_t pwm)
{
 800102e:	b480      	push	{r7}
 8001030:	b083      	sub	sp, #12
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
 8001036:	460b      	mov	r3, r1
 8001038:	807b      	strh	r3, [r7, #2]
    if(pwm < 0)
 800103a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800103e:	2b00      	cmp	r3, #0
 8001040:	da4a      	bge.n	80010d8 <_ZN7DCMotor11write_int16Es+0xaa>
    {
    	__HAL_TIM_SET_COMPARE(DCMotor::_pwm_tim, DCMotor::_rev_chan, pwm);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d106      	bne.n	8001058 <_ZN7DCMotor11write_int16Es+0x2a>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001054:	635a      	str	r2, [r3, #52]	@ 0x34
 8001056:	e01b      	b.n	8001090 <_ZN7DCMotor11write_int16Es+0x62>
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	2b04      	cmp	r3, #4
 800105e:	d106      	bne.n	800106e <_ZN7DCMotor11write_int16Es+0x40>
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800106a:	639a      	str	r2, [r3, #56]	@ 0x38
 800106c:	e010      	b.n	8001090 <_ZN7DCMotor11write_int16Es+0x62>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	2b08      	cmp	r3, #8
 8001074:	d106      	bne.n	8001084 <_ZN7DCMotor11write_int16Es+0x56>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001080:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001082:	e005      	b.n	8001090 <_ZN7DCMotor11write_int16Es+0x62>
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800108e:	641a      	str	r2, [r3, #64]	@ 0x40
    	__HAL_TIM_SET_COMPARE(DCMotor::_pwm_tim, DCMotor::_fwd_chan, 0);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d105      	bne.n	80010a4 <_ZN7DCMotor11write_int16Es+0x76>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2200      	movs	r2, #0
 80010a0:	635a      	str	r2, [r3, #52]	@ 0x34
    {
    	__HAL_TIM_SET_COMPARE(DCMotor::_pwm_tim, DCMotor::_fwd_chan, pwm);
    	__HAL_TIM_SET_COMPARE(DCMotor::_pwm_tim, DCMotor::_rev_chan, 0);
    }

}
 80010a2:	e063      	b.n	800116c <_ZN7DCMotor11write_int16Es+0x13e>
    	__HAL_TIM_SET_COMPARE(DCMotor::_pwm_tim, DCMotor::_fwd_chan, 0);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	2b04      	cmp	r3, #4
 80010aa:	d105      	bne.n	80010b8 <_ZN7DCMotor11write_int16Es+0x8a>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2200      	movs	r2, #0
 80010b4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80010b6:	e059      	b.n	800116c <_ZN7DCMotor11write_int16Es+0x13e>
    	__HAL_TIM_SET_COMPARE(DCMotor::_pwm_tim, DCMotor::_fwd_chan, 0);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	2b08      	cmp	r3, #8
 80010be:	d105      	bne.n	80010cc <_ZN7DCMotor11write_int16Es+0x9e>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	2200      	movs	r2, #0
 80010c8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80010ca:	e04f      	b.n	800116c <_ZN7DCMotor11write_int16Es+0x13e>
    	__HAL_TIM_SET_COMPARE(DCMotor::_pwm_tim, DCMotor::_fwd_chan, 0);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2200      	movs	r2, #0
 80010d4:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80010d6:	e049      	b.n	800116c <_ZN7DCMotor11write_int16Es+0x13e>
    	__HAL_TIM_SET_COMPARE(DCMotor::_pwm_tim, DCMotor::_fwd_chan, pwm);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d106      	bne.n	80010ee <_ZN7DCMotor11write_int16Es+0xc0>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80010ea:	635a      	str	r2, [r3, #52]	@ 0x34
 80010ec:	e01b      	b.n	8001126 <_ZN7DCMotor11write_int16Es+0xf8>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	2b04      	cmp	r3, #4
 80010f4:	d106      	bne.n	8001104 <_ZN7DCMotor11write_int16Es+0xd6>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001100:	639a      	str	r2, [r3, #56]	@ 0x38
 8001102:	e010      	b.n	8001126 <_ZN7DCMotor11write_int16Es+0xf8>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	2b08      	cmp	r3, #8
 800110a:	d106      	bne.n	800111a <_ZN7DCMotor11write_int16Es+0xec>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001116:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001118:	e005      	b.n	8001126 <_ZN7DCMotor11write_int16Es+0xf8>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001124:	641a      	str	r2, [r3, #64]	@ 0x40
    	__HAL_TIM_SET_COMPARE(DCMotor::_pwm_tim, DCMotor::_rev_chan, 0);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d105      	bne.n	800113a <_ZN7DCMotor11write_int16Es+0x10c>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2200      	movs	r2, #0
 8001136:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001138:	e018      	b.n	800116c <_ZN7DCMotor11write_int16Es+0x13e>
    	__HAL_TIM_SET_COMPARE(DCMotor::_pwm_tim, DCMotor::_rev_chan, 0);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	689b      	ldr	r3, [r3, #8]
 800113e:	2b04      	cmp	r3, #4
 8001140:	d105      	bne.n	800114e <_ZN7DCMotor11write_int16Es+0x120>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2200      	movs	r2, #0
 800114a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800114c:	e00e      	b.n	800116c <_ZN7DCMotor11write_int16Es+0x13e>
    	__HAL_TIM_SET_COMPARE(DCMotor::_pwm_tim, DCMotor::_rev_chan, 0);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	2b08      	cmp	r3, #8
 8001154:	d105      	bne.n	8001162 <_ZN7DCMotor11write_int16Es+0x134>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2200      	movs	r2, #0
 800115e:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001160:	e004      	b.n	800116c <_ZN7DCMotor11write_int16Es+0x13e>
    	__HAL_TIM_SET_COMPARE(DCMotor::_pwm_tim, DCMotor::_rev_chan, 0);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2200      	movs	r2, #0
 800116a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800116c:	bf00      	nop
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <_ZN7DCMotor5writeEf>:

void DCMotor::write(float duty_cycle)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	ed87 0a00 	vstr	s0, [r7]
    if(duty_cycle > 1.0f) duty_cycle = 1.0f;
 8001184:	edd7 7a00 	vldr	s15, [r7]
 8001188:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800118c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001194:	dd02      	ble.n	800119c <_ZN7DCMotor5writeEf+0x24>
 8001196:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800119a:	603b      	str	r3, [r7, #0]
    if(duty_cycle < -1.0f) duty_cycle = -1.0f;
 800119c:	edd7 7a00 	vldr	s15, [r7]
 80011a0:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80011a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ac:	d501      	bpl.n	80011b2 <_ZN7DCMotor5writeEf+0x3a>
 80011ae:	4b0a      	ldr	r3, [pc, #40]	@ (80011d8 <_ZN7DCMotor5writeEf+0x60>)
 80011b0:	603b      	str	r3, [r7, #0]
    write_int16((int16_t)(duty_cycle * TOP));
 80011b2:	edd7 7a00 	vldr	s15, [r7]
 80011b6:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80011dc <_ZN7DCMotor5writeEf+0x64>
 80011ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011c2:	ee17 3a90 	vmov	r3, s15
 80011c6:	b21b      	sxth	r3, r3
 80011c8:	4619      	mov	r1, r3
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f7ff ff2f 	bl	800102e <_ZN7DCMotor11write_int16Es>
}
 80011d0:	bf00      	nop
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	bf800000 	.word	0xbf800000
 80011dc:	42c60000 	.word	0x42c60000

080011e0 <_Z11ReadEncoderv>:
        sample_time_ms,
        robot_pins
        );


void ReadEncoder(){
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
	int16_t et1 = ECODER_TIMER1.Instance->CNT;
 80011e6:	4b12      	ldr	r3, [pc, #72]	@ (8001230 <_Z11ReadEncoderv+0x50>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ec:	80fb      	strh	r3, [r7, #6]
	int16_t et2 = ECODER_TIMER2.Instance->CNT;
 80011ee:	4b11      	ldr	r3, [pc, #68]	@ (8001234 <_Z11ReadEncoderv+0x54>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011f4:	80bb      	strh	r3, [r7, #4]

	encoder1_ticks += et1;
 80011f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001238 <_Z11ReadEncoderv+0x58>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4413      	add	r3, r2
 8001200:	4a0d      	ldr	r2, [pc, #52]	@ (8001238 <_Z11ReadEncoderv+0x58>)
 8001202:	6013      	str	r3, [r2, #0]
	encoder2_ticks += et2;
 8001204:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001208:	4b0c      	ldr	r3, [pc, #48]	@ (800123c <_Z11ReadEncoderv+0x5c>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4413      	add	r3, r2
 800120e:	4a0b      	ldr	r2, [pc, #44]	@ (800123c <_Z11ReadEncoderv+0x5c>)
 8001210:	6013      	str	r3, [r2, #0]

	ECODER_TIMER1.Instance->CNT = 0;
 8001212:	4b07      	ldr	r3, [pc, #28]	@ (8001230 <_Z11ReadEncoderv+0x50>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	2200      	movs	r2, #0
 8001218:	625a      	str	r2, [r3, #36]	@ 0x24
	ECODER_TIMER2.Instance->CNT = 0;
 800121a:	4b06      	ldr	r3, [pc, #24]	@ (8001234 <_Z11ReadEncoderv+0x54>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2200      	movs	r2, #0
 8001220:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	200003a0 	.word	0x200003a0
 8001234:	20000430 	.word	0x20000430
 8001238:	2000027c 	.word	0x2000027c
 800123c:	20000280 	.word	0x20000280

08001240 <_Z10printStateff10RobotState13RobotOdometry>:



void printState(float v, float w, RobotState state, RobotOdometry odometry)
{
 8001240:	b084      	sub	sp, #16
 8001242:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001246:	b0a4      	sub	sp, #144	@ 0x90
 8001248:	af14      	add	r7, sp, #80	@ 0x50
 800124a:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
 800124e:	edc7 0a0e 	vstr	s1, [r7, #56]	@ 0x38
 8001252:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 8001256:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    printf(
            // diff setpoint,wheel setpoint, speed
            "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f\n",
            state.l_ref_speed, state.r_ref_speed, state.l_speed, state.r_speed, state.l_effort, state.r_effort,
 800125a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
    printf(
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff f972 	bl	8000548 <__aeabi_f2d>
 8001264:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
            state.l_ref_speed, state.r_ref_speed, state.l_speed, state.r_speed, state.l_effort, state.r_effort,
 8001268:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
    printf(
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff f96b 	bl	8000548 <__aeabi_f2d>
 8001272:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
            state.l_ref_speed, state.r_ref_speed, state.l_speed, state.r_speed, state.l_effort, state.r_effort,
 8001276:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    printf(
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff f965 	bl	8000548 <__aeabi_f2d>
 800127e:	e9c7 0108 	strd	r0, r1, [r7, #32]
            state.l_ref_speed, state.r_ref_speed, state.l_speed, state.r_speed, state.l_effort, state.r_effort,
 8001282:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
    printf(
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff f95f 	bl	8000548 <__aeabi_f2d>
 800128a:	e9c7 0106 	strd	r0, r1, [r7, #24]
            state.l_ref_speed, state.r_ref_speed, state.l_speed, state.r_speed, state.l_effort, state.r_effort,
 800128e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
    printf(
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff f959 	bl	8000548 <__aeabi_f2d>
 8001296:	e9c7 0104 	strd	r0, r1, [r7, #16]
            state.l_ref_speed, state.r_ref_speed, state.l_speed, state.r_speed, state.l_effort, state.r_effort,
 800129a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
    printf(
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff f953 	bl	8000548 <__aeabi_f2d>
 80012a2:	e9c7 0102 	strd	r0, r1, [r7, #8]
            odometry.x_pos, odometry.y_pos, odometry.theta, odometry.v, odometry.w
 80012a6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
    printf(
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff f94c 	bl	8000548 <__aeabi_f2d>
 80012b0:	e9c7 0100 	strd	r0, r1, [r7]
            odometry.x_pos, odometry.y_pos, odometry.theta, odometry.v, odometry.w
 80012b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
    printf(
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff f945 	bl	8000548 <__aeabi_f2d>
 80012be:	4682      	mov	sl, r0
 80012c0:	468b      	mov	fp, r1
            odometry.x_pos, odometry.y_pos, odometry.theta, odometry.v, odometry.w
 80012c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
    printf(
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff f93e 	bl	8000548 <__aeabi_f2d>
 80012cc:	4680      	mov	r8, r0
 80012ce:	4689      	mov	r9, r1
            odometry.x_pos, odometry.y_pos, odometry.theta, odometry.v, odometry.w
 80012d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
    printf(
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff f937 	bl	8000548 <__aeabi_f2d>
 80012da:	4604      	mov	r4, r0
 80012dc:	460d      	mov	r5, r1
            odometry.x_pos, odometry.y_pos, odometry.theta, odometry.v, odometry.w
 80012de:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
    printf(
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff f930 	bl	8000548 <__aeabi_f2d>
 80012e8:	4602      	mov	r2, r0
 80012ea:	460b      	mov	r3, r1
 80012ec:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 80012f0:	e9cd 4510 	strd	r4, r5, [sp, #64]	@ 0x40
 80012f4:	e9cd 890e 	strd	r8, r9, [sp, #56]	@ 0x38
 80012f8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80012fc:	ed97 7b00 	vldr	d7, [r7]
 8001300:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8001304:	ed97 7b02 	vldr	d7, [r7, #8]
 8001308:	ed8d 7b08 	vstr	d7, [sp, #32]
 800130c:	ed97 7b04 	vldr	d7, [r7, #16]
 8001310:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001314:	ed97 7b06 	vldr	d7, [r7, #24]
 8001318:	ed8d 7b04 	vstr	d7, [sp, #16]
 800131c:	ed97 7b08 	vldr	d7, [r7, #32]
 8001320:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001324:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8001328:	ed8d 7b00 	vstr	d7, [sp]
 800132c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001330:	4804      	ldr	r0, [pc, #16]	@ (8001344 <_Z10printStateff10RobotState13RobotOdometry+0x104>)
 8001332:	f007 f97d 	bl	8008630 <iprintf>
            );
}
 8001336:	bf00      	nop
 8001338:	3740      	adds	r7, #64	@ 0x40
 800133a:	46bd      	mov	sp, r7
 800133c:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001340:	b004      	add	sp, #16
 8001342:	4770      	bx	lr
 8001344:	0800b2d8 	.word	0x0800b2d8

08001348 <CppMain>:


void CppMain(){
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
	while(1)
 800134c:	bf00      	nop
 800134e:	e7fd      	b.n	800134c <CppMain+0x4>

08001350 <HAL_UART_RxCpltCallback>:
	{
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001350:	b5b0      	push	{r4, r5, r7, lr}
 8001352:	ed2d 8b02 	vpush	{d8}
 8001356:	b09e      	sub	sp, #120	@ 0x78
 8001358:	af0c      	add	r7, sp, #48	@ 0x30
 800135a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == UART_COM_INSTANCE)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	4b37      	ldr	r3, [pc, #220]	@ (8001440 <HAL_UART_RxCpltCallback+0xf0>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	429a      	cmp	r2, r3
 8001366:	d160      	bne.n	800142a <HAL_UART_RxCpltCallback+0xda>
	{
		if (urx != '\n')
 8001368:	4b36      	ldr	r3, [pc, #216]	@ (8001444 <HAL_UART_RxCpltCallback+0xf4>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	2b0a      	cmp	r3, #10
 800136e:	d00d      	beq.n	800138c <HAL_UART_RxCpltCallback+0x3c>
		{
			in_buffer[char_idx] = urx;
 8001370:	4b35      	ldr	r3, [pc, #212]	@ (8001448 <HAL_UART_RxCpltCallback+0xf8>)
 8001372:	881b      	ldrh	r3, [r3, #0]
 8001374:	461a      	mov	r2, r3
 8001376:	4b33      	ldr	r3, [pc, #204]	@ (8001444 <HAL_UART_RxCpltCallback+0xf4>)
 8001378:	7819      	ldrb	r1, [r3, #0]
 800137a:	4b34      	ldr	r3, [pc, #208]	@ (800144c <HAL_UART_RxCpltCallback+0xfc>)
 800137c:	5499      	strb	r1, [r3, r2]
			char_idx++;
 800137e:	4b32      	ldr	r3, [pc, #200]	@ (8001448 <HAL_UART_RxCpltCallback+0xf8>)
 8001380:	881b      	ldrh	r3, [r3, #0]
 8001382:	3301      	adds	r3, #1
 8001384:	b29a      	uxth	r2, r3
 8001386:	4b30      	ldr	r3, [pc, #192]	@ (8001448 <HAL_UART_RxCpltCallback+0xf8>)
 8001388:	801a      	strh	r2, [r3, #0]
 800138a:	e04e      	b.n	800142a <HAL_UART_RxCpltCallback+0xda>
		}
		else
		{
			in_buffer[char_idx] = 0;
 800138c:	4b2e      	ldr	r3, [pc, #184]	@ (8001448 <HAL_UART_RxCpltCallback+0xf8>)
 800138e:	881b      	ldrh	r3, [r3, #0]
 8001390:	461a      	mov	r2, r3
 8001392:	4b2e      	ldr	r3, [pc, #184]	@ (800144c <HAL_UART_RxCpltCallback+0xfc>)
 8001394:	2100      	movs	r1, #0
 8001396:	5499      	strb	r1, [r3, r2]
			char_idx = 0;
 8001398:	4b2b      	ldr	r3, [pc, #172]	@ (8001448 <HAL_UART_RxCpltCallback+0xf8>)
 800139a:	2200      	movs	r2, #0
 800139c:	801a      	strh	r2, [r3, #0]

			in_buffer[char_idx] = 0;      // end of string
 800139e:	4b2a      	ldr	r3, [pc, #168]	@ (8001448 <HAL_UART_RxCpltCallback+0xf8>)
 80013a0:	881b      	ldrh	r3, [r3, #0]
 80013a2:	461a      	mov	r2, r3
 80013a4:	4b29      	ldr	r3, [pc, #164]	@ (800144c <HAL_UART_RxCpltCallback+0xfc>)
 80013a6:	2100      	movs	r1, #0
 80013a8:	5499      	strb	r1, [r3, r2]
			linear = strtof(in_buffer, &ch_ptr);
 80013aa:	4929      	ldr	r1, [pc, #164]	@ (8001450 <HAL_UART_RxCpltCallback+0x100>)
 80013ac:	4827      	ldr	r0, [pc, #156]	@ (800144c <HAL_UART_RxCpltCallback+0xfc>)
 80013ae:	f006 f9ad 	bl	800770c <strtof>
 80013b2:	eef0 7a40 	vmov.f32	s15, s0
 80013b6:	4b27      	ldr	r3, [pc, #156]	@ (8001454 <HAL_UART_RxCpltCallback+0x104>)
 80013b8:	edc3 7a00 	vstr	s15, [r3]
			angular = strtof(ch_ptr+1, &ch_ptr2);
 80013bc:	4b24      	ldr	r3, [pc, #144]	@ (8001450 <HAL_UART_RxCpltCallback+0x100>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	3301      	adds	r3, #1
 80013c2:	4925      	ldr	r1, [pc, #148]	@ (8001458 <HAL_UART_RxCpltCallback+0x108>)
 80013c4:	4618      	mov	r0, r3
 80013c6:	f006 f9a1 	bl	800770c <strtof>
 80013ca:	eef0 7a40 	vmov.f32	s15, s0
 80013ce:	4b23      	ldr	r3, [pc, #140]	@ (800145c <HAL_UART_RxCpltCallback+0x10c>)
 80013d0:	edc3 7a00 	vstr	s15, [r3]
			printState(linear, angular, robot.getState(), robot.getOdometry());
 80013d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001454 <HAL_UART_RxCpltCallback+0x104>)
 80013d6:	ed93 8a00 	vldr	s16, [r3]
 80013da:	4b20      	ldr	r3, [pc, #128]	@ (800145c <HAL_UART_RxCpltCallback+0x10c>)
 80013dc:	edd3 8a00 	vldr	s17, [r3]
 80013e0:	f107 030c 	add.w	r3, r7, #12
 80013e4:	491e      	ldr	r1, [pc, #120]	@ (8001460 <HAL_UART_RxCpltCallback+0x110>)
 80013e6:	4618      	mov	r0, r3
 80013e8:	f000 fd12 	bl	8001e10 <_ZN5Robot8getStateEv>
 80013ec:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80013f0:	491b      	ldr	r1, [pc, #108]	@ (8001460 <HAL_UART_RxCpltCallback+0x110>)
 80013f2:	4618      	mov	r0, r3
 80013f4:	f000 fd23 	bl	8001e3e <_ZN5Robot11getOdometryEv>
 80013f8:	ad06      	add	r5, sp, #24
 80013fa:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 80013fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001400:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001402:	6823      	ldr	r3, [r4, #0]
 8001404:	602b      	str	r3, [r5, #0]
 8001406:	466d      	mov	r5, sp
 8001408:	f107 041c 	add.w	r4, r7, #28
 800140c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800140e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001410:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001414:	e885 0003 	stmia.w	r5, {r0, r1}
 8001418:	f107 030c 	add.w	r3, r7, #12
 800141c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800141e:	eef0 0a68 	vmov.f32	s1, s17
 8001422:	eeb0 0a48 	vmov.f32	s0, s16
 8001426:	f7ff ff0b 	bl	8001240 <_Z10printStateff10RobotState13RobotOdometry>
		}
	}
	HAL_UART_Receive_IT(&UART_COM, &urx, 1);
 800142a:	2201      	movs	r2, #1
 800142c:	4905      	ldr	r1, [pc, #20]	@ (8001444 <HAL_UART_RxCpltCallback+0xf4>)
 800142e:	4804      	ldr	r0, [pc, #16]	@ (8001440 <HAL_UART_RxCpltCallback+0xf0>)
 8001430:	f003 fe6b 	bl	800510a <HAL_UART_Receive_IT>
}
 8001434:	bf00      	nop
 8001436:	3748      	adds	r7, #72	@ 0x48
 8001438:	46bd      	mov	sp, r7
 800143a:	ecbd 8b02 	vpop	{d8}
 800143e:	bdb0      	pop	{r4, r5, r7, pc}
 8001440:	20000598 	.word	0x20000598
 8001444:	2000027a 	.word	0x2000027a
 8001448:	20000278 	.word	0x20000278
 800144c:	20000214 	.word	0x20000214
 8001450:	20000290 	.word	0x20000290
 8001454:	20000288 	.word	0x20000288
 8001458:	20000294 	.word	0x20000294
 800145c:	2000028c 	.word	0x2000028c
 8001460:	20000298 	.word	0x20000298

08001464 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == INTERUPT_TIMER_INSTANCE)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	4b0f      	ldr	r3, [pc, #60]	@ (80014b0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	429a      	cmp	r2, r3
 8001476:	d117      	bne.n	80014a8 <HAL_TIM_PeriodElapsedCallback+0x44>
  {
	  ReadEncoder();
 8001478:	f7ff feb2 	bl	80011e0 <_Z11ReadEncoderv>
	  robot.setUnicycle(linear, angular);
 800147c:	4b0d      	ldr	r3, [pc, #52]	@ (80014b4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800147e:	edd3 7a00 	vldr	s15, [r3]
 8001482:	4b0d      	ldr	r3, [pc, #52]	@ (80014b8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001484:	ed93 7a00 	vldr	s14, [r3]
 8001488:	eef0 0a47 	vmov.f32	s1, s14
 800148c:	eeb0 0a67 	vmov.f32	s0, s15
 8001490:	480a      	ldr	r0, [pc, #40]	@ (80014bc <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001492:	f000 fc3d 	bl	8001d10 <_ZN5Robot11setUnicycleEff>
	  robot.updatePid(encoder1_ticks, encoder2_ticks);
 8001496:	4b0a      	ldr	r3, [pc, #40]	@ (80014c0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4619      	mov	r1, r3
 800149c:	4b09      	ldr	r3, [pc, #36]	@ (80014c4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	461a      	mov	r2, r3
 80014a2:	4806      	ldr	r0, [pc, #24]	@ (80014bc <HAL_TIM_PeriodElapsedCallback+0x58>)
 80014a4:	f000 fa70 	bl	8001988 <_ZN5Robot9updatePidEmm>
  }
}
 80014a8:	bf00      	nop
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000508 	.word	0x20000508
 80014b4:	20000288 	.word	0x20000288
 80014b8:	2000028c 	.word	0x2000028c
 80014bc:	20000298 	.word	0x20000298
 80014c0:	2000027c 	.word	0x2000027c
 80014c4:	20000280 	.word	0x20000280

080014c8 <_Z41__static_initialization_and_destruction_0ii>:
 80014c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ca:	b087      	sub	sp, #28
 80014cc:	af04      	add	r7, sp, #16
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d122      	bne.n	800151e <_Z41__static_initialization_and_destruction_0ii+0x56>
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014de:	4293      	cmp	r3, r2
 80014e0:	d11d      	bne.n	800151e <_Z41__static_initialization_and_destruction_0ii+0x56>
        );
 80014e2:	4b11      	ldr	r3, [pc, #68]	@ (8001528 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 80014e4:	edd3 7a00 	vldr	s15, [r3]
 80014e8:	4b10      	ldr	r3, [pc, #64]	@ (800152c <_Z41__static_initialization_and_destruction_0ii+0x64>)
 80014ea:	ed93 7a00 	vldr	s14, [r3]
 80014ee:	4b10      	ldr	r3, [pc, #64]	@ (8001530 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80014f0:	edd3 6a00 	vldr	s13, [r3]
 80014f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001534 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 80014f6:	681e      	ldr	r6, [r3, #0]
 80014f8:	4c0f      	ldr	r4, [pc, #60]	@ (8001538 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 80014fa:	466d      	mov	r5, sp
 80014fc:	f104 0308 	add.w	r3, r4, #8
 8001500:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001502:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001506:	e894 000c 	ldmia.w	r4, {r2, r3}
 800150a:	4631      	mov	r1, r6
 800150c:	eeb0 1a66 	vmov.f32	s2, s13
 8001510:	eef0 0a47 	vmov.f32	s1, s14
 8001514:	eeb0 0a67 	vmov.f32	s0, s15
 8001518:	4808      	ldr	r0, [pc, #32]	@ (800153c <_Z41__static_initialization_and_destruction_0ii+0x74>)
 800151a:	f000 f981 	bl	8001820 <_ZN5RobotC1Efffm9RobotPins>
}
 800151e:	bf00      	nop
 8001520:	370c      	adds	r7, #12
 8001522:	46bd      	mov	sp, r7
 8001524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001526:	bf00      	nop
 8001528:	20000018 	.word	0x20000018
 800152c:	20000284 	.word	0x20000284
 8001530:	2000001c 	.word	0x2000001c
 8001534:	20000020 	.word	0x20000020
 8001538:	20000000 	.word	0x20000000
 800153c:	20000298 	.word	0x20000298

08001540 <_GLOBAL__sub_I_in_buffer>:
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
 8001544:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001548:	2001      	movs	r0, #1
 800154a:	f7ff ffbd 	bl	80014c8 <_Z41__static_initialization_and_destruction_0ii>
 800154e:	bd80      	pop	{r7, pc}

08001550 <_ZN3PIDC1EPfS0_S0_fffm>:
 *      Author: dat
 */

#include "pid_controller.h"

PID::PID(float *input, float *output, float *setpoint, float kp, float ki, float kd, uint32_t sample_time_ms)
 8001550:	b580      	push	{r7, lr}
 8001552:	b088      	sub	sp, #32
 8001554:	af00      	add	r7, sp, #0
 8001556:	61f8      	str	r0, [r7, #28]
 8001558:	61b9      	str	r1, [r7, #24]
 800155a:	617a      	str	r2, [r7, #20]
 800155c:	613b      	str	r3, [r7, #16]
 800155e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001562:	edc7 0a02 	vstr	s1, [r7, #8]
 8001566:	ed87 1a01 	vstr	s2, [r7, #4]
: _my_input(input), _my_output(output), _my_setpoint(setpoint), _sample_time_ms(sample_time_ms), _out_sum(0), _last_input(0)
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	69ba      	ldr	r2, [r7, #24]
 8001574:	615a      	str	r2, [r3, #20]
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	697a      	ldr	r2, [r7, #20]
 800157a:	619a      	str	r2, [r3, #24]
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	693a      	ldr	r2, [r7, #16]
 8001580:	61da      	str	r2, [r3, #28]
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	f04f 0200 	mov.w	r2, #0
 8001588:	629a      	str	r2, [r3, #40]	@ 0x28
 800158a:	69fb      	ldr	r3, [r7, #28]
 800158c:	f04f 0200 	mov.w	r2, #0
 8001590:	639a      	str	r2, [r3, #56]	@ 0x38
{
    set_output_limits(-1.0f, 1.0f);
 8001592:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8001596:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 800159a:	69f8      	ldr	r0, [r7, #28]
 800159c:	f000 f858 	bl	8001650 <_ZN3PID17set_output_limitsEff>
    set_gains(kp, ki, kd);
 80015a0:	ed97 1a01 	vldr	s2, [r7, #4]
 80015a4:	edd7 0a02 	vldr	s1, [r7, #8]
 80015a8:	ed97 0a03 	vldr	s0, [r7, #12]
 80015ac:	69f8      	ldr	r0, [r7, #28]
 80015ae:	f000 f805 	bl	80015bc <_ZN3PID9set_gainsEfff>
}
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	4618      	mov	r0, r3
 80015b6:	3720      	adds	r7, #32
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}

080015bc <_ZN3PID9set_gainsEfff>:
    _kd /= ratio;
    _sample_time_ms = new_sample_time_ms;
}

void PID::set_gains(float kp, float ki, float kd)
{
 80015bc:	b480      	push	{r7}
 80015be:	b087      	sub	sp, #28
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	ed87 0a02 	vstr	s0, [r7, #8]
 80015c8:	edc7 0a01 	vstr	s1, [r7, #4]
 80015cc:	ed87 1a00 	vstr	s2, [r7]
    if(kp < 0 || ki < 0 || kd < 0) return;
 80015d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80015d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015dc:	d42f      	bmi.n	800163e <_ZN3PID9set_gainsEfff+0x82>
 80015de:	edd7 7a01 	vldr	s15, [r7, #4]
 80015e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ea:	d428      	bmi.n	800163e <_ZN3PID9set_gainsEfff+0x82>
 80015ec:	edd7 7a00 	vldr	s15, [r7]
 80015f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f8:	d421      	bmi.n	800163e <_ZN3PID9set_gainsEfff+0x82>

    float sample_time_s = (float)_sample_time_ms / 1000.0f;
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	ee07 3a90 	vmov	s15, r3
 8001602:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001606:	eddf 6a11 	vldr	s13, [pc, #68]	@ 800164c <_ZN3PID9set_gainsEfff+0x90>
 800160a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800160e:	edc7 7a05 	vstr	s15, [r7, #20]
//    printf("pid sample time: %f [s]", sample_time_s);

    _kp = kp;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	68ba      	ldr	r2, [r7, #8]
 8001616:	609a      	str	r2, [r3, #8]
    _ki = ki * sample_time_s;
 8001618:	ed97 7a01 	vldr	s14, [r7, #4]
 800161c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001620:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	edc3 7a04 	vstr	s15, [r3, #16]
    _kd = kd / sample_time_s;
 800162a:	edd7 6a00 	vldr	s13, [r7]
 800162e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001632:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	edc3 7a03 	vstr	s15, [r3, #12]
 800163c:	e000      	b.n	8001640 <_ZN3PID9set_gainsEfff+0x84>
    if(kp < 0 || ki < 0 || kd < 0) return;
 800163e:	bf00      	nop
}
 8001640:	371c      	adds	r7, #28
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	447a0000 	.word	0x447a0000

08001650 <_ZN3PID17set_output_limitsEff>:

void PID::set_output_limits(float min, float max)
{
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	ed87 0a02 	vstr	s0, [r7, #8]
 800165c:	edc7 0a01 	vstr	s1, [r7, #4]
    if(min >= max) return;
 8001660:	ed97 7a02 	vldr	s14, [r7, #8]
 8001664:	edd7 7a01 	vldr	s15, [r7, #4]
 8001668:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800166c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001670:	da48      	bge.n	8001704 <_ZN3PID17set_output_limitsEff+0xb4>
    _out_min = min;
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	68ba      	ldr	r2, [r7, #8]
 8001676:	621a      	str	r2, [r3, #32]
    _out_max = max;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	687a      	ldr	r2, [r7, #4]
 800167c:	625a      	str	r2, [r3, #36]	@ 0x24

    if(*_my_output > _out_max) *_my_output = _out_max;
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	699b      	ldr	r3, [r3, #24]
 8001682:	ed93 7a00 	vldr	s14, [r3]
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800168c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001694:	dd05      	ble.n	80016a2 <_ZN3PID17set_output_limitsEff+0x52>
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	699b      	ldr	r3, [r3, #24]
 800169a:	68fa      	ldr	r2, [r7, #12]
 800169c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	e010      	b.n	80016c4 <_ZN3PID17set_output_limitsEff+0x74>
    else if(*_my_output < _out_min) *_my_output = _out_min;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	699b      	ldr	r3, [r3, #24]
 80016a6:	ed93 7a00 	vldr	s14, [r3]
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	edd3 7a08 	vldr	s15, [r3, #32]
 80016b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b8:	d504      	bpl.n	80016c4 <_ZN3PID17set_output_limitsEff+0x74>
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	699b      	ldr	r3, [r3, #24]
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	6a12      	ldr	r2, [r2, #32]
 80016c2:	601a      	str	r2, [r3, #0]

    if(_out_sum > _out_max) _out_sum = _out_max;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80016d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016d8:	dd04      	ble.n	80016e4 <_ZN3PID17set_output_limitsEff+0x94>
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	629a      	str	r2, [r3, #40]	@ 0x28
 80016e2:	e010      	b.n	8001706 <_ZN3PID17set_output_limitsEff+0xb6>
    else if(_out_sum < _out_min) _out_sum = _out_min;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	edd3 7a08 	vldr	s15, [r3, #32]
 80016f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f8:	d505      	bpl.n	8001706 <_ZN3PID17set_output_limitsEff+0xb6>
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	6a1a      	ldr	r2, [r3, #32]
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	629a      	str	r2, [r3, #40]	@ 0x28
 8001702:	e000      	b.n	8001706 <_ZN3PID17set_output_limitsEff+0xb6>
    if(min >= max) return;
 8001704:	bf00      	nop
}
 8001706:	3714      	adds	r7, #20
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <_ZN3PID7computeEv>:

void PID::compute(void)
{
 8001710:	b480      	push	{r7}
 8001712:	b087      	sub	sp, #28
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
    float input = *_my_input;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	695b      	ldr	r3, [r3, #20]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	613b      	str	r3, [r7, #16]
    float error = *_my_setpoint - input;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	69db      	ldr	r3, [r3, #28]
 8001724:	ed93 7a00 	vldr	s14, [r3]
 8001728:	edd7 7a04 	vldr	s15, [r7, #16]
 800172c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001730:	edc7 7a03 	vstr	s15, [r7, #12]

    float delta_input = input - _last_input;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800173a:	ed97 7a04 	vldr	s14, [r7, #16]
 800173e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001742:	edc7 7a02 	vstr	s15, [r7, #8]
    _out_sum += _ki * error;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	edd3 6a04 	vldr	s13, [r3, #16]
 8001752:	edd7 7a03 	vldr	s15, [r7, #12]
 8001756:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800175a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    if(_out_sum > _out_max) _out_sum = _out_max;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001770:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001778:	dd04      	ble.n	8001784 <_ZN3PID7computeEv+0x74>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	629a      	str	r2, [r3, #40]	@ 0x28
 8001782:	e00e      	b.n	80017a2 <_ZN3PID7computeEv+0x92>
    else if(_out_sum < _out_min) _out_sum = _out_min;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001790:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001798:	d503      	bpl.n	80017a2 <_ZN3PID7computeEv+0x92>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6a1a      	ldr	r2, [r3, #32]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	629a      	str	r2, [r3, #40]	@ 0x28

    float output = _kp * error + _out_sum - _kd * delta_input;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	ed93 7a02 	vldr	s14, [r3, #8]
 80017a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80017ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80017b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	edd3 6a03 	vldr	s13, [r3, #12]
 80017c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80017c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017cc:	edc7 7a05 	vstr	s15, [r7, #20]

    if(output > _out_max) output = _out_max;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80017d6:	ed97 7a05 	vldr	s14, [r7, #20]
 80017da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e2:	dd03      	ble.n	80017ec <_ZN3PID7computeEv+0xdc>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017e8:	617b      	str	r3, [r7, #20]
 80017ea:	e00c      	b.n	8001806 <_ZN3PID7computeEv+0xf6>
    else if(output < _out_min) output = _out_min;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	edd3 7a08 	vldr	s15, [r3, #32]
 80017f2:	ed97 7a05 	vldr	s14, [r7, #20]
 80017f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fe:	d502      	bpl.n	8001806 <_ZN3PID7computeEv+0xf6>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6a1b      	ldr	r3, [r3, #32]
 8001804:	617b      	str	r3, [r7, #20]

    *_my_output = output;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	699b      	ldr	r3, [r3, #24]
 800180a:	697a      	ldr	r2, [r7, #20]
 800180c:	601a      	str	r2, [r3, #0]
    _last_input = input;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	693a      	ldr	r2, [r7, #16]
 8001812:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001814:	bf00      	nop
 8001816:	371c      	adds	r7, #28
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr

08001820 <_ZN5RobotC1Efffm9RobotPins>:
 *      Author: dat
 */

#include "robot.h"

Robot::Robot(
 8001820:	b082      	sub	sp, #8
 8001822:	b590      	push	{r4, r7, lr}
 8001824:	b089      	sub	sp, #36	@ 0x24
 8001826:	af02      	add	r7, sp, #8
 8001828:	6178      	str	r0, [r7, #20]
 800182a:	ed87 0a04 	vstr	s0, [r7, #16]
 800182e:	edc7 0a03 	vstr	s1, [r7, #12]
 8001832:	ed87 1a02 	vstr	s2, [r7, #8]
 8001836:	6079      	str	r1, [r7, #4]
 8001838:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800183c:	e881 000c 	stmia.w	r1, {r2, r3}
        float ki,
        uint32_t sample_time_ms,
        RobotPins pins
        )
:
_kp(kp), _kd(kd), _ki(ki), _sample_time_ms(sample_time_ms),
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	693a      	ldr	r2, [r7, #16]
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	68fa      	ldr	r2, [r7, #12]
 800184a:	605a      	str	r2, [r3, #4]
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	68ba      	ldr	r2, [r7, #8]
 8001850:	609a      	str	r2, [r3, #8]
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	611a      	str	r2, [r3, #16]
_l_input(0.0f), _l_output(0.0f), _l_setpoint(0.0f),
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	f04f 0200 	mov.w	r2, #0
 800185e:	615a      	str	r2, [r3, #20]
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	f04f 0200 	mov.w	r2, #0
 8001866:	619a      	str	r2, [r3, #24]
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	f04f 0200 	mov.w	r2, #0
 800186e:	61da      	str	r2, [r3, #28]
_r_input(0.0f), _r_output(0.0f), _r_setpoint(0.0f),
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	f04f 0200 	mov.w	r2, #0
 8001876:	621a      	str	r2, [r3, #32]
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	f04f 0200 	mov.w	r2, #0
 800187e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	f04f 0200 	mov.w	r2, #0
 8001886:	629a      	str	r2, [r3, #40]	@ 0x28
_l_motor(pins.left._pwm_tim, pins.left._fwd_chan, pins.left._rev_chan),
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	f103 0034 	add.w	r0, r3, #52	@ 0x34
 800188e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001890:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001894:	f7ff fba6 	bl	8000fe4 <_ZN7DCMotorC1EP17TIM_HandleTypeDefmm>
_r_motor(pins.right._pwm_tim, pins.right._fwd_chan, pins.right._rev_chan),
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 800189e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80018a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80018a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80018a4:	f7ff fb9e 	bl	8000fe4 <_ZN7DCMotorC1EP17TIM_HandleTypeDefmm>
_l_pid(&_l_input, &_l_output, &_l_setpoint, kp, ki, kd, sample_time_ms),
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	f103 004c 	add.w	r0, r3, #76	@ 0x4c
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	f103 0114 	add.w	r1, r3, #20
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	f103 0218 	add.w	r2, r3, #24
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	f103 041c 	add.w	r4, r3, #28
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	9300      	str	r3, [sp, #0]
 80018c4:	ed97 1a03 	vldr	s2, [r7, #12]
 80018c8:	edd7 0a02 	vldr	s1, [r7, #8]
 80018cc:	ed97 0a04 	vldr	s0, [r7, #16]
 80018d0:	4623      	mov	r3, r4
 80018d2:	f7ff fe3d 	bl	8001550 <_ZN3PIDC1EPfS0_S0_fffm>
_r_pid(&_r_input, &_r_output, &_r_setpoint, kp, ki, kd, sample_time_ms)
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	f103 0088 	add.w	r0, r3, #136	@ 0x88
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	f103 0120 	add.w	r1, r3, #32
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	f103 0428 	add.w	r4, r3, #40	@ 0x28
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	9300      	str	r3, [sp, #0]
 80018f2:	ed97 1a03 	vldr	s2, [r7, #12]
 80018f6:	edd7 0a02 	vldr	s1, [r7, #8]
 80018fa:	ed97 0a04 	vldr	s0, [r7, #16]
 80018fe:	4623      	mov	r3, r4
 8001900:	f7ff fe26 	bl	8001550 <_ZN3PIDC1EPfS0_S0_fffm>
{
    _l_motor.write(0.0f);
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	3334      	adds	r3, #52	@ 0x34
 8001908:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 800197c <_ZN5RobotC1Efffm9RobotPins+0x15c>
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff fc33 	bl	8001178 <_ZN7DCMotor5writeEf>
    _r_motor.write(0.0f);
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	3340      	adds	r3, #64	@ 0x40
 8001916:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 800197c <_ZN5RobotC1Efffm9RobotPins+0x15c>
 800191a:	4618      	mov	r0, r3
 800191c:	f7ff fc2c 	bl	8001178 <_ZN7DCMotor5writeEf>
    _l_pid.set_output_limits(-1.0f, 1.0f);
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	334c      	adds	r3, #76	@ 0x4c
 8001924:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8001928:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 800192c:	4618      	mov	r0, r3
 800192e:	f7ff fe8f 	bl	8001650 <_ZN3PID17set_output_limitsEff>
    _r_pid.set_output_limits(-1.0f, 1.0f);
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	3388      	adds	r3, #136	@ 0x88
 8001936:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800193a:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fe86 	bl	8001650 <_ZN3PID17set_output_limitsEff>
    _l_setpoint = 0;
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	f04f 0200 	mov.w	r2, #0
 800194a:	61da      	str	r2, [r3, #28]
    _r_setpoint = 0;
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	f04f 0200 	mov.w	r2, #0
 8001952:	629a      	str	r2, [r3, #40]	@ 0x28
    _pid_rate = float(sample_time_ms) / 1000.0f;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	ee07 3a90 	vmov	s15, r3
 800195a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800195e:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8001980 <_ZN5RobotC1Efffm9RobotPins+0x160>
 8001962:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	4618      	mov	r0, r3
 8001970:	371c      	adds	r7, #28
 8001972:	46bd      	mov	sp, r7
 8001974:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001978:	b002      	add	sp, #8
 800197a:	4770      	bx	lr
 800197c:	00000000 	.word	0x00000000
 8001980:	447a0000 	.word	0x447a0000
 8001984:	00000000 	.word	0x00000000

08001988 <_ZN5Robot9updatePidEmm>:

void Robot::updatePid(uint32_t l_encoder_ticks, uint32_t r_encoder_ticks)
{
 8001988:	b5b0      	push	{r4, r5, r7, lr}
 800198a:	b088      	sub	sp, #32
 800198c:	af00      	add	r7, sp, #0
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	607a      	str	r2, [r7, #4]
    int32_t l_ticks = l_encoder_ticks;
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	61fb      	str	r3, [r7, #28]
    int32_t r_ticks = r_encoder_ticks;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	61bb      	str	r3, [r7, #24]

    _state.l_position = (2.0 * M_PI) * l_ticks / ROBOT_MOTOR_PPR;
 800199c:	69f8      	ldr	r0, [r7, #28]
 800199e:	f7fe fdc1 	bl	8000524 <__aeabi_i2d>
 80019a2:	a37d      	add	r3, pc, #500	@ (adr r3, 8001b98 <_ZN5Robot9updatePidEmm+0x210>)
 80019a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a8:	f7fe fe26 	bl	80005f8 <__aeabi_dmul>
 80019ac:	4602      	mov	r2, r0
 80019ae:	460b      	mov	r3, r1
 80019b0:	4610      	mov	r0, r2
 80019b2:	4619      	mov	r1, r3
 80019b4:	f04f 0200 	mov.w	r2, #0
 80019b8:	4b79      	ldr	r3, [pc, #484]	@ (8001ba0 <_ZN5Robot9updatePidEmm+0x218>)
 80019ba:	f7fe ff47 	bl	800084c <__aeabi_ddiv>
 80019be:	4602      	mov	r2, r0
 80019c0:	460b      	mov	r3, r1
 80019c2:	4610      	mov	r0, r2
 80019c4:	4619      	mov	r1, r3
 80019c6:	f7ff f90f 	bl	8000be8 <__aeabi_d2f>
 80019ca:	4602      	mov	r2, r0
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    _state.r_position = (2.0 * M_PI) * r_ticks / ROBOT_MOTOR_PPR;
 80019d2:	69b8      	ldr	r0, [r7, #24]
 80019d4:	f7fe fda6 	bl	8000524 <__aeabi_i2d>
 80019d8:	a36f      	add	r3, pc, #444	@ (adr r3, 8001b98 <_ZN5Robot9updatePidEmm+0x210>)
 80019da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019de:	f7fe fe0b 	bl	80005f8 <__aeabi_dmul>
 80019e2:	4602      	mov	r2, r0
 80019e4:	460b      	mov	r3, r1
 80019e6:	4610      	mov	r0, r2
 80019e8:	4619      	mov	r1, r3
 80019ea:	f04f 0200 	mov.w	r2, #0
 80019ee:	4b6c      	ldr	r3, [pc, #432]	@ (8001ba0 <_ZN5Robot9updatePidEmm+0x218>)
 80019f0:	f7fe ff2c 	bl	800084c <__aeabi_ddiv>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4610      	mov	r0, r2
 80019fa:	4619      	mov	r1, r3
 80019fc:	f7ff f8f4 	bl	8000be8 <__aeabi_d2f>
 8001a00:	4602      	mov	r2, r0
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

    int32_t dl_ticks = l_ticks - _state.l_ticks;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001a0e:	69fa      	ldr	r2, [r7, #28]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	617b      	str	r3, [r7, #20]
    int32_t dr_ticks = r_ticks - _state.r_ticks;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8001a1a:	69ba      	ldr	r2, [r7, #24]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	613b      	str	r3, [r7, #16]

    // update odometry
    updateOdometry(dl_ticks, dr_ticks);
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	6979      	ldr	r1, [r7, #20]
 8001a24:	68f8      	ldr	r0, [r7, #12]
 8001a26:	f000 f8c3 	bl	8001bb0 <_ZN5Robot14updateOdometryEll>

    _state.l_ref_speed = _l_setpoint;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	69da      	ldr	r2, [r3, #28]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
    _state.r_ref_speed = _r_setpoint;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec

    _state.l_speed = (2.0 * M_PI) * dl_ticks / (ROBOT_MOTOR_PPR * _pid_rate);
 8001a3e:	6978      	ldr	r0, [r7, #20]
 8001a40:	f7fe fd70 	bl	8000524 <__aeabi_i2d>
 8001a44:	a354      	add	r3, pc, #336	@ (adr r3, 8001b98 <_ZN5Robot9updatePidEmm+0x210>)
 8001a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a4a:	f7fe fdd5 	bl	80005f8 <__aeabi_dmul>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	460b      	mov	r3, r1
 8001a52:	4614      	mov	r4, r2
 8001a54:	461d      	mov	r5, r3
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a5c:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8001ba4 <_ZN5Robot9updatePidEmm+0x21c>
 8001a60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a64:	ee17 0a90 	vmov	r0, s15
 8001a68:	f7fe fd6e 	bl	8000548 <__aeabi_f2d>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	4620      	mov	r0, r4
 8001a72:	4629      	mov	r1, r5
 8001a74:	f7fe feea 	bl	800084c <__aeabi_ddiv>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	4610      	mov	r0, r2
 8001a7e:	4619      	mov	r1, r3
 8001a80:	f7ff f8b2 	bl	8000be8 <__aeabi_d2f>
 8001a84:	4602      	mov	r2, r0
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
    _state.r_speed = (2.0 * M_PI) * dr_ticks / (ROBOT_MOTOR_PPR * _pid_rate);
 8001a8c:	6938      	ldr	r0, [r7, #16]
 8001a8e:	f7fe fd49 	bl	8000524 <__aeabi_i2d>
 8001a92:	a341      	add	r3, pc, #260	@ (adr r3, 8001b98 <_ZN5Robot9updatePidEmm+0x210>)
 8001a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a98:	f7fe fdae 	bl	80005f8 <__aeabi_dmul>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	4614      	mov	r4, r2
 8001aa2:	461d      	mov	r5, r3
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	edd3 7a03 	vldr	s15, [r3, #12]
 8001aaa:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001ba4 <_ZN5Robot9updatePidEmm+0x21c>
 8001aae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ab2:	ee17 0a90 	vmov	r0, s15
 8001ab6:	f7fe fd47 	bl	8000548 <__aeabi_f2d>
 8001aba:	4602      	mov	r2, r0
 8001abc:	460b      	mov	r3, r1
 8001abe:	4620      	mov	r0, r4
 8001ac0:	4629      	mov	r1, r5
 8001ac2:	f7fe fec3 	bl	800084c <__aeabi_ddiv>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4610      	mov	r0, r2
 8001acc:	4619      	mov	r1, r3
 8001ace:	f7ff f88b 	bl	8000be8 <__aeabi_d2f>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

    _odom.v = (ROBOT_WHEEL_RADIUS / 2.0f) * (_state.l_speed + _state.r_speed);
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	ed93 7a36 	vldr	s14, [r3, #216]	@ 0xd8
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	edd3 7a37 	vldr	s15, [r3, #220]	@ 0xdc
 8001ae6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aea:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001ba8 <_ZN5Robot9updatePidEmm+0x220>
 8001aee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	edc3 7a3f 	vstr	s15, [r3, #252]	@ 0xfc
    _odom.w = (ROBOT_WHEEL_RADIUS / ROBOT_WHEEL_SEPARATION) * (_state.r_speed - _state.l_speed);
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	ed93 7a37 	vldr	s14, [r3, #220]	@ 0xdc
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	edd3 7a36 	vldr	s15, [r3, #216]	@ 0xd8
 8001b04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b08:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001bac <_ZN5Robot9updatePidEmm+0x224>
 8001b0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	edc3 7a40 	vstr	s15, [r3, #256]	@ 0x100

    _l_input = _state.l_speed;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	615a      	str	r2, [r3, #20]
    _r_input = _state.r_speed;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	621a      	str	r2, [r3, #32]

    _l_pid.compute();
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	334c      	adds	r3, #76	@ 0x4c
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff fdee 	bl	8001710 <_ZN3PID7computeEv>
    _r_pid.compute();
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	3388      	adds	r3, #136	@ 0x88
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7ff fde9 	bl	8001710 <_ZN3PID7computeEv>

    _state.l_effort = _l_output;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	699a      	ldr	r2, [r3, #24]
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    _state.r_effort = _r_output;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4

    _l_motor.write(_state.l_effort);
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	edd3 7a38 	vldr	s15, [r3, #224]	@ 0xe0
 8001b5e:	eeb0 0a67 	vmov.f32	s0, s15
 8001b62:	4610      	mov	r0, r2
 8001b64:	f7ff fb08 	bl	8001178 <_ZN7DCMotor5writeEf>
    _r_motor.write(_state.r_effort);
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	edd3 7a39 	vldr	s15, [r3, #228]	@ 0xe4
 8001b74:	eeb0 0a67 	vmov.f32	s0, s15
 8001b78:	4610      	mov	r0, r2
 8001b7a:	f7ff fafd 	bl	8001178 <_ZN7DCMotor5writeEf>

    _state.l_ticks = l_ticks;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	69fa      	ldr	r2, [r7, #28]
 8001b82:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    _state.r_ticks = r_ticks;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
}
 8001b8e:	bf00      	nop
 8001b90:	3720      	adds	r7, #32
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bdb0      	pop	{r4, r5, r7, pc}
 8001b96:	bf00      	nop
 8001b98:	54442d18 	.word	0x54442d18
 8001b9c:	401921fb 	.word	0x401921fb
 8001ba0:	40976000 	.word	0x40976000
 8001ba4:	44bb0000 	.word	0x44bb0000
 8001ba8:	3cc49ba6 	.word	0x3cc49ba6
 8001bac:	3e269df1 	.word	0x3e269df1

08001bb0 <_ZN5Robot14updateOdometryEll>:

void Robot::updateOdometry(int32_t dl_ticks, int32_t dr_ticks) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	ed2d 8b02 	vpush	{d8}
 8001bb6:	b088      	sub	sp, #32
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
    float delta_l = (2 * M_PI * ROBOT_WHEEL_RADIUS * dl_ticks) / ROBOT_MOTOR_PPR;
 8001bc0:	68b8      	ldr	r0, [r7, #8]
 8001bc2:	f7fe fcaf 	bl	8000524 <__aeabi_i2d>
 8001bc6:	a344      	add	r3, pc, #272	@ (adr r3, 8001cd8 <_ZN5Robot14updateOdometryEll+0x128>)
 8001bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bcc:	f7fe fd14 	bl	80005f8 <__aeabi_dmul>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	4610      	mov	r0, r2
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	f04f 0200 	mov.w	r2, #0
 8001bdc:	4b40      	ldr	r3, [pc, #256]	@ (8001ce0 <_ZN5Robot14updateOdometryEll+0x130>)
 8001bde:	f7fe fe35 	bl	800084c <__aeabi_ddiv>
 8001be2:	4602      	mov	r2, r0
 8001be4:	460b      	mov	r3, r1
 8001be6:	4610      	mov	r0, r2
 8001be8:	4619      	mov	r1, r3
 8001bea:	f7fe fffd 	bl	8000be8 <__aeabi_d2f>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	61fb      	str	r3, [r7, #28]
    float delta_r = (2 * M_PI * ROBOT_WHEEL_RADIUS * dr_ticks) / ROBOT_MOTOR_PPR;
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7fe fc96 	bl	8000524 <__aeabi_i2d>
 8001bf8:	a337      	add	r3, pc, #220	@ (adr r3, 8001cd8 <_ZN5Robot14updateOdometryEll+0x128>)
 8001bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bfe:	f7fe fcfb 	bl	80005f8 <__aeabi_dmul>
 8001c02:	4602      	mov	r2, r0
 8001c04:	460b      	mov	r3, r1
 8001c06:	4610      	mov	r0, r2
 8001c08:	4619      	mov	r1, r3
 8001c0a:	f04f 0200 	mov.w	r2, #0
 8001c0e:	4b34      	ldr	r3, [pc, #208]	@ (8001ce0 <_ZN5Robot14updateOdometryEll+0x130>)
 8001c10:	f7fe fe1c 	bl	800084c <__aeabi_ddiv>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	4610      	mov	r0, r2
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	f7fe ffe4 	bl	8000be8 <__aeabi_d2f>
 8001c20:	4603      	mov	r3, r0
 8001c22:	61bb      	str	r3, [r7, #24]
    float delta_center = (delta_l + delta_r) / 2;
 8001c24:	ed97 7a07 	vldr	s14, [r7, #28]
 8001c28:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c30:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001c34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c38:	edc7 7a05 	vstr	s15, [r7, #20]

    _odom.x_pos += delta_center * cosf(_odom.theta);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	ed93 8a3c 	vldr	s16, [r3, #240]	@ 0xf0
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 8001c48:	eeb0 0a67 	vmov.f32	s0, s15
 8001c4c:	f004 f9d8 	bl	8006000 <cosf>
 8001c50:	eeb0 7a40 	vmov.f32	s14, s0
 8001c54:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c5c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	edc3 7a3c 	vstr	s15, [r3, #240]	@ 0xf0
    _odom.y_pos += delta_center * sinf(_odom.theta);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	ed93 8a3d 	vldr	s16, [r3, #244]	@ 0xf4
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 8001c72:	eeb0 0a67 	vmov.f32	s0, s15
 8001c76:	f004 fa07 	bl	8006088 <sinf>
 8001c7a:	eeb0 7a40 	vmov.f32	s14, s0
 8001c7e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c86:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	edc3 7a3d 	vstr	s15, [r3, #244]	@ 0xf4
    _odom.theta += (delta_r - delta_l) / ROBOT_WHEEL_SEPARATION;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 8001c96:	edd7 6a06 	vldr	s13, [r7, #24]
 8001c9a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c9e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001ca2:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8001ce4 <_ZN5Robot14updateOdometryEll+0x134>
 8001ca6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001caa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	edc3 7a3e 	vstr	s15, [r3, #248]	@ 0xf8
    _odom.v = _linear;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
    _odom.w = _angular;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
}
 8001cc8:	bf00      	nop
 8001cca:	3720      	adds	r7, #32
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	ecbd 8b02 	vpop	{d8}
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	f3af 8000 	nop.w
 8001cd8:	4bb93072 	.word	0x4bb93072
 8001cdc:	3fd34d4c 	.word	0x3fd34d4c
 8001ce0:	40976000 	.word	0x40976000
 8001ce4:	3e970a3d 	.word	0x3e970a3d

08001ce8 <_ZN5Robot9setWheelsEff>:

void Robot::setWheels(float left_speed, float right_speed)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	ed87 0a02 	vstr	s0, [r7, #8]
 8001cf4:	edc7 0a01 	vstr	s1, [r7, #4]
    _l_setpoint = left_speed;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	68ba      	ldr	r2, [r7, #8]
 8001cfc:	61da      	str	r2, [r3, #28]
    _r_setpoint = right_speed;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001d04:	bf00      	nop
 8001d06:	3714      	adds	r7, #20
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <_ZN5Robot11setUnicycleEff>:

void Robot::setUnicycle(float v, float w)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b086      	sub	sp, #24
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d1c:	edc7 0a01 	vstr	s1, [r7, #4]
    // limit values
    if(v > ROBOT_MAX_LINEAR_M_S) v = ROBOT_MAX_LINEAR_M_S;
 8001d20:	68b8      	ldr	r0, [r7, #8]
 8001d22:	f7fe fc11 	bl	8000548 <__aeabi_f2d>
 8001d26:	a338      	add	r3, pc, #224	@ (adr r3, 8001e08 <_ZN5Robot11setUnicycleEff+0xf8>)
 8001d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d2c:	f7fe fef4 	bl	8000b18 <__aeabi_dcmpgt>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <_ZN5Robot11setUnicycleEff+0x2a>
 8001d36:	4b30      	ldr	r3, [pc, #192]	@ (8001df8 <_ZN5Robot11setUnicycleEff+0xe8>)
 8001d38:	60bb      	str	r3, [r7, #8]
    if(v < ROBOT_MIN_LINEAR_M_S) v = ROBOT_MIN_LINEAR_M_S;
 8001d3a:	68b8      	ldr	r0, [r7, #8]
 8001d3c:	f7fe fc04 	bl	8000548 <__aeabi_f2d>
 8001d40:	a32b      	add	r3, pc, #172	@ (adr r3, 8001df0 <_ZN5Robot11setUnicycleEff+0xe0>)
 8001d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d46:	f7fe fec9 	bl	8000adc <__aeabi_dcmplt>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <_ZN5Robot11setUnicycleEff+0x44>
 8001d50:	4b2a      	ldr	r3, [pc, #168]	@ (8001dfc <_ZN5Robot11setUnicycleEff+0xec>)
 8001d52:	60bb      	str	r3, [r7, #8]
    if(w > ROBOT_MAX_ANGULAR_R_S) w = ROBOT_MAX_ANGULAR_R_S;
 8001d54:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d58:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001d5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d64:	dd02      	ble.n	8001d6c <_ZN5Robot11setUnicycleEff+0x5c>
 8001d66:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d6a:	607b      	str	r3, [r7, #4]
    if(w < ROBOT_MIN_ANGULAR_R_S) w = ROBOT_MIN_ANGULAR_R_S;
 8001d6c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d70:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8001d74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d7c:	d502      	bpl.n	8001d84 <_ZN5Robot11setUnicycleEff+0x74>
 8001d7e:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8001d82:	607b      	str	r3, [r7, #4]

    float v_l = (2 * v - w * ROBOT_WHEEL_SEPARATION) / (2 * ROBOT_WHEEL_RADIUS);
 8001d84:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d88:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001d8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d90:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8001e00 <_ZN5Robot11setUnicycleEff+0xf0>
 8001d94:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d98:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d9c:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001e04 <_ZN5Robot11setUnicycleEff+0xf4>
 8001da0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001da4:	edc7 7a05 	vstr	s15, [r7, #20]
    float v_r = (2 * v + w * ROBOT_WHEEL_SEPARATION) / (2 * ROBOT_WHEEL_RADIUS);
 8001da8:	edd7 7a02 	vldr	s15, [r7, #8]
 8001dac:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001db0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001db4:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8001e00 <_ZN5Robot11setUnicycleEff+0xf0>
 8001db8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001dbc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dc0:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001e04 <_ZN5Robot11setUnicycleEff+0xf4>
 8001dc4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dc8:	edc7 7a04 	vstr	s15, [r7, #16]

    _linear = v;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	68ba      	ldr	r2, [r7, #8]
 8001dd0:	62da      	str	r2, [r3, #44]	@ 0x2c
    _angular = w;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	631a      	str	r2, [r3, #48]	@ 0x30
    setWheels(v_l, v_r);
 8001dd8:	edd7 0a04 	vldr	s1, [r7, #16]
 8001ddc:	ed97 0a05 	vldr	s0, [r7, #20]
 8001de0:	68f8      	ldr	r0, [r7, #12]
 8001de2:	f7ff ff81 	bl	8001ce8 <_ZN5Robot9setWheelsEff>
}
 8001de6:	bf00      	nop
 8001de8:	3718      	adds	r7, #24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	9999999a 	.word	0x9999999a
 8001df4:	bfc99999 	.word	0xbfc99999
 8001df8:	3e4ccccd 	.word	0x3e4ccccd
 8001dfc:	be4ccccd 	.word	0xbe4ccccd
 8001e00:	3e970a3d 	.word	0x3e970a3d
 8001e04:	3dc49ba6 	.word	0x3dc49ba6
 8001e08:	9999999a 	.word	0x9999999a
 8001e0c:	3fc99999 	.word	0x3fc99999

08001e10 <_ZN5Robot8getStateEv>:
//{
//    gpio_init(_status_led_pin);
//    gpio_set_dir(_status_led_pin, GPIO_OUT);
//}

RobotState Robot::getState() {
 8001e10:	b4b0      	push	{r4, r5, r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
    return _state;
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	4615      	mov	r5, r2
 8001e20:	f103 04c8 	add.w	r4, r3, #200	@ 0xc8
 8001e24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e2c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e30:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bcb0      	pop	{r4, r5, r7}
 8001e3c:	4770      	bx	lr

08001e3e <_ZN5Robot11getOdometryEv>:

RobotOdometry Robot::getOdometry() {
 8001e3e:	b4b0      	push	{r4, r5, r7}
 8001e40:	b083      	sub	sp, #12
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
 8001e46:	6039      	str	r1, [r7, #0]
    return _odom;
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	4615      	mov	r5, r2
 8001e4e:	f103 04f0 	add.w	r4, r3, #240	@ 0xf0
 8001e52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e56:	6823      	ldr	r3, [r4, #0]
 8001e58:	602b      	str	r3, [r5, #0]
}
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	370c      	adds	r7, #12
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bcb0      	pop	{r4, r5, r7}
 8001e62:	4770      	bx	lr

08001e64 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b087      	sub	sp, #28
 8001e68:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	617b      	str	r3, [r7, #20]
 8001e6e:	4b2c      	ldr	r3, [pc, #176]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e72:	4a2b      	ldr	r2, [pc, #172]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001e74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e7a:	4b29      	ldr	r3, [pc, #164]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e82:	617b      	str	r3, [r7, #20]
 8001e84:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	613b      	str	r3, [r7, #16]
 8001e8a:	4b25      	ldr	r3, [pc, #148]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e8e:	4a24      	ldr	r2, [pc, #144]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001e90:	f043 0301 	orr.w	r3, r3, #1
 8001e94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e96:	4b22      	ldr	r3, [pc, #136]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	613b      	str	r3, [r7, #16]
 8001ea0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60fb      	str	r3, [r7, #12]
 8001ea6:	4b1e      	ldr	r3, [pc, #120]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eaa:	4a1d      	ldr	r2, [pc, #116]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001eac:	f043 0310 	orr.w	r3, r3, #16
 8001eb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eb2:	4b1b      	ldr	r3, [pc, #108]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb6:	f003 0310 	and.w	r3, r3, #16
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60bb      	str	r3, [r7, #8]
 8001ec2:	4b17      	ldr	r3, [pc, #92]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec6:	4a16      	ldr	r2, [pc, #88]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001ec8:	f043 0308 	orr.w	r3, r3, #8
 8001ecc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ece:	4b14      	ldr	r3, [pc, #80]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed2:	f003 0308 	and.w	r3, r3, #8
 8001ed6:	60bb      	str	r3, [r7, #8]
 8001ed8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	607b      	str	r3, [r7, #4]
 8001ede:	4b10      	ldr	r3, [pc, #64]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee2:	4a0f      	ldr	r2, [pc, #60]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001ee4:	f043 0304 	orr.w	r3, r3, #4
 8001ee8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eea:	4b0d      	ldr	r3, [pc, #52]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eee:	f003 0304 	and.w	r3, r3, #4
 8001ef2:	607b      	str	r3, [r7, #4]
 8001ef4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	603b      	str	r3, [r7, #0]
 8001efa:	4b09      	ldr	r3, [pc, #36]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efe:	4a08      	ldr	r2, [pc, #32]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001f00:	f043 0302 	orr.w	r3, r3, #2
 8001f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f06:	4b06      	ldr	r3, [pc, #24]	@ (8001f20 <MX_GPIO_Init+0xbc>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	603b      	str	r3, [r7, #0]
 8001f10:	683b      	ldr	r3, [r7, #0]

}
 8001f12:	bf00      	nop
 8001f14:	371c      	adds	r7, #28
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	40023800 	.word	0x40023800

08001f24 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#if defined(__GNUC__)
int _write(int fd, char * ptr, int len) {
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit( &huart1, (uint8_t * ) ptr, len, HAL_MAX_DELAY);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	b29a      	uxth	r2, r3
 8001f34:	f04f 33ff 	mov.w	r3, #4294967295
 8001f38:	68b9      	ldr	r1, [r7, #8]
 8001f3a:	4804      	ldr	r0, [pc, #16]	@ (8001f4c <_write+0x28>)
 8001f3c:	f003 f85a 	bl	8004ff4 <HAL_UART_Transmit>
  return len;
 8001f40:	687b      	ldr	r3, [r7, #4]
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3710      	adds	r7, #16
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	20000598 	.word	0x20000598

08001f50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f54:	f000 ff6a 	bl	8002e2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f58:	f000 f84c 	bl	8001ff4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f5c:	f7ff ff82 	bl	8001e64 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001f60:	f000 f9ea 	bl	8002338 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001f64:	f000 fa40 	bl	80023e8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001f68:	f000 fa92 	bl	8002490 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001f6c:	f000 fae4 	bl	8002538 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8001f70:	f000 fe84 	bl	8002c7c <MX_USART2_UART_Init>
  MX_TIM5_Init();
 8001f74:	f000 fb5a 	bl	800262c <MX_TIM5_Init>
  MX_TIM6_Init();
 8001f78:	f000 fbac 	bl	80026d4 <MX_TIM6_Init>
  MX_TIM8_Init();
 8001f7c:	f000 fbe0 	bl	8002740 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8001f80:	f000 fe52 	bl	8002c28 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&INTERUPT_TIMER);
 8001f84:	4815      	ldr	r0, [pc, #84]	@ (8001fdc <main+0x8c>)
 8001f86:	f001 ffeb 	bl	8003f60 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&PWM_TIMER, TIM_CHANNEL_1);
 8001f8a:	2100      	movs	r1, #0
 8001f8c:	4814      	ldr	r0, [pc, #80]	@ (8001fe0 <main+0x90>)
 8001f8e:	f002 f8a7 	bl	80040e0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&PWM_TIMER, TIM_CHANNEL_2);
 8001f92:	2104      	movs	r1, #4
 8001f94:	4812      	ldr	r0, [pc, #72]	@ (8001fe0 <main+0x90>)
 8001f96:	f002 f8a3 	bl	80040e0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&PWM_TIMER, TIM_CHANNEL_3);
 8001f9a:	2108      	movs	r1, #8
 8001f9c:	4810      	ldr	r0, [pc, #64]	@ (8001fe0 <main+0x90>)
 8001f9e:	f002 f89f 	bl	80040e0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&PWM_TIMER, TIM_CHANNEL_4);
 8001fa2:	210c      	movs	r1, #12
 8001fa4:	480e      	ldr	r0, [pc, #56]	@ (8001fe0 <main+0x90>)
 8001fa6:	f002 f89b 	bl	80040e0 <HAL_TIM_PWM_Start>

  HAL_TIM_Encoder_Start(&ECODER_TIMER1, TIM_CHANNEL_1);
 8001faa:	2100      	movs	r1, #0
 8001fac:	480d      	ldr	r0, [pc, #52]	@ (8001fe4 <main+0x94>)
 8001fae:	f002 fa05 	bl	80043bc <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&ECODER_TIMER1, TIM_CHANNEL_2);
 8001fb2:	2104      	movs	r1, #4
 8001fb4:	480b      	ldr	r0, [pc, #44]	@ (8001fe4 <main+0x94>)
 8001fb6:	f002 fa01 	bl	80043bc <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&ECODER_TIMER2, TIM_CHANNEL_1);
 8001fba:	2100      	movs	r1, #0
 8001fbc:	480a      	ldr	r0, [pc, #40]	@ (8001fe8 <main+0x98>)
 8001fbe:	f002 f9fd 	bl	80043bc <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&ECODER_TIMER2, TIM_CHANNEL_2);
 8001fc2:	2104      	movs	r1, #4
 8001fc4:	4808      	ldr	r0, [pc, #32]	@ (8001fe8 <main+0x98>)
 8001fc6:	f002 f9f9 	bl	80043bc <HAL_TIM_Encoder_Start>

  HAL_UART_Receive_IT(&UART_COM, &urx, 1);
 8001fca:	2201      	movs	r2, #1
 8001fcc:	4907      	ldr	r1, [pc, #28]	@ (8001fec <main+0x9c>)
 8001fce:	4808      	ldr	r0, [pc, #32]	@ (8001ff0 <main+0xa0>)
 8001fd0:	f003 f89b 	bl	800510a <HAL_UART_Receive_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //HAL_UART_Transmit(&huart1, msg, strlen(msg), HAL_MAX_DELAY);
	  CppMain();
 8001fd4:	f7ff f9b8 	bl	8001348 <CppMain>
 8001fd8:	e7fc      	b.n	8001fd4 <main+0x84>
 8001fda:	bf00      	nop
 8001fdc:	20000508 	.word	0x20000508
 8001fe0:	20000478 	.word	0x20000478
 8001fe4:	200003a0 	.word	0x200003a0
 8001fe8:	20000430 	.word	0x20000430
 8001fec:	2000027a 	.word	0x2000027a
 8001ff0:	20000598 	.word	0x20000598

08001ff4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b094      	sub	sp, #80	@ 0x50
 8001ff8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ffa:	f107 0320 	add.w	r3, r7, #32
 8001ffe:	2230      	movs	r2, #48	@ 0x30
 8002000:	2100      	movs	r1, #0
 8002002:	4618      	mov	r0, r3
 8002004:	f006 fb89 	bl	800871a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002008:	f107 030c 	add.w	r3, r7, #12
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]
 8002012:	609a      	str	r2, [r3, #8]
 8002014:	60da      	str	r2, [r3, #12]
 8002016:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002018:	2300      	movs	r3, #0
 800201a:	60bb      	str	r3, [r7, #8]
 800201c:	4b28      	ldr	r3, [pc, #160]	@ (80020c0 <SystemClock_Config+0xcc>)
 800201e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002020:	4a27      	ldr	r2, [pc, #156]	@ (80020c0 <SystemClock_Config+0xcc>)
 8002022:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002026:	6413      	str	r3, [r2, #64]	@ 0x40
 8002028:	4b25      	ldr	r3, [pc, #148]	@ (80020c0 <SystemClock_Config+0xcc>)
 800202a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002030:	60bb      	str	r3, [r7, #8]
 8002032:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002034:	2300      	movs	r3, #0
 8002036:	607b      	str	r3, [r7, #4]
 8002038:	4b22      	ldr	r3, [pc, #136]	@ (80020c4 <SystemClock_Config+0xd0>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a21      	ldr	r2, [pc, #132]	@ (80020c4 <SystemClock_Config+0xd0>)
 800203e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002042:	6013      	str	r3, [r2, #0]
 8002044:	4b1f      	ldr	r3, [pc, #124]	@ (80020c4 <SystemClock_Config+0xd0>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800204c:	607b      	str	r3, [r7, #4]
 800204e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002050:	2302      	movs	r3, #2
 8002052:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002054:	2301      	movs	r3, #1
 8002056:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002058:	2310      	movs	r3, #16
 800205a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800205c:	2302      	movs	r3, #2
 800205e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002060:	2300      	movs	r3, #0
 8002062:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002064:	2308      	movs	r3, #8
 8002066:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8002068:	2354      	movs	r3, #84	@ 0x54
 800206a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800206c:	2302      	movs	r3, #2
 800206e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002070:	2304      	movs	r3, #4
 8002072:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002074:	f107 0320 	add.w	r3, r7, #32
 8002078:	4618      	mov	r0, r3
 800207a:	f001 fa89 	bl	8003590 <HAL_RCC_OscConfig>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002084:	f000 f820 	bl	80020c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002088:	230f      	movs	r3, #15
 800208a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800208c:	2302      	movs	r3, #2
 800208e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002090:	2300      	movs	r3, #0
 8002092:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002094:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002098:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800209a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800209e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020a0:	f107 030c 	add.w	r3, r7, #12
 80020a4:	2102      	movs	r1, #2
 80020a6:	4618      	mov	r0, r3
 80020a8:	f001 fcea 	bl	8003a80 <HAL_RCC_ClockConfig>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80020b2:	f000 f809 	bl	80020c8 <Error_Handler>
  }
}
 80020b6:	bf00      	nop
 80020b8:	3750      	adds	r7, #80	@ 0x50
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	40023800 	.word	0x40023800
 80020c4:	40007000 	.word	0x40007000

080020c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020cc:	b672      	cpsid	i
}
 80020ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020d0:	bf00      	nop
 80020d2:	e7fd      	b.n	80020d0 <Error_Handler+0x8>

080020d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	607b      	str	r3, [r7, #4]
 80020de:	4b10      	ldr	r3, [pc, #64]	@ (8002120 <HAL_MspInit+0x4c>)
 80020e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e2:	4a0f      	ldr	r2, [pc, #60]	@ (8002120 <HAL_MspInit+0x4c>)
 80020e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002120 <HAL_MspInit+0x4c>)
 80020ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020f2:	607b      	str	r3, [r7, #4]
 80020f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	603b      	str	r3, [r7, #0]
 80020fa:	4b09      	ldr	r3, [pc, #36]	@ (8002120 <HAL_MspInit+0x4c>)
 80020fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fe:	4a08      	ldr	r2, [pc, #32]	@ (8002120 <HAL_MspInit+0x4c>)
 8002100:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002104:	6413      	str	r3, [r2, #64]	@ 0x40
 8002106:	4b06      	ldr	r3, [pc, #24]	@ (8002120 <HAL_MspInit+0x4c>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800210e:	603b      	str	r3, [r7, #0]
 8002110:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002112:	bf00      	nop
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	40023800 	.word	0x40023800

08002124 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002128:	bf00      	nop
 800212a:	e7fd      	b.n	8002128 <NMI_Handler+0x4>

0800212c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002130:	bf00      	nop
 8002132:	e7fd      	b.n	8002130 <HardFault_Handler+0x4>

08002134 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002138:	bf00      	nop
 800213a:	e7fd      	b.n	8002138 <MemManage_Handler+0x4>

0800213c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002140:	bf00      	nop
 8002142:	e7fd      	b.n	8002140 <BusFault_Handler+0x4>

08002144 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002148:	bf00      	nop
 800214a:	e7fd      	b.n	8002148 <UsageFault_Handler+0x4>

0800214c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002150:	bf00      	nop
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr

0800215a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800215a:	b480      	push	{r7}
 800215c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800215e:	bf00      	nop
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800216c:	bf00      	nop
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800217a:	f000 fea9 	bl	8002ed0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
	...

08002184 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002188:	4802      	ldr	r0, [pc, #8]	@ (8002194 <TIM4_IRQHandler+0x10>)
 800218a:	f002 f9a5 	bl	80044d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	20000478 	.word	0x20000478

08002198 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800219c:	4802      	ldr	r0, [pc, #8]	@ (80021a8 <USART1_IRQHandler+0x10>)
 800219e:	f002 ffd9 	bl	8005154 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	20000598 	.word	0x20000598

080021ac <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80021b0:	4802      	ldr	r0, [pc, #8]	@ (80021bc <TIM6_DAC_IRQHandler+0x10>)
 80021b2:	f002 f991 	bl	80044d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20000508 	.word	0x20000508

080021c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  return 1;
 80021c4:	2301      	movs	r3, #1
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <_kill>:

int _kill(int pid, int sig)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021da:	f006 fb03 	bl	80087e4 <__errno>
 80021de:	4603      	mov	r3, r0
 80021e0:	2216      	movs	r2, #22
 80021e2:	601a      	str	r2, [r3, #0]
  return -1;
 80021e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <_exit>:

void _exit (int status)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021f8:	f04f 31ff 	mov.w	r1, #4294967295
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f7ff ffe7 	bl	80021d0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002202:	bf00      	nop
 8002204:	e7fd      	b.n	8002202 <_exit+0x12>

08002206 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002206:	b580      	push	{r7, lr}
 8002208:	b086      	sub	sp, #24
 800220a:	af00      	add	r7, sp, #0
 800220c:	60f8      	str	r0, [r7, #12]
 800220e:	60b9      	str	r1, [r7, #8]
 8002210:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002212:	2300      	movs	r3, #0
 8002214:	617b      	str	r3, [r7, #20]
 8002216:	e00a      	b.n	800222e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002218:	f3af 8000 	nop.w
 800221c:	4601      	mov	r1, r0
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	1c5a      	adds	r2, r3, #1
 8002222:	60ba      	str	r2, [r7, #8]
 8002224:	b2ca      	uxtb	r2, r1
 8002226:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	3301      	adds	r3, #1
 800222c:	617b      	str	r3, [r7, #20]
 800222e:	697a      	ldr	r2, [r7, #20]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	429a      	cmp	r2, r3
 8002234:	dbf0      	blt.n	8002218 <_read+0x12>
  }

  return len;
 8002236:	687b      	ldr	r3, [r7, #4]
}
 8002238:	4618      	mov	r0, r3
 800223a:	3718      	adds	r7, #24
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}

08002240 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002248:	f04f 33ff 	mov.w	r3, #4294967295
}
 800224c:	4618      	mov	r0, r3
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002268:	605a      	str	r2, [r3, #4]
  return 0;
 800226a:	2300      	movs	r3, #0
}
 800226c:	4618      	mov	r0, r3
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <_isatty>:

int _isatty(int file)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002280:	2301      	movs	r3, #1
}
 8002282:	4618      	mov	r0, r3
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr

0800228e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800228e:	b480      	push	{r7}
 8002290:	b085      	sub	sp, #20
 8002292:	af00      	add	r7, sp, #0
 8002294:	60f8      	str	r0, [r7, #12]
 8002296:	60b9      	str	r1, [r7, #8]
 8002298:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022b0:	4a14      	ldr	r2, [pc, #80]	@ (8002304 <_sbrk+0x5c>)
 80022b2:	4b15      	ldr	r3, [pc, #84]	@ (8002308 <_sbrk+0x60>)
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022bc:	4b13      	ldr	r3, [pc, #76]	@ (800230c <_sbrk+0x64>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d102      	bne.n	80022ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022c4:	4b11      	ldr	r3, [pc, #68]	@ (800230c <_sbrk+0x64>)
 80022c6:	4a12      	ldr	r2, [pc, #72]	@ (8002310 <_sbrk+0x68>)
 80022c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022ca:	4b10      	ldr	r3, [pc, #64]	@ (800230c <_sbrk+0x64>)
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4413      	add	r3, r2
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d207      	bcs.n	80022e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022d8:	f006 fa84 	bl	80087e4 <__errno>
 80022dc:	4603      	mov	r3, r0
 80022de:	220c      	movs	r2, #12
 80022e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022e2:	f04f 33ff 	mov.w	r3, #4294967295
 80022e6:	e009      	b.n	80022fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022e8:	4b08      	ldr	r3, [pc, #32]	@ (800230c <_sbrk+0x64>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022ee:	4b07      	ldr	r3, [pc, #28]	@ (800230c <_sbrk+0x64>)
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4413      	add	r3, r2
 80022f6:	4a05      	ldr	r2, [pc, #20]	@ (800230c <_sbrk+0x64>)
 80022f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022fa:	68fb      	ldr	r3, [r7, #12]
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3718      	adds	r7, #24
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	20020000 	.word	0x20020000
 8002308:	00000400 	.word	0x00000400
 800230c:	2000039c 	.word	0x2000039c
 8002310:	20000778 	.word	0x20000778

08002314 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002318:	4b06      	ldr	r3, [pc, #24]	@ (8002334 <SystemInit+0x20>)
 800231a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800231e:	4a05      	ldr	r2, [pc, #20]	@ (8002334 <SystemInit+0x20>)
 8002320:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002324:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002328:	bf00      	nop
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	e000ed00 	.word	0xe000ed00

08002338 <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b08c      	sub	sp, #48	@ 0x30
 800233c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800233e:	f107 030c 	add.w	r3, r7, #12
 8002342:	2224      	movs	r2, #36	@ 0x24
 8002344:	2100      	movs	r1, #0
 8002346:	4618      	mov	r0, r3
 8002348:	f006 f9e7 	bl	800871a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800234c:	1d3b      	adds	r3, r7, #4
 800234e:	2200      	movs	r2, #0
 8002350:	601a      	str	r2, [r3, #0]
 8002352:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002354:	4b22      	ldr	r3, [pc, #136]	@ (80023e0 <MX_TIM1_Init+0xa8>)
 8002356:	4a23      	ldr	r2, [pc, #140]	@ (80023e4 <MX_TIM1_Init+0xac>)
 8002358:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800235a:	4b21      	ldr	r3, [pc, #132]	@ (80023e0 <MX_TIM1_Init+0xa8>)
 800235c:	2200      	movs	r2, #0
 800235e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002360:	4b1f      	ldr	r3, [pc, #124]	@ (80023e0 <MX_TIM1_Init+0xa8>)
 8002362:	2200      	movs	r2, #0
 8002364:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002366:	4b1e      	ldr	r3, [pc, #120]	@ (80023e0 <MX_TIM1_Init+0xa8>)
 8002368:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800236c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800236e:	4b1c      	ldr	r3, [pc, #112]	@ (80023e0 <MX_TIM1_Init+0xa8>)
 8002370:	2200      	movs	r2, #0
 8002372:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002374:	4b1a      	ldr	r3, [pc, #104]	@ (80023e0 <MX_TIM1_Init+0xa8>)
 8002376:	2200      	movs	r2, #0
 8002378:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800237a:	4b19      	ldr	r3, [pc, #100]	@ (80023e0 <MX_TIM1_Init+0xa8>)
 800237c:	2200      	movs	r2, #0
 800237e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002380:	2303      	movs	r3, #3
 8002382:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002384:	2300      	movs	r3, #0
 8002386:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002388:	2301      	movs	r3, #1
 800238a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800238c:	2300      	movs	r3, #0
 800238e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002390:	2300      	movs	r3, #0
 8002392:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002394:	2300      	movs	r3, #0
 8002396:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002398:	2301      	movs	r3, #1
 800239a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800239c:	2300      	movs	r3, #0
 800239e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80023a0:	2300      	movs	r3, #0
 80023a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80023a4:	f107 030c 	add.w	r3, r7, #12
 80023a8:	4619      	mov	r1, r3
 80023aa:	480d      	ldr	r0, [pc, #52]	@ (80023e0 <MX_TIM1_Init+0xa8>)
 80023ac:	f001 ff60 	bl	8004270 <HAL_TIM_Encoder_Init>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80023b6:	f7ff fe87 	bl	80020c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023ba:	2300      	movs	r3, #0
 80023bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023be:	2300      	movs	r3, #0
 80023c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80023c2:	1d3b      	adds	r3, r7, #4
 80023c4:	4619      	mov	r1, r3
 80023c6:	4806      	ldr	r0, [pc, #24]	@ (80023e0 <MX_TIM1_Init+0xa8>)
 80023c8:	f002 fce2 	bl	8004d90 <HAL_TIMEx_MasterConfigSynchronization>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80023d2:	f7ff fe79 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80023d6:	bf00      	nop
 80023d8:	3730      	adds	r7, #48	@ 0x30
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	200003a0 	.word	0x200003a0
 80023e4:	40010000 	.word	0x40010000

080023e8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b08c      	sub	sp, #48	@ 0x30
 80023ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80023ee:	f107 030c 	add.w	r3, r7, #12
 80023f2:	2224      	movs	r2, #36	@ 0x24
 80023f4:	2100      	movs	r1, #0
 80023f6:	4618      	mov	r0, r3
 80023f8:	f006 f98f 	bl	800871a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023fc:	1d3b      	adds	r3, r7, #4
 80023fe:	2200      	movs	r2, #0
 8002400:	601a      	str	r2, [r3, #0]
 8002402:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002404:	4b21      	ldr	r3, [pc, #132]	@ (800248c <MX_TIM2_Init+0xa4>)
 8002406:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800240a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800240c:	4b1f      	ldr	r3, [pc, #124]	@ (800248c <MX_TIM2_Init+0xa4>)
 800240e:	2200      	movs	r2, #0
 8002410:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002412:	4b1e      	ldr	r3, [pc, #120]	@ (800248c <MX_TIM2_Init+0xa4>)
 8002414:	2200      	movs	r2, #0
 8002416:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002418:	4b1c      	ldr	r3, [pc, #112]	@ (800248c <MX_TIM2_Init+0xa4>)
 800241a:	f04f 32ff 	mov.w	r2, #4294967295
 800241e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002420:	4b1a      	ldr	r3, [pc, #104]	@ (800248c <MX_TIM2_Init+0xa4>)
 8002422:	2200      	movs	r2, #0
 8002424:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002426:	4b19      	ldr	r3, [pc, #100]	@ (800248c <MX_TIM2_Init+0xa4>)
 8002428:	2200      	movs	r2, #0
 800242a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800242c:	2303      	movs	r3, #3
 800242e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002430:	2300      	movs	r3, #0
 8002432:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002434:	2301      	movs	r3, #1
 8002436:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002438:	2300      	movs	r3, #0
 800243a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800243c:	2300      	movs	r3, #0
 800243e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002440:	2300      	movs	r3, #0
 8002442:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002444:	2301      	movs	r3, #1
 8002446:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002448:	2300      	movs	r3, #0
 800244a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800244c:	2300      	movs	r3, #0
 800244e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002450:	f107 030c 	add.w	r3, r7, #12
 8002454:	4619      	mov	r1, r3
 8002456:	480d      	ldr	r0, [pc, #52]	@ (800248c <MX_TIM2_Init+0xa4>)
 8002458:	f001 ff0a 	bl	8004270 <HAL_TIM_Encoder_Init>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002462:	f7ff fe31 	bl	80020c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002466:	2300      	movs	r3, #0
 8002468:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800246a:	2300      	movs	r3, #0
 800246c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800246e:	1d3b      	adds	r3, r7, #4
 8002470:	4619      	mov	r1, r3
 8002472:	4806      	ldr	r0, [pc, #24]	@ (800248c <MX_TIM2_Init+0xa4>)
 8002474:	f002 fc8c 	bl	8004d90 <HAL_TIMEx_MasterConfigSynchronization>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800247e:	f7ff fe23 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002482:	bf00      	nop
 8002484:	3730      	adds	r7, #48	@ 0x30
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	200003e8 	.word	0x200003e8

08002490 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b08c      	sub	sp, #48	@ 0x30
 8002494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002496:	f107 030c 	add.w	r3, r7, #12
 800249a:	2224      	movs	r2, #36	@ 0x24
 800249c:	2100      	movs	r1, #0
 800249e:	4618      	mov	r0, r3
 80024a0:	f006 f93b 	bl	800871a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024a4:	1d3b      	adds	r3, r7, #4
 80024a6:	2200      	movs	r2, #0
 80024a8:	601a      	str	r2, [r3, #0]
 80024aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80024ac:	4b20      	ldr	r3, [pc, #128]	@ (8002530 <MX_TIM3_Init+0xa0>)
 80024ae:	4a21      	ldr	r2, [pc, #132]	@ (8002534 <MX_TIM3_Init+0xa4>)
 80024b0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80024b2:	4b1f      	ldr	r3, [pc, #124]	@ (8002530 <MX_TIM3_Init+0xa0>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002530 <MX_TIM3_Init+0xa0>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80024be:	4b1c      	ldr	r3, [pc, #112]	@ (8002530 <MX_TIM3_Init+0xa0>)
 80024c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024c4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002530 <MX_TIM3_Init+0xa0>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024cc:	4b18      	ldr	r3, [pc, #96]	@ (8002530 <MX_TIM3_Init+0xa0>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80024d2:	2303      	movs	r3, #3
 80024d4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80024d6:	2300      	movs	r3, #0
 80024d8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80024da:	2301      	movs	r3, #1
 80024dc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80024de:	2300      	movs	r3, #0
 80024e0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80024e2:	2300      	movs	r3, #0
 80024e4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80024e6:	2300      	movs	r3, #0
 80024e8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80024ea:	2301      	movs	r3, #1
 80024ec:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80024ee:	2300      	movs	r3, #0
 80024f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80024f2:	2300      	movs	r3, #0
 80024f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80024f6:	f107 030c 	add.w	r3, r7, #12
 80024fa:	4619      	mov	r1, r3
 80024fc:	480c      	ldr	r0, [pc, #48]	@ (8002530 <MX_TIM3_Init+0xa0>)
 80024fe:	f001 feb7 	bl	8004270 <HAL_TIM_Encoder_Init>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002508:	f7ff fdde 	bl	80020c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800250c:	2300      	movs	r3, #0
 800250e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002510:	2300      	movs	r3, #0
 8002512:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002514:	1d3b      	adds	r3, r7, #4
 8002516:	4619      	mov	r1, r3
 8002518:	4805      	ldr	r0, [pc, #20]	@ (8002530 <MX_TIM3_Init+0xa0>)
 800251a:	f002 fc39 	bl	8004d90 <HAL_TIMEx_MasterConfigSynchronization>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002524:	f7ff fdd0 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002528:	bf00      	nop
 800252a:	3730      	adds	r7, #48	@ 0x30
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	20000430 	.word	0x20000430
 8002534:	40000400 	.word	0x40000400

08002538 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b08a      	sub	sp, #40	@ 0x28
 800253c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800253e:	f107 0320 	add.w	r3, r7, #32
 8002542:	2200      	movs	r2, #0
 8002544:	601a      	str	r2, [r3, #0]
 8002546:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002548:	1d3b      	adds	r3, r7, #4
 800254a:	2200      	movs	r2, #0
 800254c:	601a      	str	r2, [r3, #0]
 800254e:	605a      	str	r2, [r3, #4]
 8002550:	609a      	str	r2, [r3, #8]
 8002552:	60da      	str	r2, [r3, #12]
 8002554:	611a      	str	r2, [r3, #16]
 8002556:	615a      	str	r2, [r3, #20]
 8002558:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800255a:	4b32      	ldr	r3, [pc, #200]	@ (8002624 <MX_TIM4_Init+0xec>)
 800255c:	4a32      	ldr	r2, [pc, #200]	@ (8002628 <MX_TIM4_Init+0xf0>)
 800255e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 41;
 8002560:	4b30      	ldr	r3, [pc, #192]	@ (8002624 <MX_TIM4_Init+0xec>)
 8002562:	2229      	movs	r2, #41	@ 0x29
 8002564:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002566:	4b2f      	ldr	r3, [pc, #188]	@ (8002624 <MX_TIM4_Init+0xec>)
 8002568:	2200      	movs	r2, #0
 800256a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 800256c:	4b2d      	ldr	r3, [pc, #180]	@ (8002624 <MX_TIM4_Init+0xec>)
 800256e:	2263      	movs	r2, #99	@ 0x63
 8002570:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002572:	4b2c      	ldr	r3, [pc, #176]	@ (8002624 <MX_TIM4_Init+0xec>)
 8002574:	2200      	movs	r2, #0
 8002576:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002578:	4b2a      	ldr	r3, [pc, #168]	@ (8002624 <MX_TIM4_Init+0xec>)
 800257a:	2200      	movs	r2, #0
 800257c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800257e:	4829      	ldr	r0, [pc, #164]	@ (8002624 <MX_TIM4_Init+0xec>)
 8002580:	f001 fd5e 	bl	8004040 <HAL_TIM_PWM_Init>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800258a:	f7ff fd9d 	bl	80020c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800258e:	2300      	movs	r3, #0
 8002590:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002592:	2300      	movs	r3, #0
 8002594:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002596:	f107 0320 	add.w	r3, r7, #32
 800259a:	4619      	mov	r1, r3
 800259c:	4821      	ldr	r0, [pc, #132]	@ (8002624 <MX_TIM4_Init+0xec>)
 800259e:	f002 fbf7 	bl	8004d90 <HAL_TIMEx_MasterConfigSynchronization>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 80025a8:	f7ff fd8e 	bl	80020c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025ac:	2360      	movs	r3, #96	@ 0x60
 80025ae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80025b0:	2300      	movs	r3, #0
 80025b2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025b4:	2300      	movs	r3, #0
 80025b6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025b8:	2300      	movs	r3, #0
 80025ba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025bc:	1d3b      	adds	r3, r7, #4
 80025be:	2200      	movs	r2, #0
 80025c0:	4619      	mov	r1, r3
 80025c2:	4818      	ldr	r0, [pc, #96]	@ (8002624 <MX_TIM4_Init+0xec>)
 80025c4:	f002 f878 	bl	80046b8 <HAL_TIM_PWM_ConfigChannel>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80025ce:	f7ff fd7b 	bl	80020c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80025d2:	1d3b      	adds	r3, r7, #4
 80025d4:	2204      	movs	r2, #4
 80025d6:	4619      	mov	r1, r3
 80025d8:	4812      	ldr	r0, [pc, #72]	@ (8002624 <MX_TIM4_Init+0xec>)
 80025da:	f002 f86d 	bl	80046b8 <HAL_TIM_PWM_ConfigChannel>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80025e4:	f7ff fd70 	bl	80020c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80025e8:	1d3b      	adds	r3, r7, #4
 80025ea:	2208      	movs	r2, #8
 80025ec:	4619      	mov	r1, r3
 80025ee:	480d      	ldr	r0, [pc, #52]	@ (8002624 <MX_TIM4_Init+0xec>)
 80025f0:	f002 f862 	bl	80046b8 <HAL_TIM_PWM_ConfigChannel>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <MX_TIM4_Init+0xc6>
  {
    Error_Handler();
 80025fa:	f7ff fd65 	bl	80020c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80025fe:	1d3b      	adds	r3, r7, #4
 8002600:	220c      	movs	r2, #12
 8002602:	4619      	mov	r1, r3
 8002604:	4807      	ldr	r0, [pc, #28]	@ (8002624 <MX_TIM4_Init+0xec>)
 8002606:	f002 f857 	bl	80046b8 <HAL_TIM_PWM_ConfigChannel>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <MX_TIM4_Init+0xdc>
  {
    Error_Handler();
 8002610:	f7ff fd5a 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002614:	4803      	ldr	r0, [pc, #12]	@ (8002624 <MX_TIM4_Init+0xec>)
 8002616:	f000 faa3 	bl	8002b60 <HAL_TIM_MspPostInit>

}
 800261a:	bf00      	nop
 800261c:	3728      	adds	r7, #40	@ 0x28
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	20000478 	.word	0x20000478
 8002628:	40000800 	.word	0x40000800

0800262c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b08c      	sub	sp, #48	@ 0x30
 8002630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002632:	f107 030c 	add.w	r3, r7, #12
 8002636:	2224      	movs	r2, #36	@ 0x24
 8002638:	2100      	movs	r1, #0
 800263a:	4618      	mov	r0, r3
 800263c:	f006 f86d 	bl	800871a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002640:	1d3b      	adds	r3, r7, #4
 8002642:	2200      	movs	r2, #0
 8002644:	601a      	str	r2, [r3, #0]
 8002646:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002648:	4b20      	ldr	r3, [pc, #128]	@ (80026cc <MX_TIM5_Init+0xa0>)
 800264a:	4a21      	ldr	r2, [pc, #132]	@ (80026d0 <MX_TIM5_Init+0xa4>)
 800264c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800264e:	4b1f      	ldr	r3, [pc, #124]	@ (80026cc <MX_TIM5_Init+0xa0>)
 8002650:	2200      	movs	r2, #0
 8002652:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002654:	4b1d      	ldr	r3, [pc, #116]	@ (80026cc <MX_TIM5_Init+0xa0>)
 8002656:	2200      	movs	r2, #0
 8002658:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800265a:	4b1c      	ldr	r3, [pc, #112]	@ (80026cc <MX_TIM5_Init+0xa0>)
 800265c:	f04f 32ff 	mov.w	r2, #4294967295
 8002660:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002662:	4b1a      	ldr	r3, [pc, #104]	@ (80026cc <MX_TIM5_Init+0xa0>)
 8002664:	2200      	movs	r2, #0
 8002666:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002668:	4b18      	ldr	r3, [pc, #96]	@ (80026cc <MX_TIM5_Init+0xa0>)
 800266a:	2200      	movs	r2, #0
 800266c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800266e:	2303      	movs	r3, #3
 8002670:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002672:	2300      	movs	r3, #0
 8002674:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002676:	2301      	movs	r3, #1
 8002678:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800267a:	2300      	movs	r3, #0
 800267c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800267e:	2300      	movs	r3, #0
 8002680:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002682:	2300      	movs	r3, #0
 8002684:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002686:	2301      	movs	r3, #1
 8002688:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800268a:	2300      	movs	r3, #0
 800268c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800268e:	2300      	movs	r3, #0
 8002690:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8002692:	f107 030c 	add.w	r3, r7, #12
 8002696:	4619      	mov	r1, r3
 8002698:	480c      	ldr	r0, [pc, #48]	@ (80026cc <MX_TIM5_Init+0xa0>)
 800269a:	f001 fde9 	bl	8004270 <HAL_TIM_Encoder_Init>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80026a4:	f7ff fd10 	bl	80020c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026a8:	2300      	movs	r3, #0
 80026aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026ac:	2300      	movs	r3, #0
 80026ae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80026b0:	1d3b      	adds	r3, r7, #4
 80026b2:	4619      	mov	r1, r3
 80026b4:	4805      	ldr	r0, [pc, #20]	@ (80026cc <MX_TIM5_Init+0xa0>)
 80026b6:	f002 fb6b 	bl	8004d90 <HAL_TIMEx_MasterConfigSynchronization>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80026c0:	f7ff fd02 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80026c4:	bf00      	nop
 80026c6:	3730      	adds	r7, #48	@ 0x30
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	200004c0 	.word	0x200004c0
 80026d0:	40000c00 	.word	0x40000c00

080026d4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026da:	463b      	mov	r3, r7
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80026e2:	4b15      	ldr	r3, [pc, #84]	@ (8002738 <MX_TIM6_Init+0x64>)
 80026e4:	4a15      	ldr	r2, [pc, #84]	@ (800273c <MX_TIM6_Init+0x68>)
 80026e6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16799;
 80026e8:	4b13      	ldr	r3, [pc, #76]	@ (8002738 <MX_TIM6_Init+0x64>)
 80026ea:	f244 129f 	movw	r2, #16799	@ 0x419f
 80026ee:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026f0:	4b11      	ldr	r3, [pc, #68]	@ (8002738 <MX_TIM6_Init+0x64>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 80026f6:	4b10      	ldr	r3, [pc, #64]	@ (8002738 <MX_TIM6_Init+0x64>)
 80026f8:	2263      	movs	r2, #99	@ 0x63
 80026fa:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002738 <MX_TIM6_Init+0x64>)
 80026fe:	2200      	movs	r2, #0
 8002700:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002702:	480d      	ldr	r0, [pc, #52]	@ (8002738 <MX_TIM6_Init+0x64>)
 8002704:	f001 fbdc 	bl	8003ec0 <HAL_TIM_Base_Init>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800270e:	f7ff fcdb 	bl	80020c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002712:	2300      	movs	r3, #0
 8002714:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002716:	2300      	movs	r3, #0
 8002718:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800271a:	463b      	mov	r3, r7
 800271c:	4619      	mov	r1, r3
 800271e:	4806      	ldr	r0, [pc, #24]	@ (8002738 <MX_TIM6_Init+0x64>)
 8002720:	f002 fb36 	bl	8004d90 <HAL_TIMEx_MasterConfigSynchronization>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800272a:	f7ff fccd 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800272e:	bf00      	nop
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	20000508 	.word	0x20000508
 800273c:	40001000 	.word	0x40001000

08002740 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b092      	sub	sp, #72	@ 0x48
 8002744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002746:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800274a:	2200      	movs	r2, #0
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002750:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
 8002758:	605a      	str	r2, [r3, #4]
 800275a:	609a      	str	r2, [r3, #8]
 800275c:	60da      	str	r2, [r3, #12]
 800275e:	611a      	str	r2, [r3, #16]
 8002760:	615a      	str	r2, [r3, #20]
 8002762:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002764:	1d3b      	adds	r3, r7, #4
 8002766:	2220      	movs	r2, #32
 8002768:	2100      	movs	r1, #0
 800276a:	4618      	mov	r0, r3
 800276c:	f005 ffd5 	bl	800871a <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002770:	4b44      	ldr	r3, [pc, #272]	@ (8002884 <MX_TIM8_Init+0x144>)
 8002772:	4a45      	ldr	r2, [pc, #276]	@ (8002888 <MX_TIM8_Init+0x148>)
 8002774:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 41;
 8002776:	4b43      	ldr	r3, [pc, #268]	@ (8002884 <MX_TIM8_Init+0x144>)
 8002778:	2229      	movs	r2, #41	@ 0x29
 800277a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800277c:	4b41      	ldr	r3, [pc, #260]	@ (8002884 <MX_TIM8_Init+0x144>)
 800277e:	2200      	movs	r2, #0
 8002780:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 99;
 8002782:	4b40      	ldr	r3, [pc, #256]	@ (8002884 <MX_TIM8_Init+0x144>)
 8002784:	2263      	movs	r2, #99	@ 0x63
 8002786:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002788:	4b3e      	ldr	r3, [pc, #248]	@ (8002884 <MX_TIM8_Init+0x144>)
 800278a:	2200      	movs	r2, #0
 800278c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800278e:	4b3d      	ldr	r3, [pc, #244]	@ (8002884 <MX_TIM8_Init+0x144>)
 8002790:	2200      	movs	r2, #0
 8002792:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002794:	4b3b      	ldr	r3, [pc, #236]	@ (8002884 <MX_TIM8_Init+0x144>)
 8002796:	2200      	movs	r2, #0
 8002798:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800279a:	483a      	ldr	r0, [pc, #232]	@ (8002884 <MX_TIM8_Init+0x144>)
 800279c:	f001 fc50 	bl	8004040 <HAL_TIM_PWM_Init>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <MX_TIM8_Init+0x6a>
  {
    Error_Handler();
 80027a6:	f7ff fc8f 	bl	80020c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027aa:	2300      	movs	r3, #0
 80027ac:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027ae:	2300      	movs	r3, #0
 80027b0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80027b2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80027b6:	4619      	mov	r1, r3
 80027b8:	4832      	ldr	r0, [pc, #200]	@ (8002884 <MX_TIM8_Init+0x144>)
 80027ba:	f002 fae9 	bl	8004d90 <HAL_TIMEx_MasterConfigSynchronization>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <MX_TIM8_Init+0x88>
  {
    Error_Handler();
 80027c4:	f7ff fc80 	bl	80020c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027c8:	2360      	movs	r3, #96	@ 0x60
 80027ca:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80027cc:	2300      	movs	r3, #0
 80027ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027d0:	2300      	movs	r3, #0
 80027d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80027d4:	2300      	movs	r3, #0
 80027d6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027d8:	2300      	movs	r3, #0
 80027da:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80027dc:	2300      	movs	r3, #0
 80027de:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80027e0:	2300      	movs	r3, #0
 80027e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027e8:	2200      	movs	r2, #0
 80027ea:	4619      	mov	r1, r3
 80027ec:	4825      	ldr	r0, [pc, #148]	@ (8002884 <MX_TIM8_Init+0x144>)
 80027ee:	f001 ff63 	bl	80046b8 <HAL_TIM_PWM_ConfigChannel>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d001      	beq.n	80027fc <MX_TIM8_Init+0xbc>
  {
    Error_Handler();
 80027f8:	f7ff fc66 	bl	80020c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80027fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002800:	2204      	movs	r2, #4
 8002802:	4619      	mov	r1, r3
 8002804:	481f      	ldr	r0, [pc, #124]	@ (8002884 <MX_TIM8_Init+0x144>)
 8002806:	f001 ff57 	bl	80046b8 <HAL_TIM_PWM_ConfigChannel>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d001      	beq.n	8002814 <MX_TIM8_Init+0xd4>
  {
    Error_Handler();
 8002810:	f7ff fc5a 	bl	80020c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002814:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002818:	2208      	movs	r2, #8
 800281a:	4619      	mov	r1, r3
 800281c:	4819      	ldr	r0, [pc, #100]	@ (8002884 <MX_TIM8_Init+0x144>)
 800281e:	f001 ff4b 	bl	80046b8 <HAL_TIM_PWM_ConfigChannel>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <MX_TIM8_Init+0xec>
  {
    Error_Handler();
 8002828:	f7ff fc4e 	bl	80020c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800282c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002830:	220c      	movs	r2, #12
 8002832:	4619      	mov	r1, r3
 8002834:	4813      	ldr	r0, [pc, #76]	@ (8002884 <MX_TIM8_Init+0x144>)
 8002836:	f001 ff3f 	bl	80046b8 <HAL_TIM_PWM_ConfigChannel>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d001      	beq.n	8002844 <MX_TIM8_Init+0x104>
  {
    Error_Handler();
 8002840:	f7ff fc42 	bl	80020c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002844:	2300      	movs	r3, #0
 8002846:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002848:	2300      	movs	r3, #0
 800284a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800284c:	2300      	movs	r3, #0
 800284e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002850:	2300      	movs	r3, #0
 8002852:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002854:	2300      	movs	r3, #0
 8002856:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002858:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800285c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800285e:	2300      	movs	r3, #0
 8002860:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002862:	1d3b      	adds	r3, r7, #4
 8002864:	4619      	mov	r1, r3
 8002866:	4807      	ldr	r0, [pc, #28]	@ (8002884 <MX_TIM8_Init+0x144>)
 8002868:	f002 fb0e 	bl	8004e88 <HAL_TIMEx_ConfigBreakDeadTime>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <MX_TIM8_Init+0x136>
  {
    Error_Handler();
 8002872:	f7ff fc29 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002876:	4803      	ldr	r0, [pc, #12]	@ (8002884 <MX_TIM8_Init+0x144>)
 8002878:	f000 f972 	bl	8002b60 <HAL_TIM_MspPostInit>

}
 800287c:	bf00      	nop
 800287e:	3748      	adds	r7, #72	@ 0x48
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	20000550 	.word	0x20000550
 8002888:	40010400 	.word	0x40010400

0800288c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b090      	sub	sp, #64	@ 0x40
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002894:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002898:	2200      	movs	r2, #0
 800289a:	601a      	str	r2, [r3, #0]
 800289c:	605a      	str	r2, [r3, #4]
 800289e:	609a      	str	r2, [r3, #8]
 80028a0:	60da      	str	r2, [r3, #12]
 80028a2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a73      	ldr	r2, [pc, #460]	@ (8002a78 <HAL_TIM_Encoder_MspInit+0x1ec>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d12d      	bne.n	800290a <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80028ae:	2300      	movs	r3, #0
 80028b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028b2:	4b72      	ldr	r3, [pc, #456]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 80028b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b6:	4a71      	ldr	r2, [pc, #452]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 80028b8:	f043 0301 	orr.w	r3, r3, #1
 80028bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80028be:	4b6f      	ldr	r3, [pc, #444]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 80028c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80028ca:	2300      	movs	r3, #0
 80028cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80028ce:	4b6b      	ldr	r3, [pc, #428]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	4a6a      	ldr	r2, [pc, #424]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 80028d4:	f043 0310 	orr.w	r3, r3, #16
 80028d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028da:	4b68      	ldr	r3, [pc, #416]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028de:	f003 0310 	and.w	r3, r3, #16
 80028e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80028e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80028e6:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80028ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ec:	2302      	movs	r3, #2
 80028ee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f0:	2300      	movs	r3, #0
 80028f2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028f4:	2300      	movs	r3, #0
 80028f6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80028f8:	2301      	movs	r3, #1
 80028fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002900:	4619      	mov	r1, r3
 8002902:	485f      	ldr	r0, [pc, #380]	@ (8002a80 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8002904:	f000 fca8 	bl	8003258 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002908:	e0b2      	b.n	8002a70 <HAL_TIM_Encoder_MspInit+0x1e4>
  else if(tim_encoderHandle->Instance==TIM2)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002912:	d14a      	bne.n	80029aa <HAL_TIM_Encoder_MspInit+0x11e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002914:	2300      	movs	r3, #0
 8002916:	623b      	str	r3, [r7, #32]
 8002918:	4b58      	ldr	r3, [pc, #352]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 800291a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291c:	4a57      	ldr	r2, [pc, #348]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 800291e:	f043 0301 	orr.w	r3, r3, #1
 8002922:	6413      	str	r3, [r2, #64]	@ 0x40
 8002924:	4b55      	ldr	r3, [pc, #340]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8002926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002928:	f003 0301 	and.w	r3, r3, #1
 800292c:	623b      	str	r3, [r7, #32]
 800292e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002930:	2300      	movs	r3, #0
 8002932:	61fb      	str	r3, [r7, #28]
 8002934:	4b51      	ldr	r3, [pc, #324]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8002936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002938:	4a50      	ldr	r2, [pc, #320]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 800293a:	f043 0301 	orr.w	r3, r3, #1
 800293e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002940:	4b4e      	ldr	r3, [pc, #312]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8002942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002944:	f003 0301 	and.w	r3, r3, #1
 8002948:	61fb      	str	r3, [r7, #28]
 800294a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800294c:	2300      	movs	r3, #0
 800294e:	61bb      	str	r3, [r7, #24]
 8002950:	4b4a      	ldr	r3, [pc, #296]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8002952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002954:	4a49      	ldr	r2, [pc, #292]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8002956:	f043 0302 	orr.w	r3, r3, #2
 800295a:	6313      	str	r3, [r2, #48]	@ 0x30
 800295c:	4b47      	ldr	r3, [pc, #284]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 800295e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002960:	f003 0302 	and.w	r3, r3, #2
 8002964:	61bb      	str	r3, [r7, #24]
 8002966:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002968:	2320      	movs	r3, #32
 800296a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800296c:	2302      	movs	r3, #2
 800296e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002970:	2300      	movs	r3, #0
 8002972:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002974:	2300      	movs	r3, #0
 8002976:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002978:	2301      	movs	r3, #1
 800297a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800297c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002980:	4619      	mov	r1, r3
 8002982:	4840      	ldr	r0, [pc, #256]	@ (8002a84 <HAL_TIM_Encoder_MspInit+0x1f8>)
 8002984:	f000 fc68 	bl	8003258 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002988:	2308      	movs	r3, #8
 800298a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298c:	2302      	movs	r3, #2
 800298e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002990:	2300      	movs	r3, #0
 8002992:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002994:	2300      	movs	r3, #0
 8002996:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002998:	2301      	movs	r3, #1
 800299a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800299c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80029a0:	4619      	mov	r1, r3
 80029a2:	4839      	ldr	r0, [pc, #228]	@ (8002a88 <HAL_TIM_Encoder_MspInit+0x1fc>)
 80029a4:	f000 fc58 	bl	8003258 <HAL_GPIO_Init>
}
 80029a8:	e062      	b.n	8002a70 <HAL_TIM_Encoder_MspInit+0x1e4>
  else if(tim_encoderHandle->Instance==TIM3)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a37      	ldr	r2, [pc, #220]	@ (8002a8c <HAL_TIM_Encoder_MspInit+0x200>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d12c      	bne.n	8002a0e <HAL_TIM_Encoder_MspInit+0x182>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80029b4:	2300      	movs	r3, #0
 80029b6:	617b      	str	r3, [r7, #20]
 80029b8:	4b30      	ldr	r3, [pc, #192]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 80029ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029bc:	4a2f      	ldr	r2, [pc, #188]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 80029be:	f043 0302 	orr.w	r3, r3, #2
 80029c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80029c4:	4b2d      	ldr	r3, [pc, #180]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 80029c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c8:	f003 0302 	and.w	r3, r3, #2
 80029cc:	617b      	str	r3, [r7, #20]
 80029ce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029d0:	2300      	movs	r3, #0
 80029d2:	613b      	str	r3, [r7, #16]
 80029d4:	4b29      	ldr	r3, [pc, #164]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 80029d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d8:	4a28      	ldr	r2, [pc, #160]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 80029da:	f043 0301 	orr.w	r3, r3, #1
 80029de:	6313      	str	r3, [r2, #48]	@ 0x30
 80029e0:	4b26      	ldr	r3, [pc, #152]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 80029e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e4:	f003 0301 	and.w	r3, r3, #1
 80029e8:	613b      	str	r3, [r7, #16]
 80029ea:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80029ec:	23c0      	movs	r3, #192	@ 0xc0
 80029ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f0:	2302      	movs	r3, #2
 80029f2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f4:	2300      	movs	r3, #0
 80029f6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f8:	2300      	movs	r3, #0
 80029fa:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80029fc:	2302      	movs	r3, #2
 80029fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a00:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a04:	4619      	mov	r1, r3
 8002a06:	481f      	ldr	r0, [pc, #124]	@ (8002a84 <HAL_TIM_Encoder_MspInit+0x1f8>)
 8002a08:	f000 fc26 	bl	8003258 <HAL_GPIO_Init>
}
 8002a0c:	e030      	b.n	8002a70 <HAL_TIM_Encoder_MspInit+0x1e4>
  else if(tim_encoderHandle->Instance==TIM5)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a1f      	ldr	r2, [pc, #124]	@ (8002a90 <HAL_TIM_Encoder_MspInit+0x204>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d12b      	bne.n	8002a70 <HAL_TIM_Encoder_MspInit+0x1e4>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002a18:	2300      	movs	r3, #0
 8002a1a:	60fb      	str	r3, [r7, #12]
 8002a1c:	4b17      	ldr	r3, [pc, #92]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8002a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a20:	4a16      	ldr	r2, [pc, #88]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8002a22:	f043 0308 	orr.w	r3, r3, #8
 8002a26:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a28:	4b14      	ldr	r3, [pc, #80]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8002a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a2c:	f003 0308 	and.w	r3, r3, #8
 8002a30:	60fb      	str	r3, [r7, #12]
 8002a32:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a34:	2300      	movs	r3, #0
 8002a36:	60bb      	str	r3, [r7, #8]
 8002a38:	4b10      	ldr	r3, [pc, #64]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8002a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a3c:	4a0f      	ldr	r2, [pc, #60]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8002a3e:	f043 0301 	orr.w	r3, r3, #1
 8002a42:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a44:	4b0d      	ldr	r3, [pc, #52]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8002a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a48:	f003 0301 	and.w	r3, r3, #1
 8002a4c:	60bb      	str	r3, [r7, #8]
 8002a4e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a50:	2303      	movs	r3, #3
 8002a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a54:	2302      	movs	r3, #2
 8002a56:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002a60:	2302      	movs	r3, #2
 8002a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a64:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a68:	4619      	mov	r1, r3
 8002a6a:	4806      	ldr	r0, [pc, #24]	@ (8002a84 <HAL_TIM_Encoder_MspInit+0x1f8>)
 8002a6c:	f000 fbf4 	bl	8003258 <HAL_GPIO_Init>
}
 8002a70:	bf00      	nop
 8002a72:	3740      	adds	r7, #64	@ 0x40
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	40010000 	.word	0x40010000
 8002a7c:	40023800 	.word	0x40023800
 8002a80:	40021000 	.word	0x40021000
 8002a84:	40020000 	.word	0x40020000
 8002a88:	40020400 	.word	0x40020400
 8002a8c:	40000400 	.word	0x40000400
 8002a90:	40000c00 	.word	0x40000c00

08002a94 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a18      	ldr	r2, [pc, #96]	@ (8002b04 <HAL_TIM_PWM_MspInit+0x70>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d116      	bne.n	8002ad4 <HAL_TIM_PWM_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	60fb      	str	r3, [r7, #12]
 8002aaa:	4b17      	ldr	r3, [pc, #92]	@ (8002b08 <HAL_TIM_PWM_MspInit+0x74>)
 8002aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aae:	4a16      	ldr	r2, [pc, #88]	@ (8002b08 <HAL_TIM_PWM_MspInit+0x74>)
 8002ab0:	f043 0304 	orr.w	r3, r3, #4
 8002ab4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ab6:	4b14      	ldr	r3, [pc, #80]	@ (8002b08 <HAL_TIM_PWM_MspInit+0x74>)
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aba:	f003 0304 	and.w	r3, r3, #4
 8002abe:	60fb      	str	r3, [r7, #12]
 8002ac0:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	201e      	movs	r0, #30
 8002ac8:	f000 fafd 	bl	80030c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002acc:	201e      	movs	r0, #30
 8002ace:	f000 fb16 	bl	80030fe <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002ad2:	e012      	b.n	8002afa <HAL_TIM_PWM_MspInit+0x66>
  else if(tim_pwmHandle->Instance==TIM8)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a0c      	ldr	r2, [pc, #48]	@ (8002b0c <HAL_TIM_PWM_MspInit+0x78>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d10d      	bne.n	8002afa <HAL_TIM_PWM_MspInit+0x66>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002ade:	2300      	movs	r3, #0
 8002ae0:	60bb      	str	r3, [r7, #8]
 8002ae2:	4b09      	ldr	r3, [pc, #36]	@ (8002b08 <HAL_TIM_PWM_MspInit+0x74>)
 8002ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae6:	4a08      	ldr	r2, [pc, #32]	@ (8002b08 <HAL_TIM_PWM_MspInit+0x74>)
 8002ae8:	f043 0302 	orr.w	r3, r3, #2
 8002aec:	6453      	str	r3, [r2, #68]	@ 0x44
 8002aee:	4b06      	ldr	r3, [pc, #24]	@ (8002b08 <HAL_TIM_PWM_MspInit+0x74>)
 8002af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	60bb      	str	r3, [r7, #8]
 8002af8:	68bb      	ldr	r3, [r7, #8]
}
 8002afa:	bf00      	nop
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	40000800 	.word	0x40000800
 8002b08:	40023800 	.word	0x40023800
 8002b0c:	40010400 	.word	0x40010400

08002b10 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a0e      	ldr	r2, [pc, #56]	@ (8002b58 <HAL_TIM_Base_MspInit+0x48>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d115      	bne.n	8002b4e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002b22:	2300      	movs	r3, #0
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	4b0d      	ldr	r3, [pc, #52]	@ (8002b5c <HAL_TIM_Base_MspInit+0x4c>)
 8002b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2a:	4a0c      	ldr	r2, [pc, #48]	@ (8002b5c <HAL_TIM_Base_MspInit+0x4c>)
 8002b2c:	f043 0310 	orr.w	r3, r3, #16
 8002b30:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b32:	4b0a      	ldr	r3, [pc, #40]	@ (8002b5c <HAL_TIM_Base_MspInit+0x4c>)
 8002b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b36:	f003 0310 	and.w	r3, r3, #16
 8002b3a:	60fb      	str	r3, [r7, #12]
 8002b3c:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002b3e:	2200      	movs	r2, #0
 8002b40:	2100      	movs	r1, #0
 8002b42:	2036      	movs	r0, #54	@ 0x36
 8002b44:	f000 fabf 	bl	80030c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002b48:	2036      	movs	r0, #54	@ 0x36
 8002b4a:	f000 fad8 	bl	80030fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002b4e:	bf00      	nop
 8002b50:	3710      	adds	r7, #16
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	40001000 	.word	0x40001000
 8002b5c:	40023800 	.word	0x40023800

08002b60 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b08a      	sub	sp, #40	@ 0x28
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b68:	f107 0314 	add.w	r3, r7, #20
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	601a      	str	r2, [r3, #0]
 8002b70:	605a      	str	r2, [r3, #4]
 8002b72:	609a      	str	r2, [r3, #8]
 8002b74:	60da      	str	r2, [r3, #12]
 8002b76:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a25      	ldr	r2, [pc, #148]	@ (8002c14 <HAL_TIM_MspPostInit+0xb4>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d11f      	bne.n	8002bc2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b82:	2300      	movs	r3, #0
 8002b84:	613b      	str	r3, [r7, #16]
 8002b86:	4b24      	ldr	r3, [pc, #144]	@ (8002c18 <HAL_TIM_MspPostInit+0xb8>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8a:	4a23      	ldr	r2, [pc, #140]	@ (8002c18 <HAL_TIM_MspPostInit+0xb8>)
 8002b8c:	f043 0308 	orr.w	r3, r3, #8
 8002b90:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b92:	4b21      	ldr	r3, [pc, #132]	@ (8002c18 <HAL_TIM_MspPostInit+0xb8>)
 8002b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b96:	f003 0308 	and.w	r3, r3, #8
 8002b9a:	613b      	str	r3, [r7, #16]
 8002b9c:	693b      	ldr	r3, [r7, #16]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002b9e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8002ba2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba4:	2302      	movs	r3, #2
 8002ba6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bac:	2300      	movs	r3, #0
 8002bae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002bb0:	2302      	movs	r3, #2
 8002bb2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bb4:	f107 0314 	add.w	r3, r7, #20
 8002bb8:	4619      	mov	r1, r3
 8002bba:	4818      	ldr	r0, [pc, #96]	@ (8002c1c <HAL_TIM_MspPostInit+0xbc>)
 8002bbc:	f000 fb4c 	bl	8003258 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002bc0:	e023      	b.n	8002c0a <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM8)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a16      	ldr	r2, [pc, #88]	@ (8002c20 <HAL_TIM_MspPostInit+0xc0>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d11e      	bne.n	8002c0a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bcc:	2300      	movs	r3, #0
 8002bce:	60fb      	str	r3, [r7, #12]
 8002bd0:	4b11      	ldr	r3, [pc, #68]	@ (8002c18 <HAL_TIM_MspPostInit+0xb8>)
 8002bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd4:	4a10      	ldr	r2, [pc, #64]	@ (8002c18 <HAL_TIM_MspPostInit+0xb8>)
 8002bd6:	f043 0304 	orr.w	r3, r3, #4
 8002bda:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8002c18 <HAL_TIM_MspPostInit+0xb8>)
 8002bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be0:	f003 0304 	and.w	r3, r3, #4
 8002be4:	60fb      	str	r3, [r7, #12]
 8002be6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002be8:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002bec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bee:	2302      	movs	r3, #2
 8002bf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bfe:	f107 0314 	add.w	r3, r7, #20
 8002c02:	4619      	mov	r1, r3
 8002c04:	4807      	ldr	r0, [pc, #28]	@ (8002c24 <HAL_TIM_MspPostInit+0xc4>)
 8002c06:	f000 fb27 	bl	8003258 <HAL_GPIO_Init>
}
 8002c0a:	bf00      	nop
 8002c0c:	3728      	adds	r7, #40	@ 0x28
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	40000800 	.word	0x40000800
 8002c18:	40023800 	.word	0x40023800
 8002c1c:	40020c00 	.word	0x40020c00
 8002c20:	40010400 	.word	0x40010400
 8002c24:	40020800 	.word	0x40020800

08002c28 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c2c:	4b11      	ldr	r3, [pc, #68]	@ (8002c74 <MX_USART1_UART_Init+0x4c>)
 8002c2e:	4a12      	ldr	r2, [pc, #72]	@ (8002c78 <MX_USART1_UART_Init+0x50>)
 8002c30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c32:	4b10      	ldr	r3, [pc, #64]	@ (8002c74 <MX_USART1_UART_Init+0x4c>)
 8002c34:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c3a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c74 <MX_USART1_UART_Init+0x4c>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c40:	4b0c      	ldr	r3, [pc, #48]	@ (8002c74 <MX_USART1_UART_Init+0x4c>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c46:	4b0b      	ldr	r3, [pc, #44]	@ (8002c74 <MX_USART1_UART_Init+0x4c>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c4c:	4b09      	ldr	r3, [pc, #36]	@ (8002c74 <MX_USART1_UART_Init+0x4c>)
 8002c4e:	220c      	movs	r2, #12
 8002c50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c52:	4b08      	ldr	r3, [pc, #32]	@ (8002c74 <MX_USART1_UART_Init+0x4c>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c58:	4b06      	ldr	r3, [pc, #24]	@ (8002c74 <MX_USART1_UART_Init+0x4c>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c5e:	4805      	ldr	r0, [pc, #20]	@ (8002c74 <MX_USART1_UART_Init+0x4c>)
 8002c60:	f002 f978 	bl	8004f54 <HAL_UART_Init>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d001      	beq.n	8002c6e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002c6a:	f7ff fa2d 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c6e:	bf00      	nop
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	20000598 	.word	0x20000598
 8002c78:	40011000 	.word	0x40011000

08002c7c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c80:	4b11      	ldr	r3, [pc, #68]	@ (8002cc8 <MX_USART2_UART_Init+0x4c>)
 8002c82:	4a12      	ldr	r2, [pc, #72]	@ (8002ccc <MX_USART2_UART_Init+0x50>)
 8002c84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002c86:	4b10      	ldr	r3, [pc, #64]	@ (8002cc8 <MX_USART2_UART_Init+0x4c>)
 8002c88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8002cc8 <MX_USART2_UART_Init+0x4c>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c94:	4b0c      	ldr	r3, [pc, #48]	@ (8002cc8 <MX_USART2_UART_Init+0x4c>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8002cc8 <MX_USART2_UART_Init+0x4c>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ca0:	4b09      	ldr	r3, [pc, #36]	@ (8002cc8 <MX_USART2_UART_Init+0x4c>)
 8002ca2:	220c      	movs	r2, #12
 8002ca4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ca6:	4b08      	ldr	r3, [pc, #32]	@ (8002cc8 <MX_USART2_UART_Init+0x4c>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cac:	4b06      	ldr	r3, [pc, #24]	@ (8002cc8 <MX_USART2_UART_Init+0x4c>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002cb2:	4805      	ldr	r0, [pc, #20]	@ (8002cc8 <MX_USART2_UART_Init+0x4c>)
 8002cb4:	f002 f94e 	bl	8004f54 <HAL_UART_Init>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002cbe:	f7ff fa03 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002cc2:	bf00      	nop
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	200005e0 	.word	0x200005e0
 8002ccc:	40004400 	.word	0x40004400

08002cd0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b08c      	sub	sp, #48	@ 0x30
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd8:	f107 031c 	add.w	r3, r7, #28
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	605a      	str	r2, [r3, #4]
 8002ce2:	609a      	str	r2, [r3, #8]
 8002ce4:	60da      	str	r2, [r3, #12]
 8002ce6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a36      	ldr	r2, [pc, #216]	@ (8002dc8 <HAL_UART_MspInit+0xf8>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d135      	bne.n	8002d5e <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	61bb      	str	r3, [r7, #24]
 8002cf6:	4b35      	ldr	r3, [pc, #212]	@ (8002dcc <HAL_UART_MspInit+0xfc>)
 8002cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfa:	4a34      	ldr	r2, [pc, #208]	@ (8002dcc <HAL_UART_MspInit+0xfc>)
 8002cfc:	f043 0310 	orr.w	r3, r3, #16
 8002d00:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d02:	4b32      	ldr	r3, [pc, #200]	@ (8002dcc <HAL_UART_MspInit+0xfc>)
 8002d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d06:	f003 0310 	and.w	r3, r3, #16
 8002d0a:	61bb      	str	r3, [r7, #24]
 8002d0c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d0e:	2300      	movs	r3, #0
 8002d10:	617b      	str	r3, [r7, #20]
 8002d12:	4b2e      	ldr	r3, [pc, #184]	@ (8002dcc <HAL_UART_MspInit+0xfc>)
 8002d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d16:	4a2d      	ldr	r2, [pc, #180]	@ (8002dcc <HAL_UART_MspInit+0xfc>)
 8002d18:	f043 0301 	orr.w	r3, r3, #1
 8002d1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d1e:	4b2b      	ldr	r3, [pc, #172]	@ (8002dcc <HAL_UART_MspInit+0xfc>)
 8002d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	617b      	str	r3, [r7, #20]
 8002d28:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d2a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002d2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d30:	2302      	movs	r3, #2
 8002d32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d34:	2300      	movs	r3, #0
 8002d36:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d3c:	2307      	movs	r3, #7
 8002d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d40:	f107 031c 	add.w	r3, r7, #28
 8002d44:	4619      	mov	r1, r3
 8002d46:	4822      	ldr	r0, [pc, #136]	@ (8002dd0 <HAL_UART_MspInit+0x100>)
 8002d48:	f000 fa86 	bl	8003258 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	2100      	movs	r1, #0
 8002d50:	2025      	movs	r0, #37	@ 0x25
 8002d52:	f000 f9b8 	bl	80030c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d56:	2025      	movs	r0, #37	@ 0x25
 8002d58:	f000 f9d1 	bl	80030fe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002d5c:	e030      	b.n	8002dc0 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a1c      	ldr	r2, [pc, #112]	@ (8002dd4 <HAL_UART_MspInit+0x104>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d12b      	bne.n	8002dc0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d68:	2300      	movs	r3, #0
 8002d6a:	613b      	str	r3, [r7, #16]
 8002d6c:	4b17      	ldr	r3, [pc, #92]	@ (8002dcc <HAL_UART_MspInit+0xfc>)
 8002d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d70:	4a16      	ldr	r2, [pc, #88]	@ (8002dcc <HAL_UART_MspInit+0xfc>)
 8002d72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d76:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d78:	4b14      	ldr	r3, [pc, #80]	@ (8002dcc <HAL_UART_MspInit+0xfc>)
 8002d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d80:	613b      	str	r3, [r7, #16]
 8002d82:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d84:	2300      	movs	r3, #0
 8002d86:	60fb      	str	r3, [r7, #12]
 8002d88:	4b10      	ldr	r3, [pc, #64]	@ (8002dcc <HAL_UART_MspInit+0xfc>)
 8002d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d8c:	4a0f      	ldr	r2, [pc, #60]	@ (8002dcc <HAL_UART_MspInit+0xfc>)
 8002d8e:	f043 0301 	orr.w	r3, r3, #1
 8002d92:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d94:	4b0d      	ldr	r3, [pc, #52]	@ (8002dcc <HAL_UART_MspInit+0xfc>)
 8002d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d98:	f003 0301 	and.w	r3, r3, #1
 8002d9c:	60fb      	str	r3, [r7, #12]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002da0:	230c      	movs	r3, #12
 8002da2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002da4:	2302      	movs	r3, #2
 8002da6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da8:	2300      	movs	r3, #0
 8002daa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dac:	2303      	movs	r3, #3
 8002dae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002db0:	2307      	movs	r3, #7
 8002db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002db4:	f107 031c 	add.w	r3, r7, #28
 8002db8:	4619      	mov	r1, r3
 8002dba:	4805      	ldr	r0, [pc, #20]	@ (8002dd0 <HAL_UART_MspInit+0x100>)
 8002dbc:	f000 fa4c 	bl	8003258 <HAL_GPIO_Init>
}
 8002dc0:	bf00      	nop
 8002dc2:	3730      	adds	r7, #48	@ 0x30
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	40011000 	.word	0x40011000
 8002dcc:	40023800 	.word	0x40023800
 8002dd0:	40020000 	.word	0x40020000
 8002dd4:	40004400 	.word	0x40004400

08002dd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002dd8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e10 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002ddc:	f7ff fa9a 	bl	8002314 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002de0:	480c      	ldr	r0, [pc, #48]	@ (8002e14 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002de2:	490d      	ldr	r1, [pc, #52]	@ (8002e18 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002de4:	4a0d      	ldr	r2, [pc, #52]	@ (8002e1c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002de6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002de8:	e002      	b.n	8002df0 <LoopCopyDataInit>

08002dea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002dec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dee:	3304      	adds	r3, #4

08002df0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002df0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002df2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002df4:	d3f9      	bcc.n	8002dea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002df6:	4a0a      	ldr	r2, [pc, #40]	@ (8002e20 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002df8:	4c0a      	ldr	r4, [pc, #40]	@ (8002e24 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002dfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dfc:	e001      	b.n	8002e02 <LoopFillZerobss>

08002dfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e00:	3204      	adds	r2, #4

08002e02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e04:	d3fb      	bcc.n	8002dfe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e06:	f005 fcf3 	bl	80087f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e0a:	f7ff f8a1 	bl	8001f50 <main>
  bx  lr    
 8002e0e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002e10:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e18:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002e1c:	0800bb3c 	.word	0x0800bb3c
  ldr r2, =_sbss
 8002e20:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002e24:	20000778 	.word	0x20000778

08002e28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e28:	e7fe      	b.n	8002e28 <ADC_IRQHandler>
	...

08002e2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e30:	4b0e      	ldr	r3, [pc, #56]	@ (8002e6c <HAL_Init+0x40>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a0d      	ldr	r2, [pc, #52]	@ (8002e6c <HAL_Init+0x40>)
 8002e36:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e6c <HAL_Init+0x40>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a0a      	ldr	r2, [pc, #40]	@ (8002e6c <HAL_Init+0x40>)
 8002e42:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e48:	4b08      	ldr	r3, [pc, #32]	@ (8002e6c <HAL_Init+0x40>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a07      	ldr	r2, [pc, #28]	@ (8002e6c <HAL_Init+0x40>)
 8002e4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e54:	2003      	movs	r0, #3
 8002e56:	f000 f92b 	bl	80030b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e5a:	200f      	movs	r0, #15
 8002e5c:	f000 f808 	bl	8002e70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e60:	f7ff f938 	bl	80020d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e64:	2300      	movs	r3, #0
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	40023c00 	.word	0x40023c00

08002e70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e78:	4b12      	ldr	r3, [pc, #72]	@ (8002ec4 <HAL_InitTick+0x54>)
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	4b12      	ldr	r3, [pc, #72]	@ (8002ec8 <HAL_InitTick+0x58>)
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	4619      	mov	r1, r3
 8002e82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e86:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f000 f943 	bl	800311a <HAL_SYSTICK_Config>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e00e      	b.n	8002ebc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2b0f      	cmp	r3, #15
 8002ea2:	d80a      	bhi.n	8002eba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	6879      	ldr	r1, [r7, #4]
 8002ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8002eac:	f000 f90b 	bl	80030c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002eb0:	4a06      	ldr	r2, [pc, #24]	@ (8002ecc <HAL_InitTick+0x5c>)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	e000      	b.n	8002ebc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	20000024 	.word	0x20000024
 8002ec8:	2000002c 	.word	0x2000002c
 8002ecc:	20000028 	.word	0x20000028

08002ed0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ed4:	4b06      	ldr	r3, [pc, #24]	@ (8002ef0 <HAL_IncTick+0x20>)
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4b06      	ldr	r3, [pc, #24]	@ (8002ef4 <HAL_IncTick+0x24>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4413      	add	r3, r2
 8002ee0:	4a04      	ldr	r2, [pc, #16]	@ (8002ef4 <HAL_IncTick+0x24>)
 8002ee2:	6013      	str	r3, [r2, #0]
}
 8002ee4:	bf00      	nop
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	2000002c 	.word	0x2000002c
 8002ef4:	20000628 	.word	0x20000628

08002ef8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0
  return uwTick;
 8002efc:	4b03      	ldr	r3, [pc, #12]	@ (8002f0c <HAL_GetTick+0x14>)
 8002efe:	681b      	ldr	r3, [r3, #0]
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	20000628 	.word	0x20000628

08002f10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f003 0307 	and.w	r3, r3, #7
 8002f1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f20:	4b0c      	ldr	r3, [pc, #48]	@ (8002f54 <__NVIC_SetPriorityGrouping+0x44>)
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f26:	68ba      	ldr	r2, [r7, #8]
 8002f28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f42:	4a04      	ldr	r2, [pc, #16]	@ (8002f54 <__NVIC_SetPriorityGrouping+0x44>)
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	60d3      	str	r3, [r2, #12]
}
 8002f48:	bf00      	nop
 8002f4a:	3714      	adds	r7, #20
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	e000ed00 	.word	0xe000ed00

08002f58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f5c:	4b04      	ldr	r3, [pc, #16]	@ (8002f70 <__NVIC_GetPriorityGrouping+0x18>)
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	0a1b      	lsrs	r3, r3, #8
 8002f62:	f003 0307 	and.w	r3, r3, #7
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr
 8002f70:	e000ed00 	.word	0xe000ed00

08002f74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	db0b      	blt.n	8002f9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f86:	79fb      	ldrb	r3, [r7, #7]
 8002f88:	f003 021f 	and.w	r2, r3, #31
 8002f8c:	4907      	ldr	r1, [pc, #28]	@ (8002fac <__NVIC_EnableIRQ+0x38>)
 8002f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f92:	095b      	lsrs	r3, r3, #5
 8002f94:	2001      	movs	r0, #1
 8002f96:	fa00 f202 	lsl.w	r2, r0, r2
 8002f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f9e:	bf00      	nop
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	e000e100 	.word	0xe000e100

08002fb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	6039      	str	r1, [r7, #0]
 8002fba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	db0a      	blt.n	8002fda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	b2da      	uxtb	r2, r3
 8002fc8:	490c      	ldr	r1, [pc, #48]	@ (8002ffc <__NVIC_SetPriority+0x4c>)
 8002fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fce:	0112      	lsls	r2, r2, #4
 8002fd0:	b2d2      	uxtb	r2, r2
 8002fd2:	440b      	add	r3, r1
 8002fd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fd8:	e00a      	b.n	8002ff0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	b2da      	uxtb	r2, r3
 8002fde:	4908      	ldr	r1, [pc, #32]	@ (8003000 <__NVIC_SetPriority+0x50>)
 8002fe0:	79fb      	ldrb	r3, [r7, #7]
 8002fe2:	f003 030f 	and.w	r3, r3, #15
 8002fe6:	3b04      	subs	r3, #4
 8002fe8:	0112      	lsls	r2, r2, #4
 8002fea:	b2d2      	uxtb	r2, r2
 8002fec:	440b      	add	r3, r1
 8002fee:	761a      	strb	r2, [r3, #24]
}
 8002ff0:	bf00      	nop
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr
 8002ffc:	e000e100 	.word	0xe000e100
 8003000:	e000ed00 	.word	0xe000ed00

08003004 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003004:	b480      	push	{r7}
 8003006:	b089      	sub	sp, #36	@ 0x24
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	f1c3 0307 	rsb	r3, r3, #7
 800301e:	2b04      	cmp	r3, #4
 8003020:	bf28      	it	cs
 8003022:	2304      	movcs	r3, #4
 8003024:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	3304      	adds	r3, #4
 800302a:	2b06      	cmp	r3, #6
 800302c:	d902      	bls.n	8003034 <NVIC_EncodePriority+0x30>
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	3b03      	subs	r3, #3
 8003032:	e000      	b.n	8003036 <NVIC_EncodePriority+0x32>
 8003034:	2300      	movs	r3, #0
 8003036:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003038:	f04f 32ff 	mov.w	r2, #4294967295
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	fa02 f303 	lsl.w	r3, r2, r3
 8003042:	43da      	mvns	r2, r3
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	401a      	ands	r2, r3
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800304c:	f04f 31ff 	mov.w	r1, #4294967295
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	fa01 f303 	lsl.w	r3, r1, r3
 8003056:	43d9      	mvns	r1, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800305c:	4313      	orrs	r3, r2
         );
}
 800305e:	4618      	mov	r0, r3
 8003060:	3724      	adds	r7, #36	@ 0x24
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
	...

0800306c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	3b01      	subs	r3, #1
 8003078:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800307c:	d301      	bcc.n	8003082 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800307e:	2301      	movs	r3, #1
 8003080:	e00f      	b.n	80030a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003082:	4a0a      	ldr	r2, [pc, #40]	@ (80030ac <SysTick_Config+0x40>)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	3b01      	subs	r3, #1
 8003088:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800308a:	210f      	movs	r1, #15
 800308c:	f04f 30ff 	mov.w	r0, #4294967295
 8003090:	f7ff ff8e 	bl	8002fb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003094:	4b05      	ldr	r3, [pc, #20]	@ (80030ac <SysTick_Config+0x40>)
 8003096:	2200      	movs	r2, #0
 8003098:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800309a:	4b04      	ldr	r3, [pc, #16]	@ (80030ac <SysTick_Config+0x40>)
 800309c:	2207      	movs	r2, #7
 800309e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	e000e010 	.word	0xe000e010

080030b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f7ff ff29 	bl	8002f10 <__NVIC_SetPriorityGrouping>
}
 80030be:	bf00      	nop
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}

080030c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030c6:	b580      	push	{r7, lr}
 80030c8:	b086      	sub	sp, #24
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	4603      	mov	r3, r0
 80030ce:	60b9      	str	r1, [r7, #8]
 80030d0:	607a      	str	r2, [r7, #4]
 80030d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030d4:	2300      	movs	r3, #0
 80030d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030d8:	f7ff ff3e 	bl	8002f58 <__NVIC_GetPriorityGrouping>
 80030dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	68b9      	ldr	r1, [r7, #8]
 80030e2:	6978      	ldr	r0, [r7, #20]
 80030e4:	f7ff ff8e 	bl	8003004 <NVIC_EncodePriority>
 80030e8:	4602      	mov	r2, r0
 80030ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ee:	4611      	mov	r1, r2
 80030f0:	4618      	mov	r0, r3
 80030f2:	f7ff ff5d 	bl	8002fb0 <__NVIC_SetPriority>
}
 80030f6:	bf00      	nop
 80030f8:	3718      	adds	r7, #24
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b082      	sub	sp, #8
 8003102:	af00      	add	r7, sp, #0
 8003104:	4603      	mov	r3, r0
 8003106:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310c:	4618      	mov	r0, r3
 800310e:	f7ff ff31 	bl	8002f74 <__NVIC_EnableIRQ>
}
 8003112:	bf00      	nop
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}

0800311a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	b082      	sub	sp, #8
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f7ff ffa2 	bl	800306c <SysTick_Config>
 8003128:	4603      	mov	r3, r0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b084      	sub	sp, #16
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003140:	f7ff feda 	bl	8002ef8 <HAL_GetTick>
 8003144:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800314c:	b2db      	uxtb	r3, r3
 800314e:	2b02      	cmp	r3, #2
 8003150:	d008      	beq.n	8003164 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2280      	movs	r2, #128	@ 0x80
 8003156:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e052      	b.n	800320a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f022 0216 	bic.w	r2, r2, #22
 8003172:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	695a      	ldr	r2, [r3, #20]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003182:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003188:	2b00      	cmp	r3, #0
 800318a:	d103      	bne.n	8003194 <HAL_DMA_Abort+0x62>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003190:	2b00      	cmp	r3, #0
 8003192:	d007      	beq.n	80031a4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f022 0208 	bic.w	r2, r2, #8
 80031a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f022 0201 	bic.w	r2, r2, #1
 80031b2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031b4:	e013      	b.n	80031de <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031b6:	f7ff fe9f 	bl	8002ef8 <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	2b05      	cmp	r3, #5
 80031c2:	d90c      	bls.n	80031de <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2220      	movs	r2, #32
 80031c8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2203      	movs	r2, #3
 80031ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e015      	b.n	800320a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0301 	and.w	r3, r3, #1
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d1e4      	bne.n	80031b6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031f0:	223f      	movs	r2, #63	@ 0x3f
 80031f2:	409a      	lsls	r2, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003208:	2300      	movs	r3, #0
}
 800320a:	4618      	mov	r0, r3
 800320c:	3710      	adds	r7, #16
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003212:	b480      	push	{r7}
 8003214:	b083      	sub	sp, #12
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b02      	cmp	r3, #2
 8003224:	d004      	beq.n	8003230 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2280      	movs	r2, #128	@ 0x80
 800322a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e00c      	b.n	800324a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2205      	movs	r2, #5
 8003234:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f022 0201 	bic.w	r2, r2, #1
 8003246:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
	...

08003258 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003258:	b480      	push	{r7}
 800325a:	b089      	sub	sp, #36	@ 0x24
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003262:	2300      	movs	r3, #0
 8003264:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003266:	2300      	movs	r3, #0
 8003268:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800326a:	2300      	movs	r3, #0
 800326c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800326e:	2300      	movs	r3, #0
 8003270:	61fb      	str	r3, [r7, #28]
 8003272:	e16b      	b.n	800354c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003274:	2201      	movs	r2, #1
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	fa02 f303 	lsl.w	r3, r2, r3
 800327c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	697a      	ldr	r2, [r7, #20]
 8003284:	4013      	ands	r3, r2
 8003286:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	429a      	cmp	r2, r3
 800328e:	f040 815a 	bne.w	8003546 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f003 0303 	and.w	r3, r3, #3
 800329a:	2b01      	cmp	r3, #1
 800329c:	d005      	beq.n	80032aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d130      	bne.n	800330c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	2203      	movs	r2, #3
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	43db      	mvns	r3, r3
 80032bc:	69ba      	ldr	r2, [r7, #24]
 80032be:	4013      	ands	r3, r2
 80032c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	68da      	ldr	r2, [r3, #12]
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	fa02 f303 	lsl.w	r3, r2, r3
 80032ce:	69ba      	ldr	r2, [r7, #24]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	69ba      	ldr	r2, [r7, #24]
 80032d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032e0:	2201      	movs	r2, #1
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	fa02 f303 	lsl.w	r3, r2, r3
 80032e8:	43db      	mvns	r3, r3
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	4013      	ands	r3, r2
 80032ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	091b      	lsrs	r3, r3, #4
 80032f6:	f003 0201 	and.w	r2, r3, #1
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	69ba      	ldr	r2, [r7, #24]
 8003302:	4313      	orrs	r3, r2
 8003304:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	69ba      	ldr	r2, [r7, #24]
 800330a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f003 0303 	and.w	r3, r3, #3
 8003314:	2b03      	cmp	r3, #3
 8003316:	d017      	beq.n	8003348 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	2203      	movs	r2, #3
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	43db      	mvns	r3, r3
 800332a:	69ba      	ldr	r2, [r7, #24]
 800332c:	4013      	ands	r3, r2
 800332e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	689a      	ldr	r2, [r3, #8]
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	fa02 f303 	lsl.w	r3, r2, r3
 800333c:	69ba      	ldr	r2, [r7, #24]
 800333e:	4313      	orrs	r3, r2
 8003340:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f003 0303 	and.w	r3, r3, #3
 8003350:	2b02      	cmp	r3, #2
 8003352:	d123      	bne.n	800339c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	08da      	lsrs	r2, r3, #3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	3208      	adds	r2, #8
 800335c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003360:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	f003 0307 	and.w	r3, r3, #7
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	220f      	movs	r2, #15
 800336c:	fa02 f303 	lsl.w	r3, r2, r3
 8003370:	43db      	mvns	r3, r3
 8003372:	69ba      	ldr	r2, [r7, #24]
 8003374:	4013      	ands	r3, r2
 8003376:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	691a      	ldr	r2, [r3, #16]
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	f003 0307 	and.w	r3, r3, #7
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	fa02 f303 	lsl.w	r3, r2, r3
 8003388:	69ba      	ldr	r2, [r7, #24]
 800338a:	4313      	orrs	r3, r2
 800338c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	08da      	lsrs	r2, r3, #3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	3208      	adds	r2, #8
 8003396:	69b9      	ldr	r1, [r7, #24]
 8003398:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	2203      	movs	r2, #3
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	43db      	mvns	r3, r3
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	4013      	ands	r3, r2
 80033b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f003 0203 	and.w	r2, r3, #3
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	fa02 f303 	lsl.w	r3, r2, r3
 80033c4:	69ba      	ldr	r2, [r7, #24]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	f000 80b4 	beq.w	8003546 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033de:	2300      	movs	r3, #0
 80033e0:	60fb      	str	r3, [r7, #12]
 80033e2:	4b60      	ldr	r3, [pc, #384]	@ (8003564 <HAL_GPIO_Init+0x30c>)
 80033e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033e6:	4a5f      	ldr	r2, [pc, #380]	@ (8003564 <HAL_GPIO_Init+0x30c>)
 80033e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80033ee:	4b5d      	ldr	r3, [pc, #372]	@ (8003564 <HAL_GPIO_Init+0x30c>)
 80033f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033f6:	60fb      	str	r3, [r7, #12]
 80033f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033fa:	4a5b      	ldr	r2, [pc, #364]	@ (8003568 <HAL_GPIO_Init+0x310>)
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	089b      	lsrs	r3, r3, #2
 8003400:	3302      	adds	r3, #2
 8003402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003406:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	f003 0303 	and.w	r3, r3, #3
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	220f      	movs	r2, #15
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	43db      	mvns	r3, r3
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	4013      	ands	r3, r2
 800341c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a52      	ldr	r2, [pc, #328]	@ (800356c <HAL_GPIO_Init+0x314>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d02b      	beq.n	800347e <HAL_GPIO_Init+0x226>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a51      	ldr	r2, [pc, #324]	@ (8003570 <HAL_GPIO_Init+0x318>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d025      	beq.n	800347a <HAL_GPIO_Init+0x222>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a50      	ldr	r2, [pc, #320]	@ (8003574 <HAL_GPIO_Init+0x31c>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d01f      	beq.n	8003476 <HAL_GPIO_Init+0x21e>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a4f      	ldr	r2, [pc, #316]	@ (8003578 <HAL_GPIO_Init+0x320>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d019      	beq.n	8003472 <HAL_GPIO_Init+0x21a>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a4e      	ldr	r2, [pc, #312]	@ (800357c <HAL_GPIO_Init+0x324>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d013      	beq.n	800346e <HAL_GPIO_Init+0x216>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a4d      	ldr	r2, [pc, #308]	@ (8003580 <HAL_GPIO_Init+0x328>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d00d      	beq.n	800346a <HAL_GPIO_Init+0x212>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a4c      	ldr	r2, [pc, #304]	@ (8003584 <HAL_GPIO_Init+0x32c>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d007      	beq.n	8003466 <HAL_GPIO_Init+0x20e>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a4b      	ldr	r2, [pc, #300]	@ (8003588 <HAL_GPIO_Init+0x330>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d101      	bne.n	8003462 <HAL_GPIO_Init+0x20a>
 800345e:	2307      	movs	r3, #7
 8003460:	e00e      	b.n	8003480 <HAL_GPIO_Init+0x228>
 8003462:	2308      	movs	r3, #8
 8003464:	e00c      	b.n	8003480 <HAL_GPIO_Init+0x228>
 8003466:	2306      	movs	r3, #6
 8003468:	e00a      	b.n	8003480 <HAL_GPIO_Init+0x228>
 800346a:	2305      	movs	r3, #5
 800346c:	e008      	b.n	8003480 <HAL_GPIO_Init+0x228>
 800346e:	2304      	movs	r3, #4
 8003470:	e006      	b.n	8003480 <HAL_GPIO_Init+0x228>
 8003472:	2303      	movs	r3, #3
 8003474:	e004      	b.n	8003480 <HAL_GPIO_Init+0x228>
 8003476:	2302      	movs	r3, #2
 8003478:	e002      	b.n	8003480 <HAL_GPIO_Init+0x228>
 800347a:	2301      	movs	r3, #1
 800347c:	e000      	b.n	8003480 <HAL_GPIO_Init+0x228>
 800347e:	2300      	movs	r3, #0
 8003480:	69fa      	ldr	r2, [r7, #28]
 8003482:	f002 0203 	and.w	r2, r2, #3
 8003486:	0092      	lsls	r2, r2, #2
 8003488:	4093      	lsls	r3, r2
 800348a:	69ba      	ldr	r2, [r7, #24]
 800348c:	4313      	orrs	r3, r2
 800348e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003490:	4935      	ldr	r1, [pc, #212]	@ (8003568 <HAL_GPIO_Init+0x310>)
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	089b      	lsrs	r3, r3, #2
 8003496:	3302      	adds	r3, #2
 8003498:	69ba      	ldr	r2, [r7, #24]
 800349a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800349e:	4b3b      	ldr	r3, [pc, #236]	@ (800358c <HAL_GPIO_Init+0x334>)
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	43db      	mvns	r3, r3
 80034a8:	69ba      	ldr	r2, [r7, #24]
 80034aa:	4013      	ands	r3, r2
 80034ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d003      	beq.n	80034c2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80034ba:	69ba      	ldr	r2, [r7, #24]
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	4313      	orrs	r3, r2
 80034c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034c2:	4a32      	ldr	r2, [pc, #200]	@ (800358c <HAL_GPIO_Init+0x334>)
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034c8:	4b30      	ldr	r3, [pc, #192]	@ (800358c <HAL_GPIO_Init+0x334>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	43db      	mvns	r3, r3
 80034d2:	69ba      	ldr	r2, [r7, #24]
 80034d4:	4013      	ands	r3, r2
 80034d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d003      	beq.n	80034ec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80034e4:	69ba      	ldr	r2, [r7, #24]
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034ec:	4a27      	ldr	r2, [pc, #156]	@ (800358c <HAL_GPIO_Init+0x334>)
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034f2:	4b26      	ldr	r3, [pc, #152]	@ (800358c <HAL_GPIO_Init+0x334>)
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	43db      	mvns	r3, r3
 80034fc:	69ba      	ldr	r2, [r7, #24]
 80034fe:	4013      	ands	r3, r2
 8003500:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d003      	beq.n	8003516 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	4313      	orrs	r3, r2
 8003514:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003516:	4a1d      	ldr	r2, [pc, #116]	@ (800358c <HAL_GPIO_Init+0x334>)
 8003518:	69bb      	ldr	r3, [r7, #24]
 800351a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800351c:	4b1b      	ldr	r3, [pc, #108]	@ (800358c <HAL_GPIO_Init+0x334>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	43db      	mvns	r3, r3
 8003526:	69ba      	ldr	r2, [r7, #24]
 8003528:	4013      	ands	r3, r2
 800352a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d003      	beq.n	8003540 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003538:	69ba      	ldr	r2, [r7, #24]
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	4313      	orrs	r3, r2
 800353e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003540:	4a12      	ldr	r2, [pc, #72]	@ (800358c <HAL_GPIO_Init+0x334>)
 8003542:	69bb      	ldr	r3, [r7, #24]
 8003544:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	3301      	adds	r3, #1
 800354a:	61fb      	str	r3, [r7, #28]
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	2b0f      	cmp	r3, #15
 8003550:	f67f ae90 	bls.w	8003274 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003554:	bf00      	nop
 8003556:	bf00      	nop
 8003558:	3724      	adds	r7, #36	@ 0x24
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	40023800 	.word	0x40023800
 8003568:	40013800 	.word	0x40013800
 800356c:	40020000 	.word	0x40020000
 8003570:	40020400 	.word	0x40020400
 8003574:	40020800 	.word	0x40020800
 8003578:	40020c00 	.word	0x40020c00
 800357c:	40021000 	.word	0x40021000
 8003580:	40021400 	.word	0x40021400
 8003584:	40021800 	.word	0x40021800
 8003588:	40021c00 	.word	0x40021c00
 800358c:	40013c00 	.word	0x40013c00

08003590 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d101      	bne.n	80035a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e267      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d075      	beq.n	800369a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035ae:	4b88      	ldr	r3, [pc, #544]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f003 030c 	and.w	r3, r3, #12
 80035b6:	2b04      	cmp	r3, #4
 80035b8:	d00c      	beq.n	80035d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ba:	4b85      	ldr	r3, [pc, #532]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035c2:	2b08      	cmp	r3, #8
 80035c4:	d112      	bne.n	80035ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035c6:	4b82      	ldr	r3, [pc, #520]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035d2:	d10b      	bne.n	80035ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035d4:	4b7e      	ldr	r3, [pc, #504]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d05b      	beq.n	8003698 <HAL_RCC_OscConfig+0x108>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d157      	bne.n	8003698 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e242      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035f4:	d106      	bne.n	8003604 <HAL_RCC_OscConfig+0x74>
 80035f6:	4b76      	ldr	r3, [pc, #472]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a75      	ldr	r2, [pc, #468]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 80035fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003600:	6013      	str	r3, [r2, #0]
 8003602:	e01d      	b.n	8003640 <HAL_RCC_OscConfig+0xb0>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800360c:	d10c      	bne.n	8003628 <HAL_RCC_OscConfig+0x98>
 800360e:	4b70      	ldr	r3, [pc, #448]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a6f      	ldr	r2, [pc, #444]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 8003614:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003618:	6013      	str	r3, [r2, #0]
 800361a:	4b6d      	ldr	r3, [pc, #436]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a6c      	ldr	r2, [pc, #432]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 8003620:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003624:	6013      	str	r3, [r2, #0]
 8003626:	e00b      	b.n	8003640 <HAL_RCC_OscConfig+0xb0>
 8003628:	4b69      	ldr	r3, [pc, #420]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a68      	ldr	r2, [pc, #416]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 800362e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003632:	6013      	str	r3, [r2, #0]
 8003634:	4b66      	ldr	r3, [pc, #408]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a65      	ldr	r2, [pc, #404]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 800363a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800363e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d013      	beq.n	8003670 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003648:	f7ff fc56 	bl	8002ef8 <HAL_GetTick>
 800364c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800364e:	e008      	b.n	8003662 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003650:	f7ff fc52 	bl	8002ef8 <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	2b64      	cmp	r3, #100	@ 0x64
 800365c:	d901      	bls.n	8003662 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800365e:	2303      	movs	r3, #3
 8003660:	e207      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003662:	4b5b      	ldr	r3, [pc, #364]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d0f0      	beq.n	8003650 <HAL_RCC_OscConfig+0xc0>
 800366e:	e014      	b.n	800369a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003670:	f7ff fc42 	bl	8002ef8 <HAL_GetTick>
 8003674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003676:	e008      	b.n	800368a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003678:	f7ff fc3e 	bl	8002ef8 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	2b64      	cmp	r3, #100	@ 0x64
 8003684:	d901      	bls.n	800368a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003686:	2303      	movs	r3, #3
 8003688:	e1f3      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800368a:	4b51      	ldr	r3, [pc, #324]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1f0      	bne.n	8003678 <HAL_RCC_OscConfig+0xe8>
 8003696:	e000      	b.n	800369a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003698:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0302 	and.w	r3, r3, #2
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d063      	beq.n	800376e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036a6:	4b4a      	ldr	r3, [pc, #296]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	f003 030c 	and.w	r3, r3, #12
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d00b      	beq.n	80036ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036b2:	4b47      	ldr	r3, [pc, #284]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036ba:	2b08      	cmp	r3, #8
 80036bc:	d11c      	bne.n	80036f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036be:	4b44      	ldr	r3, [pc, #272]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d116      	bne.n	80036f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036ca:	4b41      	ldr	r3, [pc, #260]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0302 	and.w	r3, r3, #2
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d005      	beq.n	80036e2 <HAL_RCC_OscConfig+0x152>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d001      	beq.n	80036e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e1c7      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036e2:	4b3b      	ldr	r3, [pc, #236]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	00db      	lsls	r3, r3, #3
 80036f0:	4937      	ldr	r1, [pc, #220]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 80036f2:	4313      	orrs	r3, r2
 80036f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036f6:	e03a      	b.n	800376e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d020      	beq.n	8003742 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003700:	4b34      	ldr	r3, [pc, #208]	@ (80037d4 <HAL_RCC_OscConfig+0x244>)
 8003702:	2201      	movs	r2, #1
 8003704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003706:	f7ff fbf7 	bl	8002ef8 <HAL_GetTick>
 800370a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800370c:	e008      	b.n	8003720 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800370e:	f7ff fbf3 	bl	8002ef8 <HAL_GetTick>
 8003712:	4602      	mov	r2, r0
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	2b02      	cmp	r3, #2
 800371a:	d901      	bls.n	8003720 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e1a8      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003720:	4b2b      	ldr	r3, [pc, #172]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0302 	and.w	r3, r3, #2
 8003728:	2b00      	cmp	r3, #0
 800372a:	d0f0      	beq.n	800370e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800372c:	4b28      	ldr	r3, [pc, #160]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	691b      	ldr	r3, [r3, #16]
 8003738:	00db      	lsls	r3, r3, #3
 800373a:	4925      	ldr	r1, [pc, #148]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 800373c:	4313      	orrs	r3, r2
 800373e:	600b      	str	r3, [r1, #0]
 8003740:	e015      	b.n	800376e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003742:	4b24      	ldr	r3, [pc, #144]	@ (80037d4 <HAL_RCC_OscConfig+0x244>)
 8003744:	2200      	movs	r2, #0
 8003746:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003748:	f7ff fbd6 	bl	8002ef8 <HAL_GetTick>
 800374c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800374e:	e008      	b.n	8003762 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003750:	f7ff fbd2 	bl	8002ef8 <HAL_GetTick>
 8003754:	4602      	mov	r2, r0
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	2b02      	cmp	r3, #2
 800375c:	d901      	bls.n	8003762 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e187      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003762:	4b1b      	ldr	r3, [pc, #108]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0302 	and.w	r3, r3, #2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d1f0      	bne.n	8003750 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0308 	and.w	r3, r3, #8
 8003776:	2b00      	cmp	r3, #0
 8003778:	d036      	beq.n	80037e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	695b      	ldr	r3, [r3, #20]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d016      	beq.n	80037b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003782:	4b15      	ldr	r3, [pc, #84]	@ (80037d8 <HAL_RCC_OscConfig+0x248>)
 8003784:	2201      	movs	r2, #1
 8003786:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003788:	f7ff fbb6 	bl	8002ef8 <HAL_GetTick>
 800378c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800378e:	e008      	b.n	80037a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003790:	f7ff fbb2 	bl	8002ef8 <HAL_GetTick>
 8003794:	4602      	mov	r2, r0
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	2b02      	cmp	r3, #2
 800379c:	d901      	bls.n	80037a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e167      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037a2:	4b0b      	ldr	r3, [pc, #44]	@ (80037d0 <HAL_RCC_OscConfig+0x240>)
 80037a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037a6:	f003 0302 	and.w	r3, r3, #2
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d0f0      	beq.n	8003790 <HAL_RCC_OscConfig+0x200>
 80037ae:	e01b      	b.n	80037e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037b0:	4b09      	ldr	r3, [pc, #36]	@ (80037d8 <HAL_RCC_OscConfig+0x248>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037b6:	f7ff fb9f 	bl	8002ef8 <HAL_GetTick>
 80037ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037bc:	e00e      	b.n	80037dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037be:	f7ff fb9b 	bl	8002ef8 <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d907      	bls.n	80037dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80037cc:	2303      	movs	r3, #3
 80037ce:	e150      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
 80037d0:	40023800 	.word	0x40023800
 80037d4:	42470000 	.word	0x42470000
 80037d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037dc:	4b88      	ldr	r3, [pc, #544]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 80037de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037e0:	f003 0302 	and.w	r3, r3, #2
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d1ea      	bne.n	80037be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0304 	and.w	r3, r3, #4
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f000 8097 	beq.w	8003924 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037f6:	2300      	movs	r3, #0
 80037f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037fa:	4b81      	ldr	r3, [pc, #516]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 80037fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d10f      	bne.n	8003826 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003806:	2300      	movs	r3, #0
 8003808:	60bb      	str	r3, [r7, #8]
 800380a:	4b7d      	ldr	r3, [pc, #500]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 800380c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380e:	4a7c      	ldr	r2, [pc, #496]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 8003810:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003814:	6413      	str	r3, [r2, #64]	@ 0x40
 8003816:	4b7a      	ldr	r3, [pc, #488]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 8003818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800381e:	60bb      	str	r3, [r7, #8]
 8003820:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003822:	2301      	movs	r3, #1
 8003824:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003826:	4b77      	ldr	r3, [pc, #476]	@ (8003a04 <HAL_RCC_OscConfig+0x474>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800382e:	2b00      	cmp	r3, #0
 8003830:	d118      	bne.n	8003864 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003832:	4b74      	ldr	r3, [pc, #464]	@ (8003a04 <HAL_RCC_OscConfig+0x474>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a73      	ldr	r2, [pc, #460]	@ (8003a04 <HAL_RCC_OscConfig+0x474>)
 8003838:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800383c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800383e:	f7ff fb5b 	bl	8002ef8 <HAL_GetTick>
 8003842:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003844:	e008      	b.n	8003858 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003846:	f7ff fb57 	bl	8002ef8 <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	2b02      	cmp	r3, #2
 8003852:	d901      	bls.n	8003858 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e10c      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003858:	4b6a      	ldr	r3, [pc, #424]	@ (8003a04 <HAL_RCC_OscConfig+0x474>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003860:	2b00      	cmp	r3, #0
 8003862:	d0f0      	beq.n	8003846 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	2b01      	cmp	r3, #1
 800386a:	d106      	bne.n	800387a <HAL_RCC_OscConfig+0x2ea>
 800386c:	4b64      	ldr	r3, [pc, #400]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 800386e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003870:	4a63      	ldr	r2, [pc, #396]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 8003872:	f043 0301 	orr.w	r3, r3, #1
 8003876:	6713      	str	r3, [r2, #112]	@ 0x70
 8003878:	e01c      	b.n	80038b4 <HAL_RCC_OscConfig+0x324>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	2b05      	cmp	r3, #5
 8003880:	d10c      	bne.n	800389c <HAL_RCC_OscConfig+0x30c>
 8003882:	4b5f      	ldr	r3, [pc, #380]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 8003884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003886:	4a5e      	ldr	r2, [pc, #376]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 8003888:	f043 0304 	orr.w	r3, r3, #4
 800388c:	6713      	str	r3, [r2, #112]	@ 0x70
 800388e:	4b5c      	ldr	r3, [pc, #368]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 8003890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003892:	4a5b      	ldr	r2, [pc, #364]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 8003894:	f043 0301 	orr.w	r3, r3, #1
 8003898:	6713      	str	r3, [r2, #112]	@ 0x70
 800389a:	e00b      	b.n	80038b4 <HAL_RCC_OscConfig+0x324>
 800389c:	4b58      	ldr	r3, [pc, #352]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 800389e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038a0:	4a57      	ldr	r2, [pc, #348]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 80038a2:	f023 0301 	bic.w	r3, r3, #1
 80038a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80038a8:	4b55      	ldr	r3, [pc, #340]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 80038aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ac:	4a54      	ldr	r2, [pc, #336]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 80038ae:	f023 0304 	bic.w	r3, r3, #4
 80038b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d015      	beq.n	80038e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038bc:	f7ff fb1c 	bl	8002ef8 <HAL_GetTick>
 80038c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038c2:	e00a      	b.n	80038da <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038c4:	f7ff fb18 	bl	8002ef8 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e0cb      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038da:	4b49      	ldr	r3, [pc, #292]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 80038dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d0ee      	beq.n	80038c4 <HAL_RCC_OscConfig+0x334>
 80038e6:	e014      	b.n	8003912 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038e8:	f7ff fb06 	bl	8002ef8 <HAL_GetTick>
 80038ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038ee:	e00a      	b.n	8003906 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038f0:	f7ff fb02 	bl	8002ef8 <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038fe:	4293      	cmp	r3, r2
 8003900:	d901      	bls.n	8003906 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e0b5      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003906:	4b3e      	ldr	r3, [pc, #248]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 8003908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d1ee      	bne.n	80038f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003912:	7dfb      	ldrb	r3, [r7, #23]
 8003914:	2b01      	cmp	r3, #1
 8003916:	d105      	bne.n	8003924 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003918:	4b39      	ldr	r3, [pc, #228]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 800391a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800391c:	4a38      	ldr	r2, [pc, #224]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 800391e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003922:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	699b      	ldr	r3, [r3, #24]
 8003928:	2b00      	cmp	r3, #0
 800392a:	f000 80a1 	beq.w	8003a70 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800392e:	4b34      	ldr	r3, [pc, #208]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	f003 030c 	and.w	r3, r3, #12
 8003936:	2b08      	cmp	r3, #8
 8003938:	d05c      	beq.n	80039f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	2b02      	cmp	r3, #2
 8003940:	d141      	bne.n	80039c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003942:	4b31      	ldr	r3, [pc, #196]	@ (8003a08 <HAL_RCC_OscConfig+0x478>)
 8003944:	2200      	movs	r2, #0
 8003946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003948:	f7ff fad6 	bl	8002ef8 <HAL_GetTick>
 800394c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800394e:	e008      	b.n	8003962 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003950:	f7ff fad2 	bl	8002ef8 <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	2b02      	cmp	r3, #2
 800395c:	d901      	bls.n	8003962 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e087      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003962:	4b27      	ldr	r3, [pc, #156]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1f0      	bne.n	8003950 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	69da      	ldr	r2, [r3, #28]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a1b      	ldr	r3, [r3, #32]
 8003976:	431a      	orrs	r2, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397c:	019b      	lsls	r3, r3, #6
 800397e:	431a      	orrs	r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003984:	085b      	lsrs	r3, r3, #1
 8003986:	3b01      	subs	r3, #1
 8003988:	041b      	lsls	r3, r3, #16
 800398a:	431a      	orrs	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003990:	061b      	lsls	r3, r3, #24
 8003992:	491b      	ldr	r1, [pc, #108]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 8003994:	4313      	orrs	r3, r2
 8003996:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003998:	4b1b      	ldr	r3, [pc, #108]	@ (8003a08 <HAL_RCC_OscConfig+0x478>)
 800399a:	2201      	movs	r2, #1
 800399c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800399e:	f7ff faab 	bl	8002ef8 <HAL_GetTick>
 80039a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039a4:	e008      	b.n	80039b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039a6:	f7ff faa7 	bl	8002ef8 <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	2b02      	cmp	r3, #2
 80039b2:	d901      	bls.n	80039b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	e05c      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039b8:	4b11      	ldr	r3, [pc, #68]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d0f0      	beq.n	80039a6 <HAL_RCC_OscConfig+0x416>
 80039c4:	e054      	b.n	8003a70 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039c6:	4b10      	ldr	r3, [pc, #64]	@ (8003a08 <HAL_RCC_OscConfig+0x478>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039cc:	f7ff fa94 	bl	8002ef8 <HAL_GetTick>
 80039d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039d2:	e008      	b.n	80039e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039d4:	f7ff fa90 	bl	8002ef8 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d901      	bls.n	80039e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e045      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039e6:	4b06      	ldr	r3, [pc, #24]	@ (8003a00 <HAL_RCC_OscConfig+0x470>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1f0      	bne.n	80039d4 <HAL_RCC_OscConfig+0x444>
 80039f2:	e03d      	b.n	8003a70 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d107      	bne.n	8003a0c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e038      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
 8003a00:	40023800 	.word	0x40023800
 8003a04:	40007000 	.word	0x40007000
 8003a08:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003a7c <HAL_RCC_OscConfig+0x4ec>)
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	699b      	ldr	r3, [r3, #24]
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d028      	beq.n	8003a6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d121      	bne.n	8003a6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d11a      	bne.n	8003a6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a36:	68fa      	ldr	r2, [r7, #12]
 8003a38:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	687a      	ldr	r2, [r7, #4]
 8003a40:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a42:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d111      	bne.n	8003a6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a52:	085b      	lsrs	r3, r3, #1
 8003a54:	3b01      	subs	r3, #1
 8003a56:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d107      	bne.n	8003a6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a66:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d001      	beq.n	8003a70 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e000      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003a70:	2300      	movs	r3, #0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3718      	adds	r7, #24
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	40023800 	.word	0x40023800

08003a80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d101      	bne.n	8003a94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e0cc      	b.n	8003c2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a94:	4b68      	ldr	r3, [pc, #416]	@ (8003c38 <HAL_RCC_ClockConfig+0x1b8>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0307 	and.w	r3, r3, #7
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d90c      	bls.n	8003abc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aa2:	4b65      	ldr	r3, [pc, #404]	@ (8003c38 <HAL_RCC_ClockConfig+0x1b8>)
 8003aa4:	683a      	ldr	r2, [r7, #0]
 8003aa6:	b2d2      	uxtb	r2, r2
 8003aa8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aaa:	4b63      	ldr	r3, [pc, #396]	@ (8003c38 <HAL_RCC_ClockConfig+0x1b8>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0307 	and.w	r3, r3, #7
 8003ab2:	683a      	ldr	r2, [r7, #0]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d001      	beq.n	8003abc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e0b8      	b.n	8003c2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d020      	beq.n	8003b0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0304 	and.w	r3, r3, #4
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d005      	beq.n	8003ae0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ad4:	4b59      	ldr	r3, [pc, #356]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	4a58      	ldr	r2, [pc, #352]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003ada:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ade:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0308 	and.w	r3, r3, #8
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d005      	beq.n	8003af8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003aec:	4b53      	ldr	r3, [pc, #332]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	4a52      	ldr	r2, [pc, #328]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003af2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003af6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003af8:	4b50      	ldr	r3, [pc, #320]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	494d      	ldr	r1, [pc, #308]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0301 	and.w	r3, r3, #1
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d044      	beq.n	8003ba0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d107      	bne.n	8003b2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b1e:	4b47      	ldr	r3, [pc, #284]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d119      	bne.n	8003b5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e07f      	b.n	8003c2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d003      	beq.n	8003b3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b3a:	2b03      	cmp	r3, #3
 8003b3c:	d107      	bne.n	8003b4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b3e:	4b3f      	ldr	r3, [pc, #252]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d109      	bne.n	8003b5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e06f      	b.n	8003c2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b4e:	4b3b      	ldr	r3, [pc, #236]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0302 	and.w	r3, r3, #2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e067      	b.n	8003c2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b5e:	4b37      	ldr	r3, [pc, #220]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	f023 0203 	bic.w	r2, r3, #3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	4934      	ldr	r1, [pc, #208]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b70:	f7ff f9c2 	bl	8002ef8 <HAL_GetTick>
 8003b74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b76:	e00a      	b.n	8003b8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b78:	f7ff f9be 	bl	8002ef8 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d901      	bls.n	8003b8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e04f      	b.n	8003c2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b8e:	4b2b      	ldr	r3, [pc, #172]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f003 020c 	and.w	r2, r3, #12
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d1eb      	bne.n	8003b78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ba0:	4b25      	ldr	r3, [pc, #148]	@ (8003c38 <HAL_RCC_ClockConfig+0x1b8>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0307 	and.w	r3, r3, #7
 8003ba8:	683a      	ldr	r2, [r7, #0]
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d20c      	bcs.n	8003bc8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bae:	4b22      	ldr	r3, [pc, #136]	@ (8003c38 <HAL_RCC_ClockConfig+0x1b8>)
 8003bb0:	683a      	ldr	r2, [r7, #0]
 8003bb2:	b2d2      	uxtb	r2, r2
 8003bb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bb6:	4b20      	ldr	r3, [pc, #128]	@ (8003c38 <HAL_RCC_ClockConfig+0x1b8>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0307 	and.w	r3, r3, #7
 8003bbe:	683a      	ldr	r2, [r7, #0]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d001      	beq.n	8003bc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e032      	b.n	8003c2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0304 	and.w	r3, r3, #4
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d008      	beq.n	8003be6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bd4:	4b19      	ldr	r3, [pc, #100]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	4916      	ldr	r1, [pc, #88]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0308 	and.w	r3, r3, #8
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d009      	beq.n	8003c06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bf2:	4b12      	ldr	r3, [pc, #72]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	00db      	lsls	r3, r3, #3
 8003c00:	490e      	ldr	r1, [pc, #56]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c06:	f000 f821 	bl	8003c4c <HAL_RCC_GetSysClockFreq>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c3c <HAL_RCC_ClockConfig+0x1bc>)
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	091b      	lsrs	r3, r3, #4
 8003c12:	f003 030f 	and.w	r3, r3, #15
 8003c16:	490a      	ldr	r1, [pc, #40]	@ (8003c40 <HAL_RCC_ClockConfig+0x1c0>)
 8003c18:	5ccb      	ldrb	r3, [r1, r3]
 8003c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c1e:	4a09      	ldr	r2, [pc, #36]	@ (8003c44 <HAL_RCC_ClockConfig+0x1c4>)
 8003c20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003c22:	4b09      	ldr	r3, [pc, #36]	@ (8003c48 <HAL_RCC_ClockConfig+0x1c8>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f7ff f922 	bl	8002e70 <HAL_InitTick>

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	40023c00 	.word	0x40023c00
 8003c3c:	40023800 	.word	0x40023800
 8003c40:	0800b310 	.word	0x0800b310
 8003c44:	20000024 	.word	0x20000024
 8003c48:	20000028 	.word	0x20000028

08003c4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c50:	b094      	sub	sp, #80	@ 0x50
 8003c52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003c54:	2300      	movs	r3, #0
 8003c56:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c58:	2300      	movs	r3, #0
 8003c5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003c60:	2300      	movs	r3, #0
 8003c62:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c64:	4b79      	ldr	r3, [pc, #484]	@ (8003e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f003 030c 	and.w	r3, r3, #12
 8003c6c:	2b08      	cmp	r3, #8
 8003c6e:	d00d      	beq.n	8003c8c <HAL_RCC_GetSysClockFreq+0x40>
 8003c70:	2b08      	cmp	r3, #8
 8003c72:	f200 80e1 	bhi.w	8003e38 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d002      	beq.n	8003c80 <HAL_RCC_GetSysClockFreq+0x34>
 8003c7a:	2b04      	cmp	r3, #4
 8003c7c:	d003      	beq.n	8003c86 <HAL_RCC_GetSysClockFreq+0x3a>
 8003c7e:	e0db      	b.n	8003e38 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c80:	4b73      	ldr	r3, [pc, #460]	@ (8003e50 <HAL_RCC_GetSysClockFreq+0x204>)
 8003c82:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003c84:	e0db      	b.n	8003e3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c86:	4b73      	ldr	r3, [pc, #460]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x208>)
 8003c88:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c8a:	e0d8      	b.n	8003e3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c8c:	4b6f      	ldr	r3, [pc, #444]	@ (8003e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c94:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c96:	4b6d      	ldr	r3, [pc, #436]	@ (8003e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d063      	beq.n	8003d6a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ca2:	4b6a      	ldr	r3, [pc, #424]	@ (8003e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	099b      	lsrs	r3, r3, #6
 8003ca8:	2200      	movs	r2, #0
 8003caa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003cac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003cae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003cbe:	4622      	mov	r2, r4
 8003cc0:	462b      	mov	r3, r5
 8003cc2:	f04f 0000 	mov.w	r0, #0
 8003cc6:	f04f 0100 	mov.w	r1, #0
 8003cca:	0159      	lsls	r1, r3, #5
 8003ccc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cd0:	0150      	lsls	r0, r2, #5
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	4621      	mov	r1, r4
 8003cd8:	1a51      	subs	r1, r2, r1
 8003cda:	6139      	str	r1, [r7, #16]
 8003cdc:	4629      	mov	r1, r5
 8003cde:	eb63 0301 	sbc.w	r3, r3, r1
 8003ce2:	617b      	str	r3, [r7, #20]
 8003ce4:	f04f 0200 	mov.w	r2, #0
 8003ce8:	f04f 0300 	mov.w	r3, #0
 8003cec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003cf0:	4659      	mov	r1, fp
 8003cf2:	018b      	lsls	r3, r1, #6
 8003cf4:	4651      	mov	r1, sl
 8003cf6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003cfa:	4651      	mov	r1, sl
 8003cfc:	018a      	lsls	r2, r1, #6
 8003cfe:	4651      	mov	r1, sl
 8003d00:	ebb2 0801 	subs.w	r8, r2, r1
 8003d04:	4659      	mov	r1, fp
 8003d06:	eb63 0901 	sbc.w	r9, r3, r1
 8003d0a:	f04f 0200 	mov.w	r2, #0
 8003d0e:	f04f 0300 	mov.w	r3, #0
 8003d12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d1e:	4690      	mov	r8, r2
 8003d20:	4699      	mov	r9, r3
 8003d22:	4623      	mov	r3, r4
 8003d24:	eb18 0303 	adds.w	r3, r8, r3
 8003d28:	60bb      	str	r3, [r7, #8]
 8003d2a:	462b      	mov	r3, r5
 8003d2c:	eb49 0303 	adc.w	r3, r9, r3
 8003d30:	60fb      	str	r3, [r7, #12]
 8003d32:	f04f 0200 	mov.w	r2, #0
 8003d36:	f04f 0300 	mov.w	r3, #0
 8003d3a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003d3e:	4629      	mov	r1, r5
 8003d40:	024b      	lsls	r3, r1, #9
 8003d42:	4621      	mov	r1, r4
 8003d44:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d48:	4621      	mov	r1, r4
 8003d4a:	024a      	lsls	r2, r1, #9
 8003d4c:	4610      	mov	r0, r2
 8003d4e:	4619      	mov	r1, r3
 8003d50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d52:	2200      	movs	r2, #0
 8003d54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003d5c:	f7fc ff94 	bl	8000c88 <__aeabi_uldivmod>
 8003d60:	4602      	mov	r2, r0
 8003d62:	460b      	mov	r3, r1
 8003d64:	4613      	mov	r3, r2
 8003d66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d68:	e058      	b.n	8003e1c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d6a:	4b38      	ldr	r3, [pc, #224]	@ (8003e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	099b      	lsrs	r3, r3, #6
 8003d70:	2200      	movs	r2, #0
 8003d72:	4618      	mov	r0, r3
 8003d74:	4611      	mov	r1, r2
 8003d76:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d7a:	623b      	str	r3, [r7, #32]
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003d84:	4642      	mov	r2, r8
 8003d86:	464b      	mov	r3, r9
 8003d88:	f04f 0000 	mov.w	r0, #0
 8003d8c:	f04f 0100 	mov.w	r1, #0
 8003d90:	0159      	lsls	r1, r3, #5
 8003d92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d96:	0150      	lsls	r0, r2, #5
 8003d98:	4602      	mov	r2, r0
 8003d9a:	460b      	mov	r3, r1
 8003d9c:	4641      	mov	r1, r8
 8003d9e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003da2:	4649      	mov	r1, r9
 8003da4:	eb63 0b01 	sbc.w	fp, r3, r1
 8003da8:	f04f 0200 	mov.w	r2, #0
 8003dac:	f04f 0300 	mov.w	r3, #0
 8003db0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003db4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003db8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003dbc:	ebb2 040a 	subs.w	r4, r2, sl
 8003dc0:	eb63 050b 	sbc.w	r5, r3, fp
 8003dc4:	f04f 0200 	mov.w	r2, #0
 8003dc8:	f04f 0300 	mov.w	r3, #0
 8003dcc:	00eb      	lsls	r3, r5, #3
 8003dce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003dd2:	00e2      	lsls	r2, r4, #3
 8003dd4:	4614      	mov	r4, r2
 8003dd6:	461d      	mov	r5, r3
 8003dd8:	4643      	mov	r3, r8
 8003dda:	18e3      	adds	r3, r4, r3
 8003ddc:	603b      	str	r3, [r7, #0]
 8003dde:	464b      	mov	r3, r9
 8003de0:	eb45 0303 	adc.w	r3, r5, r3
 8003de4:	607b      	str	r3, [r7, #4]
 8003de6:	f04f 0200 	mov.w	r2, #0
 8003dea:	f04f 0300 	mov.w	r3, #0
 8003dee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003df2:	4629      	mov	r1, r5
 8003df4:	028b      	lsls	r3, r1, #10
 8003df6:	4621      	mov	r1, r4
 8003df8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003dfc:	4621      	mov	r1, r4
 8003dfe:	028a      	lsls	r2, r1, #10
 8003e00:	4610      	mov	r0, r2
 8003e02:	4619      	mov	r1, r3
 8003e04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e06:	2200      	movs	r2, #0
 8003e08:	61bb      	str	r3, [r7, #24]
 8003e0a:	61fa      	str	r2, [r7, #28]
 8003e0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e10:	f7fc ff3a 	bl	8000c88 <__aeabi_uldivmod>
 8003e14:	4602      	mov	r2, r0
 8003e16:	460b      	mov	r3, r1
 8003e18:	4613      	mov	r3, r2
 8003e1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	0c1b      	lsrs	r3, r3, #16
 8003e22:	f003 0303 	and.w	r3, r3, #3
 8003e26:	3301      	adds	r3, #1
 8003e28:	005b      	lsls	r3, r3, #1
 8003e2a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003e2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003e2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e34:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e36:	e002      	b.n	8003e3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e38:	4b05      	ldr	r3, [pc, #20]	@ (8003e50 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e3a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3750      	adds	r7, #80	@ 0x50
 8003e44:	46bd      	mov	sp, r7
 8003e46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e4a:	bf00      	nop
 8003e4c:	40023800 	.word	0x40023800
 8003e50:	00f42400 	.word	0x00f42400
 8003e54:	007a1200 	.word	0x007a1200

08003e58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e5c:	4b03      	ldr	r3, [pc, #12]	@ (8003e6c <HAL_RCC_GetHCLKFreq+0x14>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	20000024 	.word	0x20000024

08003e70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003e74:	f7ff fff0 	bl	8003e58 <HAL_RCC_GetHCLKFreq>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	4b05      	ldr	r3, [pc, #20]	@ (8003e90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	0a9b      	lsrs	r3, r3, #10
 8003e80:	f003 0307 	and.w	r3, r3, #7
 8003e84:	4903      	ldr	r1, [pc, #12]	@ (8003e94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e86:	5ccb      	ldrb	r3, [r1, r3]
 8003e88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	bd80      	pop	{r7, pc}
 8003e90:	40023800 	.word	0x40023800
 8003e94:	0800b320 	.word	0x0800b320

08003e98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003e9c:	f7ff ffdc 	bl	8003e58 <HAL_RCC_GetHCLKFreq>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	4b05      	ldr	r3, [pc, #20]	@ (8003eb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	0b5b      	lsrs	r3, r3, #13
 8003ea8:	f003 0307 	and.w	r3, r3, #7
 8003eac:	4903      	ldr	r1, [pc, #12]	@ (8003ebc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003eae:	5ccb      	ldrb	r3, [r1, r3]
 8003eb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	40023800 	.word	0x40023800
 8003ebc:	0800b320 	.word	0x0800b320

08003ec0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e041      	b.n	8003f56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d106      	bne.n	8003eec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f7fe fe12 	bl	8002b10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2202      	movs	r2, #2
 8003ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3304      	adds	r3, #4
 8003efc:	4619      	mov	r1, r3
 8003efe:	4610      	mov	r0, r2
 8003f00:	f000 fcc4 	bl	800488c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3708      	adds	r7, #8
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
	...

08003f60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d001      	beq.n	8003f78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e04e      	b.n	8004016 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68da      	ldr	r2, [r3, #12]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f042 0201 	orr.w	r2, r2, #1
 8003f8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a23      	ldr	r2, [pc, #140]	@ (8004024 <HAL_TIM_Base_Start_IT+0xc4>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d022      	beq.n	8003fe0 <HAL_TIM_Base_Start_IT+0x80>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fa2:	d01d      	beq.n	8003fe0 <HAL_TIM_Base_Start_IT+0x80>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a1f      	ldr	r2, [pc, #124]	@ (8004028 <HAL_TIM_Base_Start_IT+0xc8>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d018      	beq.n	8003fe0 <HAL_TIM_Base_Start_IT+0x80>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a1e      	ldr	r2, [pc, #120]	@ (800402c <HAL_TIM_Base_Start_IT+0xcc>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d013      	beq.n	8003fe0 <HAL_TIM_Base_Start_IT+0x80>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a1c      	ldr	r2, [pc, #112]	@ (8004030 <HAL_TIM_Base_Start_IT+0xd0>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d00e      	beq.n	8003fe0 <HAL_TIM_Base_Start_IT+0x80>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a1b      	ldr	r2, [pc, #108]	@ (8004034 <HAL_TIM_Base_Start_IT+0xd4>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d009      	beq.n	8003fe0 <HAL_TIM_Base_Start_IT+0x80>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a19      	ldr	r2, [pc, #100]	@ (8004038 <HAL_TIM_Base_Start_IT+0xd8>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d004      	beq.n	8003fe0 <HAL_TIM_Base_Start_IT+0x80>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a18      	ldr	r2, [pc, #96]	@ (800403c <HAL_TIM_Base_Start_IT+0xdc>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d111      	bne.n	8004004 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f003 0307 	and.w	r3, r3, #7
 8003fea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2b06      	cmp	r3, #6
 8003ff0:	d010      	beq.n	8004014 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f042 0201 	orr.w	r2, r2, #1
 8004000:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004002:	e007      	b.n	8004014 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f042 0201 	orr.w	r2, r2, #1
 8004012:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004014:	2300      	movs	r3, #0
}
 8004016:	4618      	mov	r0, r3
 8004018:	3714      	adds	r7, #20
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	40010000 	.word	0x40010000
 8004028:	40000400 	.word	0x40000400
 800402c:	40000800 	.word	0x40000800
 8004030:	40000c00 	.word	0x40000c00
 8004034:	40010400 	.word	0x40010400
 8004038:	40014000 	.word	0x40014000
 800403c:	40001800 	.word	0x40001800

08004040 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d101      	bne.n	8004052 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e041      	b.n	80040d6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b00      	cmp	r3, #0
 800405c:	d106      	bne.n	800406c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f7fe fd14 	bl	8002a94 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2202      	movs	r2, #2
 8004070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	3304      	adds	r3, #4
 800407c:	4619      	mov	r1, r3
 800407e:	4610      	mov	r0, r2
 8004080:	f000 fc04 	bl	800488c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3708      	adds	r7, #8
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
	...

080040e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d109      	bne.n	8004104 <HAL_TIM_PWM_Start+0x24>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	bf14      	ite	ne
 80040fc:	2301      	movne	r3, #1
 80040fe:	2300      	moveq	r3, #0
 8004100:	b2db      	uxtb	r3, r3
 8004102:	e022      	b.n	800414a <HAL_TIM_PWM_Start+0x6a>
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	2b04      	cmp	r3, #4
 8004108:	d109      	bne.n	800411e <HAL_TIM_PWM_Start+0x3e>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b01      	cmp	r3, #1
 8004114:	bf14      	ite	ne
 8004116:	2301      	movne	r3, #1
 8004118:	2300      	moveq	r3, #0
 800411a:	b2db      	uxtb	r3, r3
 800411c:	e015      	b.n	800414a <HAL_TIM_PWM_Start+0x6a>
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	2b08      	cmp	r3, #8
 8004122:	d109      	bne.n	8004138 <HAL_TIM_PWM_Start+0x58>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800412a:	b2db      	uxtb	r3, r3
 800412c:	2b01      	cmp	r3, #1
 800412e:	bf14      	ite	ne
 8004130:	2301      	movne	r3, #1
 8004132:	2300      	moveq	r3, #0
 8004134:	b2db      	uxtb	r3, r3
 8004136:	e008      	b.n	800414a <HAL_TIM_PWM_Start+0x6a>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800413e:	b2db      	uxtb	r3, r3
 8004140:	2b01      	cmp	r3, #1
 8004142:	bf14      	ite	ne
 8004144:	2301      	movne	r3, #1
 8004146:	2300      	moveq	r3, #0
 8004148:	b2db      	uxtb	r3, r3
 800414a:	2b00      	cmp	r3, #0
 800414c:	d001      	beq.n	8004152 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e07c      	b.n	800424c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d104      	bne.n	8004162 <HAL_TIM_PWM_Start+0x82>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2202      	movs	r2, #2
 800415c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004160:	e013      	b.n	800418a <HAL_TIM_PWM_Start+0xaa>
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	2b04      	cmp	r3, #4
 8004166:	d104      	bne.n	8004172 <HAL_TIM_PWM_Start+0x92>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2202      	movs	r2, #2
 800416c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004170:	e00b      	b.n	800418a <HAL_TIM_PWM_Start+0xaa>
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	2b08      	cmp	r3, #8
 8004176:	d104      	bne.n	8004182 <HAL_TIM_PWM_Start+0xa2>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2202      	movs	r2, #2
 800417c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004180:	e003      	b.n	800418a <HAL_TIM_PWM_Start+0xaa>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2202      	movs	r2, #2
 8004186:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2201      	movs	r2, #1
 8004190:	6839      	ldr	r1, [r7, #0]
 8004192:	4618      	mov	r0, r3
 8004194:	f000 fdd6 	bl	8004d44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a2d      	ldr	r2, [pc, #180]	@ (8004254 <HAL_TIM_PWM_Start+0x174>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d004      	beq.n	80041ac <HAL_TIM_PWM_Start+0xcc>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a2c      	ldr	r2, [pc, #176]	@ (8004258 <HAL_TIM_PWM_Start+0x178>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d101      	bne.n	80041b0 <HAL_TIM_PWM_Start+0xd0>
 80041ac:	2301      	movs	r3, #1
 80041ae:	e000      	b.n	80041b2 <HAL_TIM_PWM_Start+0xd2>
 80041b0:	2300      	movs	r3, #0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d007      	beq.n	80041c6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80041c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a22      	ldr	r2, [pc, #136]	@ (8004254 <HAL_TIM_PWM_Start+0x174>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d022      	beq.n	8004216 <HAL_TIM_PWM_Start+0x136>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041d8:	d01d      	beq.n	8004216 <HAL_TIM_PWM_Start+0x136>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a1f      	ldr	r2, [pc, #124]	@ (800425c <HAL_TIM_PWM_Start+0x17c>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d018      	beq.n	8004216 <HAL_TIM_PWM_Start+0x136>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004260 <HAL_TIM_PWM_Start+0x180>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d013      	beq.n	8004216 <HAL_TIM_PWM_Start+0x136>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a1c      	ldr	r2, [pc, #112]	@ (8004264 <HAL_TIM_PWM_Start+0x184>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d00e      	beq.n	8004216 <HAL_TIM_PWM_Start+0x136>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a16      	ldr	r2, [pc, #88]	@ (8004258 <HAL_TIM_PWM_Start+0x178>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d009      	beq.n	8004216 <HAL_TIM_PWM_Start+0x136>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a18      	ldr	r2, [pc, #96]	@ (8004268 <HAL_TIM_PWM_Start+0x188>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d004      	beq.n	8004216 <HAL_TIM_PWM_Start+0x136>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a16      	ldr	r2, [pc, #88]	@ (800426c <HAL_TIM_PWM_Start+0x18c>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d111      	bne.n	800423a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	f003 0307 	and.w	r3, r3, #7
 8004220:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2b06      	cmp	r3, #6
 8004226:	d010      	beq.n	800424a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f042 0201 	orr.w	r2, r2, #1
 8004236:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004238:	e007      	b.n	800424a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f042 0201 	orr.w	r2, r2, #1
 8004248:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3710      	adds	r7, #16
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	40010000 	.word	0x40010000
 8004258:	40010400 	.word	0x40010400
 800425c:	40000400 	.word	0x40000400
 8004260:	40000800 	.word	0x40000800
 8004264:	40000c00 	.word	0x40000c00
 8004268:	40014000 	.word	0x40014000
 800426c:	40001800 	.word	0x40001800

08004270 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b086      	sub	sp, #24
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d101      	bne.n	8004284 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e097      	b.n	80043b4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800428a:	b2db      	uxtb	r3, r3
 800428c:	2b00      	cmp	r3, #0
 800428e:	d106      	bne.n	800429e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	f7fe faf7 	bl	800288c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2202      	movs	r2, #2
 80042a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	6812      	ldr	r2, [r2, #0]
 80042b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80042b4:	f023 0307 	bic.w	r3, r3, #7
 80042b8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	3304      	adds	r3, #4
 80042c2:	4619      	mov	r1, r3
 80042c4:	4610      	mov	r0, r2
 80042c6:	f000 fae1 	bl	800488c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	699b      	ldr	r3, [r3, #24]
 80042d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	6a1b      	ldr	r3, [r3, #32]
 80042e0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	697a      	ldr	r2, [r7, #20]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042f2:	f023 0303 	bic.w	r3, r3, #3
 80042f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	689a      	ldr	r2, [r3, #8]
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	699b      	ldr	r3, [r3, #24]
 8004300:	021b      	lsls	r3, r3, #8
 8004302:	4313      	orrs	r3, r2
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	4313      	orrs	r3, r2
 8004308:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004310:	f023 030c 	bic.w	r3, r3, #12
 8004314:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800431c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004320:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	68da      	ldr	r2, [r3, #12]
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	69db      	ldr	r3, [r3, #28]
 800432a:	021b      	lsls	r3, r3, #8
 800432c:	4313      	orrs	r3, r2
 800432e:	693a      	ldr	r2, [r7, #16]
 8004330:	4313      	orrs	r3, r2
 8004332:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	691b      	ldr	r3, [r3, #16]
 8004338:	011a      	lsls	r2, r3, #4
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	031b      	lsls	r3, r3, #12
 8004340:	4313      	orrs	r3, r2
 8004342:	693a      	ldr	r2, [r7, #16]
 8004344:	4313      	orrs	r3, r2
 8004346:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800434e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004356:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	685a      	ldr	r2, [r3, #4]
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	695b      	ldr	r3, [r3, #20]
 8004360:	011b      	lsls	r3, r3, #4
 8004362:	4313      	orrs	r3, r2
 8004364:	68fa      	ldr	r2, [r7, #12]
 8004366:	4313      	orrs	r3, r2
 8004368:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	697a      	ldr	r2, [r7, #20]
 8004370:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	693a      	ldr	r2, [r7, #16]
 8004378:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	68fa      	ldr	r2, [r7, #12]
 8004380:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2201      	movs	r2, #1
 8004386:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2201      	movs	r2, #1
 800438e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2201      	movs	r2, #1
 8004396:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2201      	movs	r2, #1
 800439e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2201      	movs	r2, #1
 80043a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3718      	adds	r7, #24
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043cc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80043d4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80043dc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80043e4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d110      	bne.n	800440e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80043ec:	7bfb      	ldrb	r3, [r7, #15]
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d102      	bne.n	80043f8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80043f2:	7b7b      	ldrb	r3, [r7, #13]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d001      	beq.n	80043fc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e069      	b.n	80044d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2202      	movs	r2, #2
 8004400:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2202      	movs	r2, #2
 8004408:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800440c:	e031      	b.n	8004472 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	2b04      	cmp	r3, #4
 8004412:	d110      	bne.n	8004436 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004414:	7bbb      	ldrb	r3, [r7, #14]
 8004416:	2b01      	cmp	r3, #1
 8004418:	d102      	bne.n	8004420 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800441a:	7b3b      	ldrb	r3, [r7, #12]
 800441c:	2b01      	cmp	r3, #1
 800441e:	d001      	beq.n	8004424 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e055      	b.n	80044d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2202      	movs	r2, #2
 8004428:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2202      	movs	r2, #2
 8004430:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004434:	e01d      	b.n	8004472 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004436:	7bfb      	ldrb	r3, [r7, #15]
 8004438:	2b01      	cmp	r3, #1
 800443a:	d108      	bne.n	800444e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800443c:	7bbb      	ldrb	r3, [r7, #14]
 800443e:	2b01      	cmp	r3, #1
 8004440:	d105      	bne.n	800444e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004442:	7b7b      	ldrb	r3, [r7, #13]
 8004444:	2b01      	cmp	r3, #1
 8004446:	d102      	bne.n	800444e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004448:	7b3b      	ldrb	r3, [r7, #12]
 800444a:	2b01      	cmp	r3, #1
 800444c:	d001      	beq.n	8004452 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e03e      	b.n	80044d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2202      	movs	r2, #2
 8004456:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2202      	movs	r2, #2
 800445e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2202      	movs	r2, #2
 8004466:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2202      	movs	r2, #2
 800446e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d003      	beq.n	8004480 <HAL_TIM_Encoder_Start+0xc4>
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	2b04      	cmp	r3, #4
 800447c:	d008      	beq.n	8004490 <HAL_TIM_Encoder_Start+0xd4>
 800447e:	e00f      	b.n	80044a0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2201      	movs	r2, #1
 8004486:	2100      	movs	r1, #0
 8004488:	4618      	mov	r0, r3
 800448a:	f000 fc5b 	bl	8004d44 <TIM_CCxChannelCmd>
      break;
 800448e:	e016      	b.n	80044be <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2201      	movs	r2, #1
 8004496:	2104      	movs	r1, #4
 8004498:	4618      	mov	r0, r3
 800449a:	f000 fc53 	bl	8004d44 <TIM_CCxChannelCmd>
      break;
 800449e:	e00e      	b.n	80044be <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2201      	movs	r2, #1
 80044a6:	2100      	movs	r1, #0
 80044a8:	4618      	mov	r0, r3
 80044aa:	f000 fc4b 	bl	8004d44 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2201      	movs	r2, #1
 80044b4:	2104      	movs	r1, #4
 80044b6:	4618      	mov	r0, r3
 80044b8:	f000 fc44 	bl	8004d44 <TIM_CCxChannelCmd>
      break;
 80044bc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f042 0201 	orr.w	r2, r2, #1
 80044cc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3710      	adds	r7, #16
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b084      	sub	sp, #16
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d020      	beq.n	800453c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d01b      	beq.n	800453c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f06f 0202 	mvn.w	r2, #2
 800450c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2201      	movs	r2, #1
 8004512:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	f003 0303 	and.w	r3, r3, #3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d003      	beq.n	800452a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f000 f994 	bl	8004850 <HAL_TIM_IC_CaptureCallback>
 8004528:	e005      	b.n	8004536 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 f986 	bl	800483c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 f997 	bl	8004864 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	f003 0304 	and.w	r3, r3, #4
 8004542:	2b00      	cmp	r3, #0
 8004544:	d020      	beq.n	8004588 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f003 0304 	and.w	r3, r3, #4
 800454c:	2b00      	cmp	r3, #0
 800454e:	d01b      	beq.n	8004588 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f06f 0204 	mvn.w	r2, #4
 8004558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2202      	movs	r2, #2
 800455e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800456a:	2b00      	cmp	r3, #0
 800456c:	d003      	beq.n	8004576 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 f96e 	bl	8004850 <HAL_TIM_IC_CaptureCallback>
 8004574:	e005      	b.n	8004582 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 f960 	bl	800483c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f000 f971 	bl	8004864 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	2b00      	cmp	r3, #0
 8004590:	d020      	beq.n	80045d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f003 0308 	and.w	r3, r3, #8
 8004598:	2b00      	cmp	r3, #0
 800459a:	d01b      	beq.n	80045d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f06f 0208 	mvn.w	r2, #8
 80045a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2204      	movs	r2, #4
 80045aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	69db      	ldr	r3, [r3, #28]
 80045b2:	f003 0303 	and.w	r3, r3, #3
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d003      	beq.n	80045c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f000 f948 	bl	8004850 <HAL_TIM_IC_CaptureCallback>
 80045c0:	e005      	b.n	80045ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f000 f93a 	bl	800483c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	f000 f94b 	bl	8004864 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	f003 0310 	and.w	r3, r3, #16
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d020      	beq.n	8004620 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f003 0310 	and.w	r3, r3, #16
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d01b      	beq.n	8004620 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f06f 0210 	mvn.w	r2, #16
 80045f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2208      	movs	r2, #8
 80045f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004602:	2b00      	cmp	r3, #0
 8004604:	d003      	beq.n	800460e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 f922 	bl	8004850 <HAL_TIM_IC_CaptureCallback>
 800460c:	e005      	b.n	800461a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f000 f914 	bl	800483c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f000 f925 	bl	8004864 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00c      	beq.n	8004644 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f003 0301 	and.w	r3, r3, #1
 8004630:	2b00      	cmp	r3, #0
 8004632:	d007      	beq.n	8004644 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f06f 0201 	mvn.w	r2, #1
 800463c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f7fc ff10 	bl	8001464 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00c      	beq.n	8004668 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004654:	2b00      	cmp	r3, #0
 8004656:	d007      	beq.n	8004668 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 fc6c 	bl	8004f40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800466e:	2b00      	cmp	r3, #0
 8004670:	d00c      	beq.n	800468c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004678:	2b00      	cmp	r3, #0
 800467a:	d007      	beq.n	800468c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 f8f6 	bl	8004878 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	f003 0320 	and.w	r3, r3, #32
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00c      	beq.n	80046b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	f003 0320 	and.w	r3, r3, #32
 800469c:	2b00      	cmp	r3, #0
 800469e:	d007      	beq.n	80046b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f06f 0220 	mvn.w	r2, #32
 80046a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 fc3e 	bl	8004f2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046b0:	bf00      	nop
 80046b2:	3710      	adds	r7, #16
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b086      	sub	sp, #24
 80046bc:	af00      	add	r7, sp, #0
 80046be:	60f8      	str	r0, [r7, #12]
 80046c0:	60b9      	str	r1, [r7, #8]
 80046c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046c4:	2300      	movs	r3, #0
 80046c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d101      	bne.n	80046d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80046d2:	2302      	movs	r3, #2
 80046d4:	e0ae      	b.n	8004834 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b0c      	cmp	r3, #12
 80046e2:	f200 809f 	bhi.w	8004824 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80046e6:	a201      	add	r2, pc, #4	@ (adr r2, 80046ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 80046e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ec:	08004721 	.word	0x08004721
 80046f0:	08004825 	.word	0x08004825
 80046f4:	08004825 	.word	0x08004825
 80046f8:	08004825 	.word	0x08004825
 80046fc:	08004761 	.word	0x08004761
 8004700:	08004825 	.word	0x08004825
 8004704:	08004825 	.word	0x08004825
 8004708:	08004825 	.word	0x08004825
 800470c:	080047a3 	.word	0x080047a3
 8004710:	08004825 	.word	0x08004825
 8004714:	08004825 	.word	0x08004825
 8004718:	08004825 	.word	0x08004825
 800471c:	080047e3 	.word	0x080047e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	68b9      	ldr	r1, [r7, #8]
 8004726:	4618      	mov	r0, r3
 8004728:	f000 f95c 	bl	80049e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	699a      	ldr	r2, [r3, #24]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f042 0208 	orr.w	r2, r2, #8
 800473a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	699a      	ldr	r2, [r3, #24]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f022 0204 	bic.w	r2, r2, #4
 800474a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	6999      	ldr	r1, [r3, #24]
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	691a      	ldr	r2, [r3, #16]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	430a      	orrs	r2, r1
 800475c:	619a      	str	r2, [r3, #24]
      break;
 800475e:	e064      	b.n	800482a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68b9      	ldr	r1, [r7, #8]
 8004766:	4618      	mov	r0, r3
 8004768:	f000 f9ac 	bl	8004ac4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	699a      	ldr	r2, [r3, #24]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800477a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	699a      	ldr	r2, [r3, #24]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800478a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	6999      	ldr	r1, [r3, #24]
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	691b      	ldr	r3, [r3, #16]
 8004796:	021a      	lsls	r2, r3, #8
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	430a      	orrs	r2, r1
 800479e:	619a      	str	r2, [r3, #24]
      break;
 80047a0:	e043      	b.n	800482a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68b9      	ldr	r1, [r7, #8]
 80047a8:	4618      	mov	r0, r3
 80047aa:	f000 fa01 	bl	8004bb0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	69da      	ldr	r2, [r3, #28]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f042 0208 	orr.w	r2, r2, #8
 80047bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	69da      	ldr	r2, [r3, #28]
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f022 0204 	bic.w	r2, r2, #4
 80047cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	69d9      	ldr	r1, [r3, #28]
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	691a      	ldr	r2, [r3, #16]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	430a      	orrs	r2, r1
 80047de:	61da      	str	r2, [r3, #28]
      break;
 80047e0:	e023      	b.n	800482a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	68b9      	ldr	r1, [r7, #8]
 80047e8:	4618      	mov	r0, r3
 80047ea:	f000 fa55 	bl	8004c98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	69da      	ldr	r2, [r3, #28]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	69da      	ldr	r2, [r3, #28]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800480c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	69d9      	ldr	r1, [r3, #28]
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	691b      	ldr	r3, [r3, #16]
 8004818:	021a      	lsls	r2, r3, #8
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	430a      	orrs	r2, r1
 8004820:	61da      	str	r2, [r3, #28]
      break;
 8004822:	e002      	b.n	800482a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	75fb      	strb	r3, [r7, #23]
      break;
 8004828:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004832:	7dfb      	ldrb	r3, [r7, #23]
}
 8004834:	4618      	mov	r0, r3
 8004836:	3718      	adds	r7, #24
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004844:	bf00      	nop
 8004846:	370c      	adds	r7, #12
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004858:	bf00      	nop
 800485a:	370c      	adds	r7, #12
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr

08004864 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004864:	b480      	push	{r7}
 8004866:	b083      	sub	sp, #12
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800486c:	bf00      	nop
 800486e:	370c      	adds	r7, #12
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004880:	bf00      	nop
 8004882:	370c      	adds	r7, #12
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr

0800488c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800488c:	b480      	push	{r7}
 800488e:	b085      	sub	sp, #20
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a46      	ldr	r2, [pc, #280]	@ (80049b8 <TIM_Base_SetConfig+0x12c>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d013      	beq.n	80048cc <TIM_Base_SetConfig+0x40>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048aa:	d00f      	beq.n	80048cc <TIM_Base_SetConfig+0x40>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a43      	ldr	r2, [pc, #268]	@ (80049bc <TIM_Base_SetConfig+0x130>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d00b      	beq.n	80048cc <TIM_Base_SetConfig+0x40>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a42      	ldr	r2, [pc, #264]	@ (80049c0 <TIM_Base_SetConfig+0x134>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d007      	beq.n	80048cc <TIM_Base_SetConfig+0x40>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a41      	ldr	r2, [pc, #260]	@ (80049c4 <TIM_Base_SetConfig+0x138>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d003      	beq.n	80048cc <TIM_Base_SetConfig+0x40>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a40      	ldr	r2, [pc, #256]	@ (80049c8 <TIM_Base_SetConfig+0x13c>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d108      	bne.n	80048de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	4313      	orrs	r3, r2
 80048dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a35      	ldr	r2, [pc, #212]	@ (80049b8 <TIM_Base_SetConfig+0x12c>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d02b      	beq.n	800493e <TIM_Base_SetConfig+0xb2>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048ec:	d027      	beq.n	800493e <TIM_Base_SetConfig+0xb2>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a32      	ldr	r2, [pc, #200]	@ (80049bc <TIM_Base_SetConfig+0x130>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d023      	beq.n	800493e <TIM_Base_SetConfig+0xb2>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a31      	ldr	r2, [pc, #196]	@ (80049c0 <TIM_Base_SetConfig+0x134>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d01f      	beq.n	800493e <TIM_Base_SetConfig+0xb2>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a30      	ldr	r2, [pc, #192]	@ (80049c4 <TIM_Base_SetConfig+0x138>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d01b      	beq.n	800493e <TIM_Base_SetConfig+0xb2>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a2f      	ldr	r2, [pc, #188]	@ (80049c8 <TIM_Base_SetConfig+0x13c>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d017      	beq.n	800493e <TIM_Base_SetConfig+0xb2>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a2e      	ldr	r2, [pc, #184]	@ (80049cc <TIM_Base_SetConfig+0x140>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d013      	beq.n	800493e <TIM_Base_SetConfig+0xb2>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a2d      	ldr	r2, [pc, #180]	@ (80049d0 <TIM_Base_SetConfig+0x144>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d00f      	beq.n	800493e <TIM_Base_SetConfig+0xb2>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a2c      	ldr	r2, [pc, #176]	@ (80049d4 <TIM_Base_SetConfig+0x148>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d00b      	beq.n	800493e <TIM_Base_SetConfig+0xb2>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a2b      	ldr	r2, [pc, #172]	@ (80049d8 <TIM_Base_SetConfig+0x14c>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d007      	beq.n	800493e <TIM_Base_SetConfig+0xb2>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a2a      	ldr	r2, [pc, #168]	@ (80049dc <TIM_Base_SetConfig+0x150>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d003      	beq.n	800493e <TIM_Base_SetConfig+0xb2>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a29      	ldr	r2, [pc, #164]	@ (80049e0 <TIM_Base_SetConfig+0x154>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d108      	bne.n	8004950 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004944:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	68fa      	ldr	r2, [r7, #12]
 800494c:	4313      	orrs	r3, r2
 800494e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	695b      	ldr	r3, [r3, #20]
 800495a:	4313      	orrs	r3, r2
 800495c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	68fa      	ldr	r2, [r7, #12]
 8004962:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	689a      	ldr	r2, [r3, #8]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a10      	ldr	r2, [pc, #64]	@ (80049b8 <TIM_Base_SetConfig+0x12c>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d003      	beq.n	8004984 <TIM_Base_SetConfig+0xf8>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a12      	ldr	r2, [pc, #72]	@ (80049c8 <TIM_Base_SetConfig+0x13c>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d103      	bne.n	800498c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	691a      	ldr	r2, [r3, #16]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	f003 0301 	and.w	r3, r3, #1
 800499a:	2b01      	cmp	r3, #1
 800499c:	d105      	bne.n	80049aa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	691b      	ldr	r3, [r3, #16]
 80049a2:	f023 0201 	bic.w	r2, r3, #1
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	611a      	str	r2, [r3, #16]
  }
}
 80049aa:	bf00      	nop
 80049ac:	3714      	adds	r7, #20
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	40010000 	.word	0x40010000
 80049bc:	40000400 	.word	0x40000400
 80049c0:	40000800 	.word	0x40000800
 80049c4:	40000c00 	.word	0x40000c00
 80049c8:	40010400 	.word	0x40010400
 80049cc:	40014000 	.word	0x40014000
 80049d0:	40014400 	.word	0x40014400
 80049d4:	40014800 	.word	0x40014800
 80049d8:	40001800 	.word	0x40001800
 80049dc:	40001c00 	.word	0x40001c00
 80049e0:	40002000 	.word	0x40002000

080049e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b087      	sub	sp, #28
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a1b      	ldr	r3, [r3, #32]
 80049f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6a1b      	ldr	r3, [r3, #32]
 80049f8:	f023 0201 	bic.w	r2, r3, #1
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	699b      	ldr	r3, [r3, #24]
 8004a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f023 0303 	bic.w	r3, r3, #3
 8004a1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f023 0302 	bic.w	r3, r3, #2
 8004a2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	697a      	ldr	r2, [r7, #20]
 8004a34:	4313      	orrs	r3, r2
 8004a36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4a20      	ldr	r2, [pc, #128]	@ (8004abc <TIM_OC1_SetConfig+0xd8>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d003      	beq.n	8004a48 <TIM_OC1_SetConfig+0x64>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a1f      	ldr	r2, [pc, #124]	@ (8004ac0 <TIM_OC1_SetConfig+0xdc>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d10c      	bne.n	8004a62 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	f023 0308 	bic.w	r3, r3, #8
 8004a4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	697a      	ldr	r2, [r7, #20]
 8004a56:	4313      	orrs	r3, r2
 8004a58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	f023 0304 	bic.w	r3, r3, #4
 8004a60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a15      	ldr	r2, [pc, #84]	@ (8004abc <TIM_OC1_SetConfig+0xd8>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d003      	beq.n	8004a72 <TIM_OC1_SetConfig+0x8e>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a14      	ldr	r2, [pc, #80]	@ (8004ac0 <TIM_OC1_SetConfig+0xdc>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d111      	bne.n	8004a96 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	695b      	ldr	r3, [r3, #20]
 8004a86:	693a      	ldr	r2, [r7, #16]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	699b      	ldr	r3, [r3, #24]
 8004a90:	693a      	ldr	r2, [r7, #16]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	693a      	ldr	r2, [r7, #16]
 8004a9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	68fa      	ldr	r2, [r7, #12]
 8004aa0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	685a      	ldr	r2, [r3, #4]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	697a      	ldr	r2, [r7, #20]
 8004aae:	621a      	str	r2, [r3, #32]
}
 8004ab0:	bf00      	nop
 8004ab2:	371c      	adds	r7, #28
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr
 8004abc:	40010000 	.word	0x40010000
 8004ac0:	40010400 	.word	0x40010400

08004ac4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b087      	sub	sp, #28
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a1b      	ldr	r3, [r3, #32]
 8004ad2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	f023 0210 	bic.w	r2, r3, #16
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	699b      	ldr	r3, [r3, #24]
 8004aea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004af2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004afa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	021b      	lsls	r3, r3, #8
 8004b02:	68fa      	ldr	r2, [r7, #12]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	f023 0320 	bic.w	r3, r3, #32
 8004b0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	011b      	lsls	r3, r3, #4
 8004b16:	697a      	ldr	r2, [r7, #20]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	4a22      	ldr	r2, [pc, #136]	@ (8004ba8 <TIM_OC2_SetConfig+0xe4>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d003      	beq.n	8004b2c <TIM_OC2_SetConfig+0x68>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a21      	ldr	r2, [pc, #132]	@ (8004bac <TIM_OC2_SetConfig+0xe8>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d10d      	bne.n	8004b48 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	011b      	lsls	r3, r3, #4
 8004b3a:	697a      	ldr	r2, [r7, #20]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a17      	ldr	r2, [pc, #92]	@ (8004ba8 <TIM_OC2_SetConfig+0xe4>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d003      	beq.n	8004b58 <TIM_OC2_SetConfig+0x94>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a16      	ldr	r2, [pc, #88]	@ (8004bac <TIM_OC2_SetConfig+0xe8>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d113      	bne.n	8004b80 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	695b      	ldr	r3, [r3, #20]
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	693a      	ldr	r2, [r7, #16]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	699b      	ldr	r3, [r3, #24]
 8004b78:	009b      	lsls	r3, r3, #2
 8004b7a:	693a      	ldr	r2, [r7, #16]
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	693a      	ldr	r2, [r7, #16]
 8004b84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	68fa      	ldr	r2, [r7, #12]
 8004b8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	685a      	ldr	r2, [r3, #4]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	621a      	str	r2, [r3, #32]
}
 8004b9a:	bf00      	nop
 8004b9c:	371c      	adds	r7, #28
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr
 8004ba6:	bf00      	nop
 8004ba8:	40010000 	.word	0x40010000
 8004bac:	40010400 	.word	0x40010400

08004bb0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b087      	sub	sp, #28
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6a1b      	ldr	r3, [r3, #32]
 8004bbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a1b      	ldr	r3, [r3, #32]
 8004bc4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	69db      	ldr	r3, [r3, #28]
 8004bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f023 0303 	bic.w	r3, r3, #3
 8004be6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	68fa      	ldr	r2, [r7, #12]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004bf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	021b      	lsls	r3, r3, #8
 8004c00:	697a      	ldr	r2, [r7, #20]
 8004c02:	4313      	orrs	r3, r2
 8004c04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4a21      	ldr	r2, [pc, #132]	@ (8004c90 <TIM_OC3_SetConfig+0xe0>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d003      	beq.n	8004c16 <TIM_OC3_SetConfig+0x66>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	4a20      	ldr	r2, [pc, #128]	@ (8004c94 <TIM_OC3_SetConfig+0xe4>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d10d      	bne.n	8004c32 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	021b      	lsls	r3, r3, #8
 8004c24:	697a      	ldr	r2, [r7, #20]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4a16      	ldr	r2, [pc, #88]	@ (8004c90 <TIM_OC3_SetConfig+0xe0>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d003      	beq.n	8004c42 <TIM_OC3_SetConfig+0x92>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a15      	ldr	r2, [pc, #84]	@ (8004c94 <TIM_OC3_SetConfig+0xe4>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d113      	bne.n	8004c6a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	695b      	ldr	r3, [r3, #20]
 8004c56:	011b      	lsls	r3, r3, #4
 8004c58:	693a      	ldr	r2, [r7, #16]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	699b      	ldr	r3, [r3, #24]
 8004c62:	011b      	lsls	r3, r3, #4
 8004c64:	693a      	ldr	r2, [r7, #16]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	693a      	ldr	r2, [r7, #16]
 8004c6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	685a      	ldr	r2, [r3, #4]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	697a      	ldr	r2, [r7, #20]
 8004c82:	621a      	str	r2, [r3, #32]
}
 8004c84:	bf00      	nop
 8004c86:	371c      	adds	r7, #28
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr
 8004c90:	40010000 	.word	0x40010000
 8004c94:	40010400 	.word	0x40010400

08004c98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b087      	sub	sp, #28
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a1b      	ldr	r3, [r3, #32]
 8004cac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	69db      	ldr	r3, [r3, #28]
 8004cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	021b      	lsls	r3, r3, #8
 8004cd6:	68fa      	ldr	r2, [r7, #12]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ce2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	031b      	lsls	r3, r3, #12
 8004cea:	693a      	ldr	r2, [r7, #16]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a12      	ldr	r2, [pc, #72]	@ (8004d3c <TIM_OC4_SetConfig+0xa4>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d003      	beq.n	8004d00 <TIM_OC4_SetConfig+0x68>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a11      	ldr	r2, [pc, #68]	@ (8004d40 <TIM_OC4_SetConfig+0xa8>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d109      	bne.n	8004d14 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	695b      	ldr	r3, [r3, #20]
 8004d0c:	019b      	lsls	r3, r3, #6
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	697a      	ldr	r2, [r7, #20]
 8004d18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	68fa      	ldr	r2, [r7, #12]
 8004d1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	685a      	ldr	r2, [r3, #4]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	693a      	ldr	r2, [r7, #16]
 8004d2c:	621a      	str	r2, [r3, #32]
}
 8004d2e:	bf00      	nop
 8004d30:	371c      	adds	r7, #28
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	40010000 	.word	0x40010000
 8004d40:	40010400 	.word	0x40010400

08004d44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b087      	sub	sp, #28
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	60b9      	str	r1, [r7, #8]
 8004d4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	f003 031f 	and.w	r3, r3, #31
 8004d56:	2201      	movs	r2, #1
 8004d58:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	6a1a      	ldr	r2, [r3, #32]
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	43db      	mvns	r3, r3
 8004d66:	401a      	ands	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6a1a      	ldr	r2, [r3, #32]
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	f003 031f 	and.w	r3, r3, #31
 8004d76:	6879      	ldr	r1, [r7, #4]
 8004d78:	fa01 f303 	lsl.w	r3, r1, r3
 8004d7c:	431a      	orrs	r2, r3
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	621a      	str	r2, [r3, #32]
}
 8004d82:	bf00      	nop
 8004d84:	371c      	adds	r7, #28
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
	...

08004d90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b085      	sub	sp, #20
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d101      	bne.n	8004da8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004da4:	2302      	movs	r3, #2
 8004da6:	e05a      	b.n	8004e5e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2202      	movs	r2, #2
 8004db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	68fa      	ldr	r2, [r7, #12]
 8004de0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a21      	ldr	r2, [pc, #132]	@ (8004e6c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d022      	beq.n	8004e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004df4:	d01d      	beq.n	8004e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a1d      	ldr	r2, [pc, #116]	@ (8004e70 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d018      	beq.n	8004e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a1b      	ldr	r2, [pc, #108]	@ (8004e74 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d013      	beq.n	8004e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a1a      	ldr	r2, [pc, #104]	@ (8004e78 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d00e      	beq.n	8004e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a18      	ldr	r2, [pc, #96]	@ (8004e7c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d009      	beq.n	8004e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a17      	ldr	r2, [pc, #92]	@ (8004e80 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d004      	beq.n	8004e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a15      	ldr	r2, [pc, #84]	@ (8004e84 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d10c      	bne.n	8004e4c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	68ba      	ldr	r2, [r7, #8]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68ba      	ldr	r2, [r7, #8]
 8004e4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e5c:	2300      	movs	r3, #0
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3714      	adds	r7, #20
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop
 8004e6c:	40010000 	.word	0x40010000
 8004e70:	40000400 	.word	0x40000400
 8004e74:	40000800 	.word	0x40000800
 8004e78:	40000c00 	.word	0x40000c00
 8004e7c:	40010400 	.word	0x40010400
 8004e80:	40014000 	.word	0x40014000
 8004e84:	40001800 	.word	0x40001800

08004e88 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004e92:	2300      	movs	r3, #0
 8004e94:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d101      	bne.n	8004ea4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004ea0:	2302      	movs	r3, #2
 8004ea2:	e03d      	b.n	8004f20 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	695b      	ldr	r3, [r3, #20]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	69db      	ldr	r3, [r3, #28]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f1e:	2300      	movs	r3, #0
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	3714      	adds	r7, #20
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr

08004f2c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b083      	sub	sp, #12
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f34:	bf00      	nop
 8004f36:	370c      	adds	r7, #12
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr

08004f40 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f48:	bf00      	nop
 8004f4a:	370c      	adds	r7, #12
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr

08004f54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d101      	bne.n	8004f66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e042      	b.n	8004fec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d106      	bne.n	8004f80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f7fd fea8 	bl	8002cd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2224      	movs	r2, #36	@ 0x24
 8004f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68da      	ldr	r2, [r3, #12]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	f000 fdbd 	bl	8005b18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	691a      	ldr	r2, [r3, #16]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004fac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	695a      	ldr	r2, [r3, #20]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004fbc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	68da      	ldr	r2, [r3, #12]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004fcc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2220      	movs	r2, #32
 8004fd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2220      	movs	r2, #32
 8004fe0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3708      	adds	r7, #8
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b08a      	sub	sp, #40	@ 0x28
 8004ff8:	af02      	add	r7, sp, #8
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	603b      	str	r3, [r7, #0]
 8005000:	4613      	mov	r3, r2
 8005002:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005004:	2300      	movs	r3, #0
 8005006:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800500e:	b2db      	uxtb	r3, r3
 8005010:	2b20      	cmp	r3, #32
 8005012:	d175      	bne.n	8005100 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d002      	beq.n	8005020 <HAL_UART_Transmit+0x2c>
 800501a:	88fb      	ldrh	r3, [r7, #6]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d101      	bne.n	8005024 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e06e      	b.n	8005102 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2221      	movs	r2, #33	@ 0x21
 800502e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005032:	f7fd ff61 	bl	8002ef8 <HAL_GetTick>
 8005036:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	88fa      	ldrh	r2, [r7, #6]
 800503c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	88fa      	ldrh	r2, [r7, #6]
 8005042:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800504c:	d108      	bne.n	8005060 <HAL_UART_Transmit+0x6c>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d104      	bne.n	8005060 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005056:	2300      	movs	r3, #0
 8005058:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	61bb      	str	r3, [r7, #24]
 800505e:	e003      	b.n	8005068 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005064:	2300      	movs	r3, #0
 8005066:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005068:	e02e      	b.n	80050c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	9300      	str	r3, [sp, #0]
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	2200      	movs	r2, #0
 8005072:	2180      	movs	r1, #128	@ 0x80
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	f000 fb1f 	bl	80056b8 <UART_WaitOnFlagUntilTimeout>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d005      	beq.n	800508c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2220      	movs	r2, #32
 8005084:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005088:	2303      	movs	r3, #3
 800508a:	e03a      	b.n	8005102 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d10b      	bne.n	80050aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	881b      	ldrh	r3, [r3, #0]
 8005096:	461a      	mov	r2, r3
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	3302      	adds	r3, #2
 80050a6:	61bb      	str	r3, [r7, #24]
 80050a8:	e007      	b.n	80050ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	781a      	ldrb	r2, [r3, #0]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	3301      	adds	r3, #1
 80050b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80050be:	b29b      	uxth	r3, r3
 80050c0:	3b01      	subs	r3, #1
 80050c2:	b29a      	uxth	r2, r3
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d1cb      	bne.n	800506a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	2200      	movs	r2, #0
 80050da:	2140      	movs	r1, #64	@ 0x40
 80050dc:	68f8      	ldr	r0, [r7, #12]
 80050de:	f000 faeb 	bl	80056b8 <UART_WaitOnFlagUntilTimeout>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d005      	beq.n	80050f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2220      	movs	r2, #32
 80050ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80050f0:	2303      	movs	r3, #3
 80050f2:	e006      	b.n	8005102 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2220      	movs	r2, #32
 80050f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80050fc:	2300      	movs	r3, #0
 80050fe:	e000      	b.n	8005102 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005100:	2302      	movs	r3, #2
  }
}
 8005102:	4618      	mov	r0, r3
 8005104:	3720      	adds	r7, #32
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}

0800510a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800510a:	b580      	push	{r7, lr}
 800510c:	b084      	sub	sp, #16
 800510e:	af00      	add	r7, sp, #0
 8005110:	60f8      	str	r0, [r7, #12]
 8005112:	60b9      	str	r1, [r7, #8]
 8005114:	4613      	mov	r3, r2
 8005116:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800511e:	b2db      	uxtb	r3, r3
 8005120:	2b20      	cmp	r3, #32
 8005122:	d112      	bne.n	800514a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d002      	beq.n	8005130 <HAL_UART_Receive_IT+0x26>
 800512a:	88fb      	ldrh	r3, [r7, #6]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d101      	bne.n	8005134 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e00b      	b.n	800514c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800513a:	88fb      	ldrh	r3, [r7, #6]
 800513c:	461a      	mov	r2, r3
 800513e:	68b9      	ldr	r1, [r7, #8]
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 fb12 	bl	800576a <UART_Start_Receive_IT>
 8005146:	4603      	mov	r3, r0
 8005148:	e000      	b.n	800514c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800514a:	2302      	movs	r3, #2
  }
}
 800514c:	4618      	mov	r0, r3
 800514e:	3710      	adds	r7, #16
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b0ba      	sub	sp, #232	@ 0xe8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	695b      	ldr	r3, [r3, #20]
 8005176:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800517a:	2300      	movs	r3, #0
 800517c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005180:	2300      	movs	r3, #0
 8005182:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800518a:	f003 030f 	and.w	r3, r3, #15
 800518e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005192:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005196:	2b00      	cmp	r3, #0
 8005198:	d10f      	bne.n	80051ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800519a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800519e:	f003 0320 	and.w	r3, r3, #32
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d009      	beq.n	80051ba <HAL_UART_IRQHandler+0x66>
 80051a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051aa:	f003 0320 	and.w	r3, r3, #32
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d003      	beq.n	80051ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f000 fbf2 	bl	800599c <UART_Receive_IT>
      return;
 80051b8:	e25b      	b.n	8005672 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80051ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80051be:	2b00      	cmp	r3, #0
 80051c0:	f000 80de 	beq.w	8005380 <HAL_UART_IRQHandler+0x22c>
 80051c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051c8:	f003 0301 	and.w	r3, r3, #1
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d106      	bne.n	80051de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80051d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051d4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80051d8:	2b00      	cmp	r3, #0
 80051da:	f000 80d1 	beq.w	8005380 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80051de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051e2:	f003 0301 	and.w	r3, r3, #1
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00b      	beq.n	8005202 <HAL_UART_IRQHandler+0xae>
 80051ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d005      	beq.n	8005202 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051fa:	f043 0201 	orr.w	r2, r3, #1
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005206:	f003 0304 	and.w	r3, r3, #4
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00b      	beq.n	8005226 <HAL_UART_IRQHandler+0xd2>
 800520e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005212:	f003 0301 	and.w	r3, r3, #1
 8005216:	2b00      	cmp	r3, #0
 8005218:	d005      	beq.n	8005226 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800521e:	f043 0202 	orr.w	r2, r3, #2
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800522a:	f003 0302 	and.w	r3, r3, #2
 800522e:	2b00      	cmp	r3, #0
 8005230:	d00b      	beq.n	800524a <HAL_UART_IRQHandler+0xf6>
 8005232:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005236:	f003 0301 	and.w	r3, r3, #1
 800523a:	2b00      	cmp	r3, #0
 800523c:	d005      	beq.n	800524a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005242:	f043 0204 	orr.w	r2, r3, #4
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800524a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800524e:	f003 0308 	and.w	r3, r3, #8
 8005252:	2b00      	cmp	r3, #0
 8005254:	d011      	beq.n	800527a <HAL_UART_IRQHandler+0x126>
 8005256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800525a:	f003 0320 	and.w	r3, r3, #32
 800525e:	2b00      	cmp	r3, #0
 8005260:	d105      	bne.n	800526e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005262:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005266:	f003 0301 	and.w	r3, r3, #1
 800526a:	2b00      	cmp	r3, #0
 800526c:	d005      	beq.n	800527a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005272:	f043 0208 	orr.w	r2, r3, #8
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800527e:	2b00      	cmp	r3, #0
 8005280:	f000 81f2 	beq.w	8005668 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005288:	f003 0320 	and.w	r3, r3, #32
 800528c:	2b00      	cmp	r3, #0
 800528e:	d008      	beq.n	80052a2 <HAL_UART_IRQHandler+0x14e>
 8005290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005294:	f003 0320 	and.w	r3, r3, #32
 8005298:	2b00      	cmp	r3, #0
 800529a:	d002      	beq.n	80052a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f000 fb7d 	bl	800599c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	695b      	ldr	r3, [r3, #20]
 80052a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052ac:	2b40      	cmp	r3, #64	@ 0x40
 80052ae:	bf0c      	ite	eq
 80052b0:	2301      	moveq	r3, #1
 80052b2:	2300      	movne	r3, #0
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052be:	f003 0308 	and.w	r3, r3, #8
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d103      	bne.n	80052ce <HAL_UART_IRQHandler+0x17a>
 80052c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d04f      	beq.n	800536e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 fa85 	bl	80057de <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	695b      	ldr	r3, [r3, #20]
 80052da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052de:	2b40      	cmp	r3, #64	@ 0x40
 80052e0:	d141      	bne.n	8005366 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	3314      	adds	r3, #20
 80052e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80052f0:	e853 3f00 	ldrex	r3, [r3]
 80052f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80052f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80052fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005300:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	3314      	adds	r3, #20
 800530a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800530e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005312:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005316:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800531a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800531e:	e841 2300 	strex	r3, r2, [r1]
 8005322:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005326:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1d9      	bne.n	80052e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005332:	2b00      	cmp	r3, #0
 8005334:	d013      	beq.n	800535e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800533a:	4a7e      	ldr	r2, [pc, #504]	@ (8005534 <HAL_UART_IRQHandler+0x3e0>)
 800533c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005342:	4618      	mov	r0, r3
 8005344:	f7fd ff65 	bl	8003212 <HAL_DMA_Abort_IT>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d016      	beq.n	800537c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005352:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005358:	4610      	mov	r0, r2
 800535a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800535c:	e00e      	b.n	800537c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 f994 	bl	800568c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005364:	e00a      	b.n	800537c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 f990 	bl	800568c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800536c:	e006      	b.n	800537c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f000 f98c 	bl	800568c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800537a:	e175      	b.n	8005668 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800537c:	bf00      	nop
    return;
 800537e:	e173      	b.n	8005668 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005384:	2b01      	cmp	r3, #1
 8005386:	f040 814f 	bne.w	8005628 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800538a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800538e:	f003 0310 	and.w	r3, r3, #16
 8005392:	2b00      	cmp	r3, #0
 8005394:	f000 8148 	beq.w	8005628 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800539c:	f003 0310 	and.w	r3, r3, #16
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	f000 8141 	beq.w	8005628 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80053a6:	2300      	movs	r3, #0
 80053a8:	60bb      	str	r3, [r7, #8]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	60bb      	str	r3, [r7, #8]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	60bb      	str	r3, [r7, #8]
 80053ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	695b      	ldr	r3, [r3, #20]
 80053c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053c6:	2b40      	cmp	r3, #64	@ 0x40
 80053c8:	f040 80b6 	bne.w	8005538 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80053d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f000 8145 	beq.w	800566c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80053e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053ea:	429a      	cmp	r2, r3
 80053ec:	f080 813e 	bcs.w	800566c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053fc:	69db      	ldr	r3, [r3, #28]
 80053fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005402:	f000 8088 	beq.w	8005516 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	330c      	adds	r3, #12
 800540c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005410:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005414:	e853 3f00 	ldrex	r3, [r3]
 8005418:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800541c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005420:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005424:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	330c      	adds	r3, #12
 800542e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005432:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005436:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800543a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800543e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005442:	e841 2300 	strex	r3, r2, [r1]
 8005446:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800544a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800544e:	2b00      	cmp	r3, #0
 8005450:	d1d9      	bne.n	8005406 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	3314      	adds	r3, #20
 8005458:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800545c:	e853 3f00 	ldrex	r3, [r3]
 8005460:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005462:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005464:	f023 0301 	bic.w	r3, r3, #1
 8005468:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	3314      	adds	r3, #20
 8005472:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005476:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800547a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800547e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005482:	e841 2300 	strex	r3, r2, [r1]
 8005486:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005488:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1e1      	bne.n	8005452 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	3314      	adds	r3, #20
 8005494:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005496:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005498:	e853 3f00 	ldrex	r3, [r3]
 800549c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800549e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80054a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	3314      	adds	r3, #20
 80054ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80054b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80054b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80054b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80054ba:	e841 2300 	strex	r3, r2, [r1]
 80054be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80054c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d1e3      	bne.n	800548e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2220      	movs	r2, #32
 80054ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	330c      	adds	r3, #12
 80054da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054de:	e853 3f00 	ldrex	r3, [r3]
 80054e2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80054e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054e6:	f023 0310 	bic.w	r3, r3, #16
 80054ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	330c      	adds	r3, #12
 80054f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80054f8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80054fa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054fc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80054fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005500:	e841 2300 	strex	r3, r2, [r1]
 8005504:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005506:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005508:	2b00      	cmp	r3, #0
 800550a:	d1e3      	bne.n	80054d4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005510:	4618      	mov	r0, r3
 8005512:	f7fd fe0e 	bl	8003132 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2202      	movs	r2, #2
 800551a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005524:	b29b      	uxth	r3, r3
 8005526:	1ad3      	subs	r3, r2, r3
 8005528:	b29b      	uxth	r3, r3
 800552a:	4619      	mov	r1, r3
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f000 f8b7 	bl	80056a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005532:	e09b      	b.n	800566c <HAL_UART_IRQHandler+0x518>
 8005534:	080058a5 	.word	0x080058a5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005540:	b29b      	uxth	r3, r3
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800554c:	b29b      	uxth	r3, r3
 800554e:	2b00      	cmp	r3, #0
 8005550:	f000 808e 	beq.w	8005670 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005554:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005558:	2b00      	cmp	r3, #0
 800555a:	f000 8089 	beq.w	8005670 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	330c      	adds	r3, #12
 8005564:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005568:	e853 3f00 	ldrex	r3, [r3]
 800556c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800556e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005570:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005574:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	330c      	adds	r3, #12
 800557e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005582:	647a      	str	r2, [r7, #68]	@ 0x44
 8005584:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005586:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005588:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800558a:	e841 2300 	strex	r3, r2, [r1]
 800558e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005590:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005592:	2b00      	cmp	r3, #0
 8005594:	d1e3      	bne.n	800555e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	3314      	adds	r3, #20
 800559c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800559e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a0:	e853 3f00 	ldrex	r3, [r3]
 80055a4:	623b      	str	r3, [r7, #32]
   return(result);
 80055a6:	6a3b      	ldr	r3, [r7, #32]
 80055a8:	f023 0301 	bic.w	r3, r3, #1
 80055ac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	3314      	adds	r3, #20
 80055b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80055ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80055bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055c2:	e841 2300 	strex	r3, r2, [r1]
 80055c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d1e3      	bne.n	8005596 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2220      	movs	r2, #32
 80055d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	330c      	adds	r3, #12
 80055e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	e853 3f00 	ldrex	r3, [r3]
 80055ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f023 0310 	bic.w	r3, r3, #16
 80055f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	330c      	adds	r3, #12
 80055fc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005600:	61fa      	str	r2, [r7, #28]
 8005602:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005604:	69b9      	ldr	r1, [r7, #24]
 8005606:	69fa      	ldr	r2, [r7, #28]
 8005608:	e841 2300 	strex	r3, r2, [r1]
 800560c:	617b      	str	r3, [r7, #20]
   return(result);
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d1e3      	bne.n	80055dc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2202      	movs	r2, #2
 8005618:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800561a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800561e:	4619      	mov	r1, r3
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f000 f83d 	bl	80056a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005626:	e023      	b.n	8005670 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800562c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005630:	2b00      	cmp	r3, #0
 8005632:	d009      	beq.n	8005648 <HAL_UART_IRQHandler+0x4f4>
 8005634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005638:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800563c:	2b00      	cmp	r3, #0
 800563e:	d003      	beq.n	8005648 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f000 f943 	bl	80058cc <UART_Transmit_IT>
    return;
 8005646:	e014      	b.n	8005672 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800564c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005650:	2b00      	cmp	r3, #0
 8005652:	d00e      	beq.n	8005672 <HAL_UART_IRQHandler+0x51e>
 8005654:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800565c:	2b00      	cmp	r3, #0
 800565e:	d008      	beq.n	8005672 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f000 f983 	bl	800596c <UART_EndTransmit_IT>
    return;
 8005666:	e004      	b.n	8005672 <HAL_UART_IRQHandler+0x51e>
    return;
 8005668:	bf00      	nop
 800566a:	e002      	b.n	8005672 <HAL_UART_IRQHandler+0x51e>
      return;
 800566c:	bf00      	nop
 800566e:	e000      	b.n	8005672 <HAL_UART_IRQHandler+0x51e>
      return;
 8005670:	bf00      	nop
  }
}
 8005672:	37e8      	adds	r7, #232	@ 0xe8
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005680:	bf00      	nop
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr

0800568c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800568c:	b480      	push	{r7}
 800568e:	b083      	sub	sp, #12
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005694:	bf00      	nop
 8005696:	370c      	adds	r7, #12
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr

080056a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b083      	sub	sp, #12
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	460b      	mov	r3, r1
 80056aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80056ac:	bf00      	nop
 80056ae:	370c      	adds	r7, #12
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b086      	sub	sp, #24
 80056bc:	af00      	add	r7, sp, #0
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	60b9      	str	r1, [r7, #8]
 80056c2:	603b      	str	r3, [r7, #0]
 80056c4:	4613      	mov	r3, r2
 80056c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056c8:	e03b      	b.n	8005742 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056ca:	6a3b      	ldr	r3, [r7, #32]
 80056cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056d0:	d037      	beq.n	8005742 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056d2:	f7fd fc11 	bl	8002ef8 <HAL_GetTick>
 80056d6:	4602      	mov	r2, r0
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	6a3a      	ldr	r2, [r7, #32]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d302      	bcc.n	80056e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80056e2:	6a3b      	ldr	r3, [r7, #32]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d101      	bne.n	80056ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056e8:	2303      	movs	r3, #3
 80056ea:	e03a      	b.n	8005762 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	f003 0304 	and.w	r3, r3, #4
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d023      	beq.n	8005742 <UART_WaitOnFlagUntilTimeout+0x8a>
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	2b80      	cmp	r3, #128	@ 0x80
 80056fe:	d020      	beq.n	8005742 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	2b40      	cmp	r3, #64	@ 0x40
 8005704:	d01d      	beq.n	8005742 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0308 	and.w	r3, r3, #8
 8005710:	2b08      	cmp	r3, #8
 8005712:	d116      	bne.n	8005742 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005714:	2300      	movs	r3, #0
 8005716:	617b      	str	r3, [r7, #20]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	617b      	str	r3, [r7, #20]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	617b      	str	r3, [r7, #20]
 8005728:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800572a:	68f8      	ldr	r0, [r7, #12]
 800572c:	f000 f857 	bl	80057de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2208      	movs	r2, #8
 8005734:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2200      	movs	r2, #0
 800573a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	e00f      	b.n	8005762 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	4013      	ands	r3, r2
 800574c:	68ba      	ldr	r2, [r7, #8]
 800574e:	429a      	cmp	r2, r3
 8005750:	bf0c      	ite	eq
 8005752:	2301      	moveq	r3, #1
 8005754:	2300      	movne	r3, #0
 8005756:	b2db      	uxtb	r3, r3
 8005758:	461a      	mov	r2, r3
 800575a:	79fb      	ldrb	r3, [r7, #7]
 800575c:	429a      	cmp	r2, r3
 800575e:	d0b4      	beq.n	80056ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005760:	2300      	movs	r3, #0
}
 8005762:	4618      	mov	r0, r3
 8005764:	3718      	adds	r7, #24
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}

0800576a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800576a:	b480      	push	{r7}
 800576c:	b085      	sub	sp, #20
 800576e:	af00      	add	r7, sp, #0
 8005770:	60f8      	str	r0, [r7, #12]
 8005772:	60b9      	str	r1, [r7, #8]
 8005774:	4613      	mov	r3, r2
 8005776:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	68ba      	ldr	r2, [r7, #8]
 800577c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	88fa      	ldrh	r2, [r7, #6]
 8005782:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	88fa      	ldrh	r2, [r7, #6]
 8005788:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2200      	movs	r2, #0
 800578e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2222      	movs	r2, #34	@ 0x22
 8005794:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	691b      	ldr	r3, [r3, #16]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d007      	beq.n	80057b0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	68da      	ldr	r2, [r3, #12]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80057ae:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	695a      	ldr	r2, [r3, #20]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f042 0201 	orr.w	r2, r2, #1
 80057be:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68da      	ldr	r2, [r3, #12]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f042 0220 	orr.w	r2, r2, #32
 80057ce:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80057d0:	2300      	movs	r3, #0
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3714      	adds	r7, #20
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr

080057de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80057de:	b480      	push	{r7}
 80057e0:	b095      	sub	sp, #84	@ 0x54
 80057e2:	af00      	add	r7, sp, #0
 80057e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	330c      	adds	r3, #12
 80057ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057f0:	e853 3f00 	ldrex	r3, [r3]
 80057f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80057f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	330c      	adds	r3, #12
 8005804:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005806:	643a      	str	r2, [r7, #64]	@ 0x40
 8005808:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800580c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800580e:	e841 2300 	strex	r3, r2, [r1]
 8005812:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005816:	2b00      	cmp	r3, #0
 8005818:	d1e5      	bne.n	80057e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	3314      	adds	r3, #20
 8005820:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005822:	6a3b      	ldr	r3, [r7, #32]
 8005824:	e853 3f00 	ldrex	r3, [r3]
 8005828:	61fb      	str	r3, [r7, #28]
   return(result);
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	f023 0301 	bic.w	r3, r3, #1
 8005830:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	3314      	adds	r3, #20
 8005838:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800583a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800583c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005840:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005842:	e841 2300 	strex	r3, r2, [r1]
 8005846:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800584a:	2b00      	cmp	r3, #0
 800584c:	d1e5      	bne.n	800581a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005852:	2b01      	cmp	r3, #1
 8005854:	d119      	bne.n	800588a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	330c      	adds	r3, #12
 800585c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	e853 3f00 	ldrex	r3, [r3]
 8005864:	60bb      	str	r3, [r7, #8]
   return(result);
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	f023 0310 	bic.w	r3, r3, #16
 800586c:	647b      	str	r3, [r7, #68]	@ 0x44
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	330c      	adds	r3, #12
 8005874:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005876:	61ba      	str	r2, [r7, #24]
 8005878:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587a:	6979      	ldr	r1, [r7, #20]
 800587c:	69ba      	ldr	r2, [r7, #24]
 800587e:	e841 2300 	strex	r3, r2, [r1]
 8005882:	613b      	str	r3, [r7, #16]
   return(result);
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d1e5      	bne.n	8005856 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2220      	movs	r2, #32
 800588e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005898:	bf00      	nop
 800589a:	3754      	adds	r7, #84	@ 0x54
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2200      	movs	r2, #0
 80058bc:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058be:	68f8      	ldr	r0, [r7, #12]
 80058c0:	f7ff fee4 	bl	800568c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058c4:	bf00      	nop
 80058c6:	3710      	adds	r7, #16
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b085      	sub	sp, #20
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b21      	cmp	r3, #33	@ 0x21
 80058de:	d13e      	bne.n	800595e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058e8:	d114      	bne.n	8005914 <UART_Transmit_IT+0x48>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	691b      	ldr	r3, [r3, #16]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d110      	bne.n	8005914 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a1b      	ldr	r3, [r3, #32]
 80058f6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	881b      	ldrh	r3, [r3, #0]
 80058fc:	461a      	mov	r2, r3
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005906:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6a1b      	ldr	r3, [r3, #32]
 800590c:	1c9a      	adds	r2, r3, #2
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	621a      	str	r2, [r3, #32]
 8005912:	e008      	b.n	8005926 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6a1b      	ldr	r3, [r3, #32]
 8005918:	1c59      	adds	r1, r3, #1
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	6211      	str	r1, [r2, #32]
 800591e:	781a      	ldrb	r2, [r3, #0]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800592a:	b29b      	uxth	r3, r3
 800592c:	3b01      	subs	r3, #1
 800592e:	b29b      	uxth	r3, r3
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	4619      	mov	r1, r3
 8005934:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005936:	2b00      	cmp	r3, #0
 8005938:	d10f      	bne.n	800595a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	68da      	ldr	r2, [r3, #12]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005948:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	68da      	ldr	r2, [r3, #12]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005958:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800595a:	2300      	movs	r3, #0
 800595c:	e000      	b.n	8005960 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800595e:	2302      	movs	r3, #2
  }
}
 8005960:	4618      	mov	r0, r3
 8005962:	3714      	adds	r7, #20
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr

0800596c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b082      	sub	sp, #8
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68da      	ldr	r2, [r3, #12]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005982:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2220      	movs	r2, #32
 8005988:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f7ff fe73 	bl	8005678 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3708      	adds	r7, #8
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b08c      	sub	sp, #48	@ 0x30
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	2b22      	cmp	r3, #34	@ 0x22
 80059ae:	f040 80ae 	bne.w	8005b0e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059ba:	d117      	bne.n	80059ec <UART_Receive_IT+0x50>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	691b      	ldr	r3, [r3, #16]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d113      	bne.n	80059ec <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80059c4:	2300      	movs	r3, #0
 80059c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059cc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059da:	b29a      	uxth	r2, r3
 80059dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059de:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059e4:	1c9a      	adds	r2, r3, #2
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80059ea:	e026      	b.n	8005a3a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80059f2:	2300      	movs	r3, #0
 80059f4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059fe:	d007      	beq.n	8005a10 <UART_Receive_IT+0x74>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d10a      	bne.n	8005a1e <UART_Receive_IT+0x82>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d106      	bne.n	8005a1e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	b2da      	uxtb	r2, r3
 8005a18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a1a:	701a      	strb	r2, [r3, #0]
 8005a1c:	e008      	b.n	8005a30 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a2a:	b2da      	uxtb	r2, r3
 8005a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a2e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a34:	1c5a      	adds	r2, r3, #1
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a3e:	b29b      	uxth	r3, r3
 8005a40:	3b01      	subs	r3, #1
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	687a      	ldr	r2, [r7, #4]
 8005a46:	4619      	mov	r1, r3
 8005a48:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d15d      	bne.n	8005b0a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	68da      	ldr	r2, [r3, #12]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f022 0220 	bic.w	r2, r2, #32
 8005a5c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	68da      	ldr	r2, [r3, #12]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a6c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	695a      	ldr	r2, [r3, #20]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f022 0201 	bic.w	r2, r2, #1
 8005a7c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2220      	movs	r2, #32
 8005a82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d135      	bne.n	8005b00 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	330c      	adds	r3, #12
 8005aa0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	e853 3f00 	ldrex	r3, [r3]
 8005aa8:	613b      	str	r3, [r7, #16]
   return(result);
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	f023 0310 	bic.w	r3, r3, #16
 8005ab0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	330c      	adds	r3, #12
 8005ab8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005aba:	623a      	str	r2, [r7, #32]
 8005abc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005abe:	69f9      	ldr	r1, [r7, #28]
 8005ac0:	6a3a      	ldr	r2, [r7, #32]
 8005ac2:	e841 2300 	strex	r3, r2, [r1]
 8005ac6:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ac8:	69bb      	ldr	r3, [r7, #24]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1e5      	bne.n	8005a9a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 0310 	and.w	r3, r3, #16
 8005ad8:	2b10      	cmp	r3, #16
 8005ada:	d10a      	bne.n	8005af2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005adc:	2300      	movs	r3, #0
 8005ade:	60fb      	str	r3, [r7, #12]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	60fb      	str	r3, [r7, #12]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	60fb      	str	r3, [r7, #12]
 8005af0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005af6:	4619      	mov	r1, r3
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f7ff fdd1 	bl	80056a0 <HAL_UARTEx_RxEventCallback>
 8005afe:	e002      	b.n	8005b06 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f7fb fc25 	bl	8001350 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005b06:	2300      	movs	r3, #0
 8005b08:	e002      	b.n	8005b10 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	e000      	b.n	8005b10 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005b0e:	2302      	movs	r3, #2
  }
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	3730      	adds	r7, #48	@ 0x30
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}

08005b18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b1c:	b0c0      	sub	sp, #256	@ 0x100
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	691b      	ldr	r3, [r3, #16]
 8005b2c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b34:	68d9      	ldr	r1, [r3, #12]
 8005b36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	ea40 0301 	orr.w	r3, r0, r1
 8005b40:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b46:	689a      	ldr	r2, [r3, #8]
 8005b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b4c:	691b      	ldr	r3, [r3, #16]
 8005b4e:	431a      	orrs	r2, r3
 8005b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b54:	695b      	ldr	r3, [r3, #20]
 8005b56:	431a      	orrs	r2, r3
 8005b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b5c:	69db      	ldr	r3, [r3, #28]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005b70:	f021 010c 	bic.w	r1, r1, #12
 8005b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005b7e:	430b      	orrs	r3, r1
 8005b80:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	695b      	ldr	r3, [r3, #20]
 8005b8a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005b8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b92:	6999      	ldr	r1, [r3, #24]
 8005b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	ea40 0301 	orr.w	r3, r0, r1
 8005b9e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	4b8f      	ldr	r3, [pc, #572]	@ (8005de4 <UART_SetConfig+0x2cc>)
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d005      	beq.n	8005bb8 <UART_SetConfig+0xa0>
 8005bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	4b8d      	ldr	r3, [pc, #564]	@ (8005de8 <UART_SetConfig+0x2d0>)
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d104      	bne.n	8005bc2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005bb8:	f7fe f96e 	bl	8003e98 <HAL_RCC_GetPCLK2Freq>
 8005bbc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005bc0:	e003      	b.n	8005bca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005bc2:	f7fe f955 	bl	8003e70 <HAL_RCC_GetPCLK1Freq>
 8005bc6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bce:	69db      	ldr	r3, [r3, #28]
 8005bd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bd4:	f040 810c 	bne.w	8005df0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005bd8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005be2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005be6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005bea:	4622      	mov	r2, r4
 8005bec:	462b      	mov	r3, r5
 8005bee:	1891      	adds	r1, r2, r2
 8005bf0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005bf2:	415b      	adcs	r3, r3
 8005bf4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005bf6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005bfa:	4621      	mov	r1, r4
 8005bfc:	eb12 0801 	adds.w	r8, r2, r1
 8005c00:	4629      	mov	r1, r5
 8005c02:	eb43 0901 	adc.w	r9, r3, r1
 8005c06:	f04f 0200 	mov.w	r2, #0
 8005c0a:	f04f 0300 	mov.w	r3, #0
 8005c0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c1a:	4690      	mov	r8, r2
 8005c1c:	4699      	mov	r9, r3
 8005c1e:	4623      	mov	r3, r4
 8005c20:	eb18 0303 	adds.w	r3, r8, r3
 8005c24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c28:	462b      	mov	r3, r5
 8005c2a:	eb49 0303 	adc.w	r3, r9, r3
 8005c2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005c32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005c3e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005c42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005c46:	460b      	mov	r3, r1
 8005c48:	18db      	adds	r3, r3, r3
 8005c4a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	eb42 0303 	adc.w	r3, r2, r3
 8005c52:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c54:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005c58:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005c5c:	f7fb f814 	bl	8000c88 <__aeabi_uldivmod>
 8005c60:	4602      	mov	r2, r0
 8005c62:	460b      	mov	r3, r1
 8005c64:	4b61      	ldr	r3, [pc, #388]	@ (8005dec <UART_SetConfig+0x2d4>)
 8005c66:	fba3 2302 	umull	r2, r3, r3, r2
 8005c6a:	095b      	lsrs	r3, r3, #5
 8005c6c:	011c      	lsls	r4, r3, #4
 8005c6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c72:	2200      	movs	r2, #0
 8005c74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c78:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005c7c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005c80:	4642      	mov	r2, r8
 8005c82:	464b      	mov	r3, r9
 8005c84:	1891      	adds	r1, r2, r2
 8005c86:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005c88:	415b      	adcs	r3, r3
 8005c8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c8c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005c90:	4641      	mov	r1, r8
 8005c92:	eb12 0a01 	adds.w	sl, r2, r1
 8005c96:	4649      	mov	r1, r9
 8005c98:	eb43 0b01 	adc.w	fp, r3, r1
 8005c9c:	f04f 0200 	mov.w	r2, #0
 8005ca0:	f04f 0300 	mov.w	r3, #0
 8005ca4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005ca8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005cac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005cb0:	4692      	mov	sl, r2
 8005cb2:	469b      	mov	fp, r3
 8005cb4:	4643      	mov	r3, r8
 8005cb6:	eb1a 0303 	adds.w	r3, sl, r3
 8005cba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005cbe:	464b      	mov	r3, r9
 8005cc0:	eb4b 0303 	adc.w	r3, fp, r3
 8005cc4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005cd4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005cd8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005cdc:	460b      	mov	r3, r1
 8005cde:	18db      	adds	r3, r3, r3
 8005ce0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ce2:	4613      	mov	r3, r2
 8005ce4:	eb42 0303 	adc.w	r3, r2, r3
 8005ce8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005cee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005cf2:	f7fa ffc9 	bl	8000c88 <__aeabi_uldivmod>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	4611      	mov	r1, r2
 8005cfc:	4b3b      	ldr	r3, [pc, #236]	@ (8005dec <UART_SetConfig+0x2d4>)
 8005cfe:	fba3 2301 	umull	r2, r3, r3, r1
 8005d02:	095b      	lsrs	r3, r3, #5
 8005d04:	2264      	movs	r2, #100	@ 0x64
 8005d06:	fb02 f303 	mul.w	r3, r2, r3
 8005d0a:	1acb      	subs	r3, r1, r3
 8005d0c:	00db      	lsls	r3, r3, #3
 8005d0e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005d12:	4b36      	ldr	r3, [pc, #216]	@ (8005dec <UART_SetConfig+0x2d4>)
 8005d14:	fba3 2302 	umull	r2, r3, r3, r2
 8005d18:	095b      	lsrs	r3, r3, #5
 8005d1a:	005b      	lsls	r3, r3, #1
 8005d1c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005d20:	441c      	add	r4, r3
 8005d22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d26:	2200      	movs	r2, #0
 8005d28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d2c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005d30:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005d34:	4642      	mov	r2, r8
 8005d36:	464b      	mov	r3, r9
 8005d38:	1891      	adds	r1, r2, r2
 8005d3a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005d3c:	415b      	adcs	r3, r3
 8005d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d40:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005d44:	4641      	mov	r1, r8
 8005d46:	1851      	adds	r1, r2, r1
 8005d48:	6339      	str	r1, [r7, #48]	@ 0x30
 8005d4a:	4649      	mov	r1, r9
 8005d4c:	414b      	adcs	r3, r1
 8005d4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d50:	f04f 0200 	mov.w	r2, #0
 8005d54:	f04f 0300 	mov.w	r3, #0
 8005d58:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005d5c:	4659      	mov	r1, fp
 8005d5e:	00cb      	lsls	r3, r1, #3
 8005d60:	4651      	mov	r1, sl
 8005d62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d66:	4651      	mov	r1, sl
 8005d68:	00ca      	lsls	r2, r1, #3
 8005d6a:	4610      	mov	r0, r2
 8005d6c:	4619      	mov	r1, r3
 8005d6e:	4603      	mov	r3, r0
 8005d70:	4642      	mov	r2, r8
 8005d72:	189b      	adds	r3, r3, r2
 8005d74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d78:	464b      	mov	r3, r9
 8005d7a:	460a      	mov	r2, r1
 8005d7c:	eb42 0303 	adc.w	r3, r2, r3
 8005d80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005d90:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005d94:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005d98:	460b      	mov	r3, r1
 8005d9a:	18db      	adds	r3, r3, r3
 8005d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d9e:	4613      	mov	r3, r2
 8005da0:	eb42 0303 	adc.w	r3, r2, r3
 8005da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005da6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005daa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005dae:	f7fa ff6b 	bl	8000c88 <__aeabi_uldivmod>
 8005db2:	4602      	mov	r2, r0
 8005db4:	460b      	mov	r3, r1
 8005db6:	4b0d      	ldr	r3, [pc, #52]	@ (8005dec <UART_SetConfig+0x2d4>)
 8005db8:	fba3 1302 	umull	r1, r3, r3, r2
 8005dbc:	095b      	lsrs	r3, r3, #5
 8005dbe:	2164      	movs	r1, #100	@ 0x64
 8005dc0:	fb01 f303 	mul.w	r3, r1, r3
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	00db      	lsls	r3, r3, #3
 8005dc8:	3332      	adds	r3, #50	@ 0x32
 8005dca:	4a08      	ldr	r2, [pc, #32]	@ (8005dec <UART_SetConfig+0x2d4>)
 8005dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8005dd0:	095b      	lsrs	r3, r3, #5
 8005dd2:	f003 0207 	and.w	r2, r3, #7
 8005dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4422      	add	r2, r4
 8005dde:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005de0:	e106      	b.n	8005ff0 <UART_SetConfig+0x4d8>
 8005de2:	bf00      	nop
 8005de4:	40011000 	.word	0x40011000
 8005de8:	40011400 	.word	0x40011400
 8005dec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005df0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005df4:	2200      	movs	r2, #0
 8005df6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005dfa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005dfe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005e02:	4642      	mov	r2, r8
 8005e04:	464b      	mov	r3, r9
 8005e06:	1891      	adds	r1, r2, r2
 8005e08:	6239      	str	r1, [r7, #32]
 8005e0a:	415b      	adcs	r3, r3
 8005e0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e12:	4641      	mov	r1, r8
 8005e14:	1854      	adds	r4, r2, r1
 8005e16:	4649      	mov	r1, r9
 8005e18:	eb43 0501 	adc.w	r5, r3, r1
 8005e1c:	f04f 0200 	mov.w	r2, #0
 8005e20:	f04f 0300 	mov.w	r3, #0
 8005e24:	00eb      	lsls	r3, r5, #3
 8005e26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e2a:	00e2      	lsls	r2, r4, #3
 8005e2c:	4614      	mov	r4, r2
 8005e2e:	461d      	mov	r5, r3
 8005e30:	4643      	mov	r3, r8
 8005e32:	18e3      	adds	r3, r4, r3
 8005e34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005e38:	464b      	mov	r3, r9
 8005e3a:	eb45 0303 	adc.w	r3, r5, r3
 8005e3e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005e4e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e52:	f04f 0200 	mov.w	r2, #0
 8005e56:	f04f 0300 	mov.w	r3, #0
 8005e5a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005e5e:	4629      	mov	r1, r5
 8005e60:	008b      	lsls	r3, r1, #2
 8005e62:	4621      	mov	r1, r4
 8005e64:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e68:	4621      	mov	r1, r4
 8005e6a:	008a      	lsls	r2, r1, #2
 8005e6c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005e70:	f7fa ff0a 	bl	8000c88 <__aeabi_uldivmod>
 8005e74:	4602      	mov	r2, r0
 8005e76:	460b      	mov	r3, r1
 8005e78:	4b60      	ldr	r3, [pc, #384]	@ (8005ffc <UART_SetConfig+0x4e4>)
 8005e7a:	fba3 2302 	umull	r2, r3, r3, r2
 8005e7e:	095b      	lsrs	r3, r3, #5
 8005e80:	011c      	lsls	r4, r3, #4
 8005e82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e86:	2200      	movs	r2, #0
 8005e88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005e8c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005e90:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005e94:	4642      	mov	r2, r8
 8005e96:	464b      	mov	r3, r9
 8005e98:	1891      	adds	r1, r2, r2
 8005e9a:	61b9      	str	r1, [r7, #24]
 8005e9c:	415b      	adcs	r3, r3
 8005e9e:	61fb      	str	r3, [r7, #28]
 8005ea0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ea4:	4641      	mov	r1, r8
 8005ea6:	1851      	adds	r1, r2, r1
 8005ea8:	6139      	str	r1, [r7, #16]
 8005eaa:	4649      	mov	r1, r9
 8005eac:	414b      	adcs	r3, r1
 8005eae:	617b      	str	r3, [r7, #20]
 8005eb0:	f04f 0200 	mov.w	r2, #0
 8005eb4:	f04f 0300 	mov.w	r3, #0
 8005eb8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ebc:	4659      	mov	r1, fp
 8005ebe:	00cb      	lsls	r3, r1, #3
 8005ec0:	4651      	mov	r1, sl
 8005ec2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ec6:	4651      	mov	r1, sl
 8005ec8:	00ca      	lsls	r2, r1, #3
 8005eca:	4610      	mov	r0, r2
 8005ecc:	4619      	mov	r1, r3
 8005ece:	4603      	mov	r3, r0
 8005ed0:	4642      	mov	r2, r8
 8005ed2:	189b      	adds	r3, r3, r2
 8005ed4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005ed8:	464b      	mov	r3, r9
 8005eda:	460a      	mov	r2, r1
 8005edc:	eb42 0303 	adc.w	r3, r2, r3
 8005ee0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	2200      	movs	r2, #0
 8005eec:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005eee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005ef0:	f04f 0200 	mov.w	r2, #0
 8005ef4:	f04f 0300 	mov.w	r3, #0
 8005ef8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005efc:	4649      	mov	r1, r9
 8005efe:	008b      	lsls	r3, r1, #2
 8005f00:	4641      	mov	r1, r8
 8005f02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f06:	4641      	mov	r1, r8
 8005f08:	008a      	lsls	r2, r1, #2
 8005f0a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005f0e:	f7fa febb 	bl	8000c88 <__aeabi_uldivmod>
 8005f12:	4602      	mov	r2, r0
 8005f14:	460b      	mov	r3, r1
 8005f16:	4611      	mov	r1, r2
 8005f18:	4b38      	ldr	r3, [pc, #224]	@ (8005ffc <UART_SetConfig+0x4e4>)
 8005f1a:	fba3 2301 	umull	r2, r3, r3, r1
 8005f1e:	095b      	lsrs	r3, r3, #5
 8005f20:	2264      	movs	r2, #100	@ 0x64
 8005f22:	fb02 f303 	mul.w	r3, r2, r3
 8005f26:	1acb      	subs	r3, r1, r3
 8005f28:	011b      	lsls	r3, r3, #4
 8005f2a:	3332      	adds	r3, #50	@ 0x32
 8005f2c:	4a33      	ldr	r2, [pc, #204]	@ (8005ffc <UART_SetConfig+0x4e4>)
 8005f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f32:	095b      	lsrs	r3, r3, #5
 8005f34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f38:	441c      	add	r4, r3
 8005f3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f3e:	2200      	movs	r2, #0
 8005f40:	673b      	str	r3, [r7, #112]	@ 0x70
 8005f42:	677a      	str	r2, [r7, #116]	@ 0x74
 8005f44:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005f48:	4642      	mov	r2, r8
 8005f4a:	464b      	mov	r3, r9
 8005f4c:	1891      	adds	r1, r2, r2
 8005f4e:	60b9      	str	r1, [r7, #8]
 8005f50:	415b      	adcs	r3, r3
 8005f52:	60fb      	str	r3, [r7, #12]
 8005f54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f58:	4641      	mov	r1, r8
 8005f5a:	1851      	adds	r1, r2, r1
 8005f5c:	6039      	str	r1, [r7, #0]
 8005f5e:	4649      	mov	r1, r9
 8005f60:	414b      	adcs	r3, r1
 8005f62:	607b      	str	r3, [r7, #4]
 8005f64:	f04f 0200 	mov.w	r2, #0
 8005f68:	f04f 0300 	mov.w	r3, #0
 8005f6c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005f70:	4659      	mov	r1, fp
 8005f72:	00cb      	lsls	r3, r1, #3
 8005f74:	4651      	mov	r1, sl
 8005f76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f7a:	4651      	mov	r1, sl
 8005f7c:	00ca      	lsls	r2, r1, #3
 8005f7e:	4610      	mov	r0, r2
 8005f80:	4619      	mov	r1, r3
 8005f82:	4603      	mov	r3, r0
 8005f84:	4642      	mov	r2, r8
 8005f86:	189b      	adds	r3, r3, r2
 8005f88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005f8a:	464b      	mov	r3, r9
 8005f8c:	460a      	mov	r2, r1
 8005f8e:	eb42 0303 	adc.w	r3, r2, r3
 8005f92:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005f94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f9e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005fa0:	f04f 0200 	mov.w	r2, #0
 8005fa4:	f04f 0300 	mov.w	r3, #0
 8005fa8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005fac:	4649      	mov	r1, r9
 8005fae:	008b      	lsls	r3, r1, #2
 8005fb0:	4641      	mov	r1, r8
 8005fb2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fb6:	4641      	mov	r1, r8
 8005fb8:	008a      	lsls	r2, r1, #2
 8005fba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005fbe:	f7fa fe63 	bl	8000c88 <__aeabi_uldivmod>
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8005ffc <UART_SetConfig+0x4e4>)
 8005fc8:	fba3 1302 	umull	r1, r3, r3, r2
 8005fcc:	095b      	lsrs	r3, r3, #5
 8005fce:	2164      	movs	r1, #100	@ 0x64
 8005fd0:	fb01 f303 	mul.w	r3, r1, r3
 8005fd4:	1ad3      	subs	r3, r2, r3
 8005fd6:	011b      	lsls	r3, r3, #4
 8005fd8:	3332      	adds	r3, #50	@ 0x32
 8005fda:	4a08      	ldr	r2, [pc, #32]	@ (8005ffc <UART_SetConfig+0x4e4>)
 8005fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8005fe0:	095b      	lsrs	r3, r3, #5
 8005fe2:	f003 020f 	and.w	r2, r3, #15
 8005fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4422      	add	r2, r4
 8005fee:	609a      	str	r2, [r3, #8]
}
 8005ff0:	bf00      	nop
 8005ff2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ffc:	51eb851f 	.word	0x51eb851f

08006000 <cosf>:
 8006000:	ee10 3a10 	vmov	r3, s0
 8006004:	b507      	push	{r0, r1, r2, lr}
 8006006:	4a1e      	ldr	r2, [pc, #120]	@ (8006080 <cosf+0x80>)
 8006008:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800600c:	4293      	cmp	r3, r2
 800600e:	d806      	bhi.n	800601e <cosf+0x1e>
 8006010:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8006084 <cosf+0x84>
 8006014:	b003      	add	sp, #12
 8006016:	f85d eb04 	ldr.w	lr, [sp], #4
 800601a:	f000 b87b 	b.w	8006114 <__kernel_cosf>
 800601e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006022:	d304      	bcc.n	800602e <cosf+0x2e>
 8006024:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006028:	b003      	add	sp, #12
 800602a:	f85d fb04 	ldr.w	pc, [sp], #4
 800602e:	4668      	mov	r0, sp
 8006030:	f000 f910 	bl	8006254 <__ieee754_rem_pio2f>
 8006034:	f000 0003 	and.w	r0, r0, #3
 8006038:	2801      	cmp	r0, #1
 800603a:	d009      	beq.n	8006050 <cosf+0x50>
 800603c:	2802      	cmp	r0, #2
 800603e:	d010      	beq.n	8006062 <cosf+0x62>
 8006040:	b9b0      	cbnz	r0, 8006070 <cosf+0x70>
 8006042:	eddd 0a01 	vldr	s1, [sp, #4]
 8006046:	ed9d 0a00 	vldr	s0, [sp]
 800604a:	f000 f863 	bl	8006114 <__kernel_cosf>
 800604e:	e7eb      	b.n	8006028 <cosf+0x28>
 8006050:	eddd 0a01 	vldr	s1, [sp, #4]
 8006054:	ed9d 0a00 	vldr	s0, [sp]
 8006058:	f000 f8b4 	bl	80061c4 <__kernel_sinf>
 800605c:	eeb1 0a40 	vneg.f32	s0, s0
 8006060:	e7e2      	b.n	8006028 <cosf+0x28>
 8006062:	eddd 0a01 	vldr	s1, [sp, #4]
 8006066:	ed9d 0a00 	vldr	s0, [sp]
 800606a:	f000 f853 	bl	8006114 <__kernel_cosf>
 800606e:	e7f5      	b.n	800605c <cosf+0x5c>
 8006070:	eddd 0a01 	vldr	s1, [sp, #4]
 8006074:	ed9d 0a00 	vldr	s0, [sp]
 8006078:	2001      	movs	r0, #1
 800607a:	f000 f8a3 	bl	80061c4 <__kernel_sinf>
 800607e:	e7d3      	b.n	8006028 <cosf+0x28>
 8006080:	3f490fd8 	.word	0x3f490fd8
 8006084:	00000000 	.word	0x00000000

08006088 <sinf>:
 8006088:	ee10 3a10 	vmov	r3, s0
 800608c:	b507      	push	{r0, r1, r2, lr}
 800608e:	4a1f      	ldr	r2, [pc, #124]	@ (800610c <sinf+0x84>)
 8006090:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006094:	4293      	cmp	r3, r2
 8006096:	d807      	bhi.n	80060a8 <sinf+0x20>
 8006098:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8006110 <sinf+0x88>
 800609c:	2000      	movs	r0, #0
 800609e:	b003      	add	sp, #12
 80060a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80060a4:	f000 b88e 	b.w	80061c4 <__kernel_sinf>
 80060a8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80060ac:	d304      	bcc.n	80060b8 <sinf+0x30>
 80060ae:	ee30 0a40 	vsub.f32	s0, s0, s0
 80060b2:	b003      	add	sp, #12
 80060b4:	f85d fb04 	ldr.w	pc, [sp], #4
 80060b8:	4668      	mov	r0, sp
 80060ba:	f000 f8cb 	bl	8006254 <__ieee754_rem_pio2f>
 80060be:	f000 0003 	and.w	r0, r0, #3
 80060c2:	2801      	cmp	r0, #1
 80060c4:	d00a      	beq.n	80060dc <sinf+0x54>
 80060c6:	2802      	cmp	r0, #2
 80060c8:	d00f      	beq.n	80060ea <sinf+0x62>
 80060ca:	b9c0      	cbnz	r0, 80060fe <sinf+0x76>
 80060cc:	eddd 0a01 	vldr	s1, [sp, #4]
 80060d0:	ed9d 0a00 	vldr	s0, [sp]
 80060d4:	2001      	movs	r0, #1
 80060d6:	f000 f875 	bl	80061c4 <__kernel_sinf>
 80060da:	e7ea      	b.n	80060b2 <sinf+0x2a>
 80060dc:	eddd 0a01 	vldr	s1, [sp, #4]
 80060e0:	ed9d 0a00 	vldr	s0, [sp]
 80060e4:	f000 f816 	bl	8006114 <__kernel_cosf>
 80060e8:	e7e3      	b.n	80060b2 <sinf+0x2a>
 80060ea:	eddd 0a01 	vldr	s1, [sp, #4]
 80060ee:	ed9d 0a00 	vldr	s0, [sp]
 80060f2:	2001      	movs	r0, #1
 80060f4:	f000 f866 	bl	80061c4 <__kernel_sinf>
 80060f8:	eeb1 0a40 	vneg.f32	s0, s0
 80060fc:	e7d9      	b.n	80060b2 <sinf+0x2a>
 80060fe:	eddd 0a01 	vldr	s1, [sp, #4]
 8006102:	ed9d 0a00 	vldr	s0, [sp]
 8006106:	f000 f805 	bl	8006114 <__kernel_cosf>
 800610a:	e7f5      	b.n	80060f8 <sinf+0x70>
 800610c:	3f490fd8 	.word	0x3f490fd8
 8006110:	00000000 	.word	0x00000000

08006114 <__kernel_cosf>:
 8006114:	ee10 3a10 	vmov	r3, s0
 8006118:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800611c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8006120:	eef0 6a40 	vmov.f32	s13, s0
 8006124:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006128:	d204      	bcs.n	8006134 <__kernel_cosf+0x20>
 800612a:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800612e:	ee17 2a90 	vmov	r2, s15
 8006132:	b342      	cbz	r2, 8006186 <__kernel_cosf+0x72>
 8006134:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8006138:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80061a4 <__kernel_cosf+0x90>
 800613c:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80061a8 <__kernel_cosf+0x94>
 8006140:	4a1a      	ldr	r2, [pc, #104]	@ (80061ac <__kernel_cosf+0x98>)
 8006142:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006146:	4293      	cmp	r3, r2
 8006148:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80061b0 <__kernel_cosf+0x9c>
 800614c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006150:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80061b4 <__kernel_cosf+0xa0>
 8006154:	eea7 6a87 	vfma.f32	s12, s15, s14
 8006158:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80061b8 <__kernel_cosf+0xa4>
 800615c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006160:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 80061bc <__kernel_cosf+0xa8>
 8006164:	eea7 6a87 	vfma.f32	s12, s15, s14
 8006168:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800616c:	ee26 6a07 	vmul.f32	s12, s12, s14
 8006170:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006174:	eee7 0a06 	vfma.f32	s1, s14, s12
 8006178:	ee67 7a27 	vmul.f32	s15, s14, s15
 800617c:	d804      	bhi.n	8006188 <__kernel_cosf+0x74>
 800617e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8006182:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006186:	4770      	bx	lr
 8006188:	4a0d      	ldr	r2, [pc, #52]	@ (80061c0 <__kernel_cosf+0xac>)
 800618a:	4293      	cmp	r3, r2
 800618c:	bf9a      	itte	ls
 800618e:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8006192:	ee07 3a10 	vmovls	s14, r3
 8006196:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800619a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800619e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80061a2:	e7ec      	b.n	800617e <__kernel_cosf+0x6a>
 80061a4:	ad47d74e 	.word	0xad47d74e
 80061a8:	310f74f6 	.word	0x310f74f6
 80061ac:	3e999999 	.word	0x3e999999
 80061b0:	b493f27c 	.word	0xb493f27c
 80061b4:	37d00d01 	.word	0x37d00d01
 80061b8:	bab60b61 	.word	0xbab60b61
 80061bc:	3d2aaaab 	.word	0x3d2aaaab
 80061c0:	3f480000 	.word	0x3f480000

080061c4 <__kernel_sinf>:
 80061c4:	ee10 3a10 	vmov	r3, s0
 80061c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80061cc:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80061d0:	d204      	bcs.n	80061dc <__kernel_sinf+0x18>
 80061d2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80061d6:	ee17 3a90 	vmov	r3, s15
 80061da:	b35b      	cbz	r3, 8006234 <__kernel_sinf+0x70>
 80061dc:	ee20 7a00 	vmul.f32	s14, s0, s0
 80061e0:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8006238 <__kernel_sinf+0x74>
 80061e4:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800623c <__kernel_sinf+0x78>
 80061e8:	eea7 6a27 	vfma.f32	s12, s14, s15
 80061ec:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8006240 <__kernel_sinf+0x7c>
 80061f0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80061f4:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8006244 <__kernel_sinf+0x80>
 80061f8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80061fc:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8006248 <__kernel_sinf+0x84>
 8006200:	ee60 6a07 	vmul.f32	s13, s0, s14
 8006204:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006208:	b930      	cbnz	r0, 8006218 <__kernel_sinf+0x54>
 800620a:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800624c <__kernel_sinf+0x88>
 800620e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006212:	eea6 0a26 	vfma.f32	s0, s12, s13
 8006216:	4770      	bx	lr
 8006218:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800621c:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8006220:	eee0 7a86 	vfma.f32	s15, s1, s12
 8006224:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8006228:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8006250 <__kernel_sinf+0x8c>
 800622c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8006230:	ee30 0a60 	vsub.f32	s0, s0, s1
 8006234:	4770      	bx	lr
 8006236:	bf00      	nop
 8006238:	2f2ec9d3 	.word	0x2f2ec9d3
 800623c:	b2d72f34 	.word	0xb2d72f34
 8006240:	3638ef1b 	.word	0x3638ef1b
 8006244:	b9500d01 	.word	0xb9500d01
 8006248:	3c088889 	.word	0x3c088889
 800624c:	be2aaaab 	.word	0xbe2aaaab
 8006250:	3e2aaaab 	.word	0x3e2aaaab

08006254 <__ieee754_rem_pio2f>:
 8006254:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006256:	ee10 6a10 	vmov	r6, s0
 800625a:	4b88      	ldr	r3, [pc, #544]	@ (800647c <__ieee754_rem_pio2f+0x228>)
 800625c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8006260:	429d      	cmp	r5, r3
 8006262:	b087      	sub	sp, #28
 8006264:	4604      	mov	r4, r0
 8006266:	d805      	bhi.n	8006274 <__ieee754_rem_pio2f+0x20>
 8006268:	2300      	movs	r3, #0
 800626a:	ed80 0a00 	vstr	s0, [r0]
 800626e:	6043      	str	r3, [r0, #4]
 8006270:	2000      	movs	r0, #0
 8006272:	e022      	b.n	80062ba <__ieee754_rem_pio2f+0x66>
 8006274:	4b82      	ldr	r3, [pc, #520]	@ (8006480 <__ieee754_rem_pio2f+0x22c>)
 8006276:	429d      	cmp	r5, r3
 8006278:	d83a      	bhi.n	80062f0 <__ieee754_rem_pio2f+0x9c>
 800627a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800627e:	2e00      	cmp	r6, #0
 8006280:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8006484 <__ieee754_rem_pio2f+0x230>
 8006284:	4a80      	ldr	r2, [pc, #512]	@ (8006488 <__ieee754_rem_pio2f+0x234>)
 8006286:	f023 030f 	bic.w	r3, r3, #15
 800628a:	dd18      	ble.n	80062be <__ieee754_rem_pio2f+0x6a>
 800628c:	4293      	cmp	r3, r2
 800628e:	ee70 7a47 	vsub.f32	s15, s0, s14
 8006292:	bf09      	itett	eq
 8006294:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800648c <__ieee754_rem_pio2f+0x238>
 8006298:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8006490 <__ieee754_rem_pio2f+0x23c>
 800629c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8006494 <__ieee754_rem_pio2f+0x240>
 80062a0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80062a4:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80062a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80062ac:	ed80 7a00 	vstr	s14, [r0]
 80062b0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80062b4:	edc0 7a01 	vstr	s15, [r0, #4]
 80062b8:	2001      	movs	r0, #1
 80062ba:	b007      	add	sp, #28
 80062bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062be:	4293      	cmp	r3, r2
 80062c0:	ee70 7a07 	vadd.f32	s15, s0, s14
 80062c4:	bf09      	itett	eq
 80062c6:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800648c <__ieee754_rem_pio2f+0x238>
 80062ca:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8006490 <__ieee754_rem_pio2f+0x23c>
 80062ce:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8006494 <__ieee754_rem_pio2f+0x240>
 80062d2:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80062d6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80062da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80062de:	ed80 7a00 	vstr	s14, [r0]
 80062e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062e6:	edc0 7a01 	vstr	s15, [r0, #4]
 80062ea:	f04f 30ff 	mov.w	r0, #4294967295
 80062ee:	e7e4      	b.n	80062ba <__ieee754_rem_pio2f+0x66>
 80062f0:	4b69      	ldr	r3, [pc, #420]	@ (8006498 <__ieee754_rem_pio2f+0x244>)
 80062f2:	429d      	cmp	r5, r3
 80062f4:	d873      	bhi.n	80063de <__ieee754_rem_pio2f+0x18a>
 80062f6:	f000 f8dd 	bl	80064b4 <fabsf>
 80062fa:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800649c <__ieee754_rem_pio2f+0x248>
 80062fe:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006302:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006306:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800630a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800630e:	ee17 0a90 	vmov	r0, s15
 8006312:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8006484 <__ieee754_rem_pio2f+0x230>
 8006316:	eea7 0a67 	vfms.f32	s0, s14, s15
 800631a:	281f      	cmp	r0, #31
 800631c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8006490 <__ieee754_rem_pio2f+0x23c>
 8006320:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006324:	eeb1 6a47 	vneg.f32	s12, s14
 8006328:	ee70 6a67 	vsub.f32	s13, s0, s15
 800632c:	ee16 1a90 	vmov	r1, s13
 8006330:	dc09      	bgt.n	8006346 <__ieee754_rem_pio2f+0xf2>
 8006332:	4a5b      	ldr	r2, [pc, #364]	@ (80064a0 <__ieee754_rem_pio2f+0x24c>)
 8006334:	1e47      	subs	r7, r0, #1
 8006336:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800633a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800633e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006342:	4293      	cmp	r3, r2
 8006344:	d107      	bne.n	8006356 <__ieee754_rem_pio2f+0x102>
 8006346:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800634a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800634e:	2a08      	cmp	r2, #8
 8006350:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8006354:	dc14      	bgt.n	8006380 <__ieee754_rem_pio2f+0x12c>
 8006356:	6021      	str	r1, [r4, #0]
 8006358:	ed94 7a00 	vldr	s14, [r4]
 800635c:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006360:	2e00      	cmp	r6, #0
 8006362:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006366:	ed84 0a01 	vstr	s0, [r4, #4]
 800636a:	daa6      	bge.n	80062ba <__ieee754_rem_pio2f+0x66>
 800636c:	eeb1 7a47 	vneg.f32	s14, s14
 8006370:	eeb1 0a40 	vneg.f32	s0, s0
 8006374:	ed84 7a00 	vstr	s14, [r4]
 8006378:	ed84 0a01 	vstr	s0, [r4, #4]
 800637c:	4240      	negs	r0, r0
 800637e:	e79c      	b.n	80062ba <__ieee754_rem_pio2f+0x66>
 8006380:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800648c <__ieee754_rem_pio2f+0x238>
 8006384:	eef0 6a40 	vmov.f32	s13, s0
 8006388:	eee6 6a25 	vfma.f32	s13, s12, s11
 800638c:	ee70 7a66 	vsub.f32	s15, s0, s13
 8006390:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006394:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006494 <__ieee754_rem_pio2f+0x240>
 8006398:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800639c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80063a0:	ee15 2a90 	vmov	r2, s11
 80063a4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80063a8:	1a5b      	subs	r3, r3, r1
 80063aa:	2b19      	cmp	r3, #25
 80063ac:	dc04      	bgt.n	80063b8 <__ieee754_rem_pio2f+0x164>
 80063ae:	edc4 5a00 	vstr	s11, [r4]
 80063b2:	eeb0 0a66 	vmov.f32	s0, s13
 80063b6:	e7cf      	b.n	8006358 <__ieee754_rem_pio2f+0x104>
 80063b8:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80064a4 <__ieee754_rem_pio2f+0x250>
 80063bc:	eeb0 0a66 	vmov.f32	s0, s13
 80063c0:	eea6 0a25 	vfma.f32	s0, s12, s11
 80063c4:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80063c8:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80064a8 <__ieee754_rem_pio2f+0x254>
 80063cc:	eee6 7a25 	vfma.f32	s15, s12, s11
 80063d0:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80063d4:	ee30 7a67 	vsub.f32	s14, s0, s15
 80063d8:	ed84 7a00 	vstr	s14, [r4]
 80063dc:	e7bc      	b.n	8006358 <__ieee754_rem_pio2f+0x104>
 80063de:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80063e2:	d306      	bcc.n	80063f2 <__ieee754_rem_pio2f+0x19e>
 80063e4:	ee70 7a40 	vsub.f32	s15, s0, s0
 80063e8:	edc0 7a01 	vstr	s15, [r0, #4]
 80063ec:	edc0 7a00 	vstr	s15, [r0]
 80063f0:	e73e      	b.n	8006270 <__ieee754_rem_pio2f+0x1c>
 80063f2:	15ea      	asrs	r2, r5, #23
 80063f4:	3a86      	subs	r2, #134	@ 0x86
 80063f6:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80063fa:	ee07 3a90 	vmov	s15, r3
 80063fe:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006402:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80064ac <__ieee754_rem_pio2f+0x258>
 8006406:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800640a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800640e:	ed8d 7a03 	vstr	s14, [sp, #12]
 8006412:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006416:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800641a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800641e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006422:	ed8d 7a04 	vstr	s14, [sp, #16]
 8006426:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800642a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800642e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006432:	edcd 7a05 	vstr	s15, [sp, #20]
 8006436:	d11e      	bne.n	8006476 <__ieee754_rem_pio2f+0x222>
 8006438:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800643c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006440:	bf0c      	ite	eq
 8006442:	2301      	moveq	r3, #1
 8006444:	2302      	movne	r3, #2
 8006446:	491a      	ldr	r1, [pc, #104]	@ (80064b0 <__ieee754_rem_pio2f+0x25c>)
 8006448:	9101      	str	r1, [sp, #4]
 800644a:	2102      	movs	r1, #2
 800644c:	9100      	str	r1, [sp, #0]
 800644e:	a803      	add	r0, sp, #12
 8006450:	4621      	mov	r1, r4
 8006452:	f000 f837 	bl	80064c4 <__kernel_rem_pio2f>
 8006456:	2e00      	cmp	r6, #0
 8006458:	f6bf af2f 	bge.w	80062ba <__ieee754_rem_pio2f+0x66>
 800645c:	edd4 7a00 	vldr	s15, [r4]
 8006460:	eef1 7a67 	vneg.f32	s15, s15
 8006464:	edc4 7a00 	vstr	s15, [r4]
 8006468:	edd4 7a01 	vldr	s15, [r4, #4]
 800646c:	eef1 7a67 	vneg.f32	s15, s15
 8006470:	edc4 7a01 	vstr	s15, [r4, #4]
 8006474:	e782      	b.n	800637c <__ieee754_rem_pio2f+0x128>
 8006476:	2303      	movs	r3, #3
 8006478:	e7e5      	b.n	8006446 <__ieee754_rem_pio2f+0x1f2>
 800647a:	bf00      	nop
 800647c:	3f490fd8 	.word	0x3f490fd8
 8006480:	4016cbe3 	.word	0x4016cbe3
 8006484:	3fc90f80 	.word	0x3fc90f80
 8006488:	3fc90fd0 	.word	0x3fc90fd0
 800648c:	37354400 	.word	0x37354400
 8006490:	37354443 	.word	0x37354443
 8006494:	2e85a308 	.word	0x2e85a308
 8006498:	43490f80 	.word	0x43490f80
 800649c:	3f22f984 	.word	0x3f22f984
 80064a0:	0800b328 	.word	0x0800b328
 80064a4:	2e85a300 	.word	0x2e85a300
 80064a8:	248d3132 	.word	0x248d3132
 80064ac:	43800000 	.word	0x43800000
 80064b0:	0800b3a8 	.word	0x0800b3a8

080064b4 <fabsf>:
 80064b4:	ee10 3a10 	vmov	r3, s0
 80064b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80064bc:	ee00 3a10 	vmov	s0, r3
 80064c0:	4770      	bx	lr
	...

080064c4 <__kernel_rem_pio2f>:
 80064c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064c8:	ed2d 8b04 	vpush	{d8-d9}
 80064cc:	b0d9      	sub	sp, #356	@ 0x164
 80064ce:	4690      	mov	r8, r2
 80064d0:	9001      	str	r0, [sp, #4]
 80064d2:	4ab9      	ldr	r2, [pc, #740]	@ (80067b8 <__kernel_rem_pio2f+0x2f4>)
 80064d4:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80064d6:	f118 0f04 	cmn.w	r8, #4
 80064da:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 80064de:	460f      	mov	r7, r1
 80064e0:	f103 3bff 	add.w	fp, r3, #4294967295
 80064e4:	db27      	blt.n	8006536 <__kernel_rem_pio2f+0x72>
 80064e6:	f1b8 0203 	subs.w	r2, r8, #3
 80064ea:	bf48      	it	mi
 80064ec:	f108 0204 	addmi.w	r2, r8, #4
 80064f0:	10d2      	asrs	r2, r2, #3
 80064f2:	1c55      	adds	r5, r2, #1
 80064f4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80064f6:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 80067c8 <__kernel_rem_pio2f+0x304>
 80064fa:	00e8      	lsls	r0, r5, #3
 80064fc:	eba2 060b 	sub.w	r6, r2, fp
 8006500:	9002      	str	r0, [sp, #8]
 8006502:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8006506:	eb0a 0c0b 	add.w	ip, sl, fp
 800650a:	ac1c      	add	r4, sp, #112	@ 0x70
 800650c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8006510:	2000      	movs	r0, #0
 8006512:	4560      	cmp	r0, ip
 8006514:	dd11      	ble.n	800653a <__kernel_rem_pio2f+0x76>
 8006516:	a91c      	add	r1, sp, #112	@ 0x70
 8006518:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800651c:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8006520:	f04f 0c00 	mov.w	ip, #0
 8006524:	45d4      	cmp	ip, sl
 8006526:	dc27      	bgt.n	8006578 <__kernel_rem_pio2f+0xb4>
 8006528:	f8dd e004 	ldr.w	lr, [sp, #4]
 800652c:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 80067c8 <__kernel_rem_pio2f+0x304>
 8006530:	4606      	mov	r6, r0
 8006532:	2400      	movs	r4, #0
 8006534:	e016      	b.n	8006564 <__kernel_rem_pio2f+0xa0>
 8006536:	2200      	movs	r2, #0
 8006538:	e7db      	b.n	80064f2 <__kernel_rem_pio2f+0x2e>
 800653a:	42c6      	cmn	r6, r0
 800653c:	bf5d      	ittte	pl
 800653e:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8006542:	ee07 1a90 	vmovpl	s15, r1
 8006546:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800654a:	eef0 7a47 	vmovmi.f32	s15, s14
 800654e:	ece4 7a01 	vstmia	r4!, {s15}
 8006552:	3001      	adds	r0, #1
 8006554:	e7dd      	b.n	8006512 <__kernel_rem_pio2f+0x4e>
 8006556:	ecfe 6a01 	vldmia	lr!, {s13}
 800655a:	ed96 7a00 	vldr	s14, [r6]
 800655e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006562:	3401      	adds	r4, #1
 8006564:	455c      	cmp	r4, fp
 8006566:	f1a6 0604 	sub.w	r6, r6, #4
 800656a:	ddf4      	ble.n	8006556 <__kernel_rem_pio2f+0x92>
 800656c:	ece9 7a01 	vstmia	r9!, {s15}
 8006570:	f10c 0c01 	add.w	ip, ip, #1
 8006574:	3004      	adds	r0, #4
 8006576:	e7d5      	b.n	8006524 <__kernel_rem_pio2f+0x60>
 8006578:	a908      	add	r1, sp, #32
 800657a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800657e:	9104      	str	r1, [sp, #16]
 8006580:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8006582:	eddf 8a90 	vldr	s17, [pc, #576]	@ 80067c4 <__kernel_rem_pio2f+0x300>
 8006586:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 80067c0 <__kernel_rem_pio2f+0x2fc>
 800658a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800658e:	9203      	str	r2, [sp, #12]
 8006590:	4654      	mov	r4, sl
 8006592:	00a2      	lsls	r2, r4, #2
 8006594:	9205      	str	r2, [sp, #20]
 8006596:	aa58      	add	r2, sp, #352	@ 0x160
 8006598:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800659c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 80065a0:	a944      	add	r1, sp, #272	@ 0x110
 80065a2:	aa08      	add	r2, sp, #32
 80065a4:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80065a8:	4694      	mov	ip, r2
 80065aa:	4626      	mov	r6, r4
 80065ac:	2e00      	cmp	r6, #0
 80065ae:	f1a0 0004 	sub.w	r0, r0, #4
 80065b2:	dc4c      	bgt.n	800664e <__kernel_rem_pio2f+0x18a>
 80065b4:	4628      	mov	r0, r5
 80065b6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80065ba:	f000 f9f5 	bl	80069a8 <scalbnf>
 80065be:	eeb0 8a40 	vmov.f32	s16, s0
 80065c2:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 80065c6:	ee28 0a00 	vmul.f32	s0, s16, s0
 80065ca:	f000 fa53 	bl	8006a74 <floorf>
 80065ce:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 80065d2:	eea0 8a67 	vfms.f32	s16, s0, s15
 80065d6:	2d00      	cmp	r5, #0
 80065d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80065dc:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80065e0:	ee17 9a90 	vmov	r9, s15
 80065e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80065e8:	ee38 8a67 	vsub.f32	s16, s16, s15
 80065ec:	dd41      	ble.n	8006672 <__kernel_rem_pio2f+0x1ae>
 80065ee:	f104 3cff 	add.w	ip, r4, #4294967295
 80065f2:	a908      	add	r1, sp, #32
 80065f4:	f1c5 0e08 	rsb	lr, r5, #8
 80065f8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80065fc:	fa46 f00e 	asr.w	r0, r6, lr
 8006600:	4481      	add	r9, r0
 8006602:	fa00 f00e 	lsl.w	r0, r0, lr
 8006606:	1a36      	subs	r6, r6, r0
 8006608:	f1c5 0007 	rsb	r0, r5, #7
 800660c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8006610:	4106      	asrs	r6, r0
 8006612:	2e00      	cmp	r6, #0
 8006614:	dd3c      	ble.n	8006690 <__kernel_rem_pio2f+0x1cc>
 8006616:	f04f 0e00 	mov.w	lr, #0
 800661a:	f109 0901 	add.w	r9, r9, #1
 800661e:	4670      	mov	r0, lr
 8006620:	4574      	cmp	r4, lr
 8006622:	dc68      	bgt.n	80066f6 <__kernel_rem_pio2f+0x232>
 8006624:	2d00      	cmp	r5, #0
 8006626:	dd03      	ble.n	8006630 <__kernel_rem_pio2f+0x16c>
 8006628:	2d01      	cmp	r5, #1
 800662a:	d074      	beq.n	8006716 <__kernel_rem_pio2f+0x252>
 800662c:	2d02      	cmp	r5, #2
 800662e:	d07d      	beq.n	800672c <__kernel_rem_pio2f+0x268>
 8006630:	2e02      	cmp	r6, #2
 8006632:	d12d      	bne.n	8006690 <__kernel_rem_pio2f+0x1cc>
 8006634:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006638:	ee30 8a48 	vsub.f32	s16, s0, s16
 800663c:	b340      	cbz	r0, 8006690 <__kernel_rem_pio2f+0x1cc>
 800663e:	4628      	mov	r0, r5
 8006640:	9306      	str	r3, [sp, #24]
 8006642:	f000 f9b1 	bl	80069a8 <scalbnf>
 8006646:	9b06      	ldr	r3, [sp, #24]
 8006648:	ee38 8a40 	vsub.f32	s16, s16, s0
 800664c:	e020      	b.n	8006690 <__kernel_rem_pio2f+0x1cc>
 800664e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8006652:	3e01      	subs	r6, #1
 8006654:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006658:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800665c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8006660:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006664:	ecac 0a01 	vstmia	ip!, {s0}
 8006668:	ed90 0a00 	vldr	s0, [r0]
 800666c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006670:	e79c      	b.n	80065ac <__kernel_rem_pio2f+0xe8>
 8006672:	d105      	bne.n	8006680 <__kernel_rem_pio2f+0x1bc>
 8006674:	1e60      	subs	r0, r4, #1
 8006676:	a908      	add	r1, sp, #32
 8006678:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800667c:	11f6      	asrs	r6, r6, #7
 800667e:	e7c8      	b.n	8006612 <__kernel_rem_pio2f+0x14e>
 8006680:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006684:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8006688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800668c:	da31      	bge.n	80066f2 <__kernel_rem_pio2f+0x22e>
 800668e:	2600      	movs	r6, #0
 8006690:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006698:	f040 8098 	bne.w	80067cc <__kernel_rem_pio2f+0x308>
 800669c:	1e60      	subs	r0, r4, #1
 800669e:	2200      	movs	r2, #0
 80066a0:	4550      	cmp	r0, sl
 80066a2:	da4b      	bge.n	800673c <__kernel_rem_pio2f+0x278>
 80066a4:	2a00      	cmp	r2, #0
 80066a6:	d065      	beq.n	8006774 <__kernel_rem_pio2f+0x2b0>
 80066a8:	3c01      	subs	r4, #1
 80066aa:	ab08      	add	r3, sp, #32
 80066ac:	3d08      	subs	r5, #8
 80066ae:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d0f8      	beq.n	80066a8 <__kernel_rem_pio2f+0x1e4>
 80066b6:	4628      	mov	r0, r5
 80066b8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80066bc:	f000 f974 	bl	80069a8 <scalbnf>
 80066c0:	1c63      	adds	r3, r4, #1
 80066c2:	aa44      	add	r2, sp, #272	@ 0x110
 80066c4:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80067c4 <__kernel_rem_pio2f+0x300>
 80066c8:	0099      	lsls	r1, r3, #2
 80066ca:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80066ce:	4623      	mov	r3, r4
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	f280 80a9 	bge.w	8006828 <__kernel_rem_pio2f+0x364>
 80066d6:	4623      	mov	r3, r4
 80066d8:	2b00      	cmp	r3, #0
 80066da:	f2c0 80c7 	blt.w	800686c <__kernel_rem_pio2f+0x3a8>
 80066de:	aa44      	add	r2, sp, #272	@ 0x110
 80066e0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80066e4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 80067bc <__kernel_rem_pio2f+0x2f8>
 80066e8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 80067c8 <__kernel_rem_pio2f+0x304>
 80066ec:	2000      	movs	r0, #0
 80066ee:	1ae2      	subs	r2, r4, r3
 80066f0:	e0b1      	b.n	8006856 <__kernel_rem_pio2f+0x392>
 80066f2:	2602      	movs	r6, #2
 80066f4:	e78f      	b.n	8006616 <__kernel_rem_pio2f+0x152>
 80066f6:	f852 1b04 	ldr.w	r1, [r2], #4
 80066fa:	b948      	cbnz	r0, 8006710 <__kernel_rem_pio2f+0x24c>
 80066fc:	b121      	cbz	r1, 8006708 <__kernel_rem_pio2f+0x244>
 80066fe:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8006702:	f842 1c04 	str.w	r1, [r2, #-4]
 8006706:	2101      	movs	r1, #1
 8006708:	f10e 0e01 	add.w	lr, lr, #1
 800670c:	4608      	mov	r0, r1
 800670e:	e787      	b.n	8006620 <__kernel_rem_pio2f+0x15c>
 8006710:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8006714:	e7f5      	b.n	8006702 <__kernel_rem_pio2f+0x23e>
 8006716:	f104 3cff 	add.w	ip, r4, #4294967295
 800671a:	aa08      	add	r2, sp, #32
 800671c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8006720:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006724:	a908      	add	r1, sp, #32
 8006726:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800672a:	e781      	b.n	8006630 <__kernel_rem_pio2f+0x16c>
 800672c:	f104 3cff 	add.w	ip, r4, #4294967295
 8006730:	aa08      	add	r2, sp, #32
 8006732:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8006736:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800673a:	e7f3      	b.n	8006724 <__kernel_rem_pio2f+0x260>
 800673c:	a908      	add	r1, sp, #32
 800673e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8006742:	3801      	subs	r0, #1
 8006744:	430a      	orrs	r2, r1
 8006746:	e7ab      	b.n	80066a0 <__kernel_rem_pio2f+0x1dc>
 8006748:	3201      	adds	r2, #1
 800674a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800674e:	2e00      	cmp	r6, #0
 8006750:	d0fa      	beq.n	8006748 <__kernel_rem_pio2f+0x284>
 8006752:	9905      	ldr	r1, [sp, #20]
 8006754:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8006758:	eb0d 0001 	add.w	r0, sp, r1
 800675c:	18e6      	adds	r6, r4, r3
 800675e:	a91c      	add	r1, sp, #112	@ 0x70
 8006760:	f104 0c01 	add.w	ip, r4, #1
 8006764:	384c      	subs	r0, #76	@ 0x4c
 8006766:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800676a:	4422      	add	r2, r4
 800676c:	4562      	cmp	r2, ip
 800676e:	da04      	bge.n	800677a <__kernel_rem_pio2f+0x2b6>
 8006770:	4614      	mov	r4, r2
 8006772:	e70e      	b.n	8006592 <__kernel_rem_pio2f+0xce>
 8006774:	9804      	ldr	r0, [sp, #16]
 8006776:	2201      	movs	r2, #1
 8006778:	e7e7      	b.n	800674a <__kernel_rem_pio2f+0x286>
 800677a:	9903      	ldr	r1, [sp, #12]
 800677c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006780:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8006784:	9105      	str	r1, [sp, #20]
 8006786:	ee07 1a90 	vmov	s15, r1
 800678a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800678e:	2400      	movs	r4, #0
 8006790:	ece6 7a01 	vstmia	r6!, {s15}
 8006794:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 80067c8 <__kernel_rem_pio2f+0x304>
 8006798:	46b1      	mov	r9, r6
 800679a:	455c      	cmp	r4, fp
 800679c:	dd04      	ble.n	80067a8 <__kernel_rem_pio2f+0x2e4>
 800679e:	ece0 7a01 	vstmia	r0!, {s15}
 80067a2:	f10c 0c01 	add.w	ip, ip, #1
 80067a6:	e7e1      	b.n	800676c <__kernel_rem_pio2f+0x2a8>
 80067a8:	ecfe 6a01 	vldmia	lr!, {s13}
 80067ac:	ed39 7a01 	vldmdb	r9!, {s14}
 80067b0:	3401      	adds	r4, #1
 80067b2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80067b6:	e7f0      	b.n	800679a <__kernel_rem_pio2f+0x2d6>
 80067b8:	0800b6ec 	.word	0x0800b6ec
 80067bc:	0800b6c0 	.word	0x0800b6c0
 80067c0:	43800000 	.word	0x43800000
 80067c4:	3b800000 	.word	0x3b800000
 80067c8:	00000000 	.word	0x00000000
 80067cc:	9b02      	ldr	r3, [sp, #8]
 80067ce:	eeb0 0a48 	vmov.f32	s0, s16
 80067d2:	eba3 0008 	sub.w	r0, r3, r8
 80067d6:	f000 f8e7 	bl	80069a8 <scalbnf>
 80067da:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 80067c0 <__kernel_rem_pio2f+0x2fc>
 80067de:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80067e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067e6:	db19      	blt.n	800681c <__kernel_rem_pio2f+0x358>
 80067e8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 80067c4 <__kernel_rem_pio2f+0x300>
 80067ec:	ee60 7a27 	vmul.f32	s15, s0, s15
 80067f0:	aa08      	add	r2, sp, #32
 80067f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80067f6:	3508      	adds	r5, #8
 80067f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80067fc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8006800:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006804:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006808:	ee10 3a10 	vmov	r3, s0
 800680c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8006810:	ee17 3a90 	vmov	r3, s15
 8006814:	3401      	adds	r4, #1
 8006816:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800681a:	e74c      	b.n	80066b6 <__kernel_rem_pio2f+0x1f2>
 800681c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006820:	aa08      	add	r2, sp, #32
 8006822:	ee10 3a10 	vmov	r3, s0
 8006826:	e7f6      	b.n	8006816 <__kernel_rem_pio2f+0x352>
 8006828:	a808      	add	r0, sp, #32
 800682a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800682e:	9001      	str	r0, [sp, #4]
 8006830:	ee07 0a90 	vmov	s15, r0
 8006834:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006838:	3b01      	subs	r3, #1
 800683a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800683e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8006842:	ed62 7a01 	vstmdb	r2!, {s15}
 8006846:	e743      	b.n	80066d0 <__kernel_rem_pio2f+0x20c>
 8006848:	ecfc 6a01 	vldmia	ip!, {s13}
 800684c:	ecb5 7a01 	vldmia	r5!, {s14}
 8006850:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006854:	3001      	adds	r0, #1
 8006856:	4550      	cmp	r0, sl
 8006858:	dc01      	bgt.n	800685e <__kernel_rem_pio2f+0x39a>
 800685a:	4282      	cmp	r2, r0
 800685c:	daf4      	bge.n	8006848 <__kernel_rem_pio2f+0x384>
 800685e:	a858      	add	r0, sp, #352	@ 0x160
 8006860:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8006864:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8006868:	3b01      	subs	r3, #1
 800686a:	e735      	b.n	80066d8 <__kernel_rem_pio2f+0x214>
 800686c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800686e:	2b02      	cmp	r3, #2
 8006870:	dc09      	bgt.n	8006886 <__kernel_rem_pio2f+0x3c2>
 8006872:	2b00      	cmp	r3, #0
 8006874:	dc2b      	bgt.n	80068ce <__kernel_rem_pio2f+0x40a>
 8006876:	d044      	beq.n	8006902 <__kernel_rem_pio2f+0x43e>
 8006878:	f009 0007 	and.w	r0, r9, #7
 800687c:	b059      	add	sp, #356	@ 0x164
 800687e:	ecbd 8b04 	vpop	{d8-d9}
 8006882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006886:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8006888:	2b03      	cmp	r3, #3
 800688a:	d1f5      	bne.n	8006878 <__kernel_rem_pio2f+0x3b4>
 800688c:	aa30      	add	r2, sp, #192	@ 0xc0
 800688e:	1f0b      	subs	r3, r1, #4
 8006890:	4413      	add	r3, r2
 8006892:	461a      	mov	r2, r3
 8006894:	4620      	mov	r0, r4
 8006896:	2800      	cmp	r0, #0
 8006898:	f1a2 0204 	sub.w	r2, r2, #4
 800689c:	dc52      	bgt.n	8006944 <__kernel_rem_pio2f+0x480>
 800689e:	4622      	mov	r2, r4
 80068a0:	2a01      	cmp	r2, #1
 80068a2:	f1a3 0304 	sub.w	r3, r3, #4
 80068a6:	dc5d      	bgt.n	8006964 <__kernel_rem_pio2f+0x4a0>
 80068a8:	ab30      	add	r3, sp, #192	@ 0xc0
 80068aa:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 80067c8 <__kernel_rem_pio2f+0x304>
 80068ae:	440b      	add	r3, r1
 80068b0:	2c01      	cmp	r4, #1
 80068b2:	dc67      	bgt.n	8006984 <__kernel_rem_pio2f+0x4c0>
 80068b4:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 80068b8:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 80068bc:	2e00      	cmp	r6, #0
 80068be:	d167      	bne.n	8006990 <__kernel_rem_pio2f+0x4cc>
 80068c0:	edc7 6a00 	vstr	s13, [r7]
 80068c4:	ed87 7a01 	vstr	s14, [r7, #4]
 80068c8:	edc7 7a02 	vstr	s15, [r7, #8]
 80068cc:	e7d4      	b.n	8006878 <__kernel_rem_pio2f+0x3b4>
 80068ce:	ab30      	add	r3, sp, #192	@ 0xc0
 80068d0:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 80067c8 <__kernel_rem_pio2f+0x304>
 80068d4:	440b      	add	r3, r1
 80068d6:	4622      	mov	r2, r4
 80068d8:	2a00      	cmp	r2, #0
 80068da:	da24      	bge.n	8006926 <__kernel_rem_pio2f+0x462>
 80068dc:	b34e      	cbz	r6, 8006932 <__kernel_rem_pio2f+0x46e>
 80068de:	eef1 7a47 	vneg.f32	s15, s14
 80068e2:	edc7 7a00 	vstr	s15, [r7]
 80068e6:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80068ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80068ee:	aa31      	add	r2, sp, #196	@ 0xc4
 80068f0:	2301      	movs	r3, #1
 80068f2:	429c      	cmp	r4, r3
 80068f4:	da20      	bge.n	8006938 <__kernel_rem_pio2f+0x474>
 80068f6:	b10e      	cbz	r6, 80068fc <__kernel_rem_pio2f+0x438>
 80068f8:	eef1 7a67 	vneg.f32	s15, s15
 80068fc:	edc7 7a01 	vstr	s15, [r7, #4]
 8006900:	e7ba      	b.n	8006878 <__kernel_rem_pio2f+0x3b4>
 8006902:	ab30      	add	r3, sp, #192	@ 0xc0
 8006904:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 80067c8 <__kernel_rem_pio2f+0x304>
 8006908:	440b      	add	r3, r1
 800690a:	2c00      	cmp	r4, #0
 800690c:	da05      	bge.n	800691a <__kernel_rem_pio2f+0x456>
 800690e:	b10e      	cbz	r6, 8006914 <__kernel_rem_pio2f+0x450>
 8006910:	eef1 7a67 	vneg.f32	s15, s15
 8006914:	edc7 7a00 	vstr	s15, [r7]
 8006918:	e7ae      	b.n	8006878 <__kernel_rem_pio2f+0x3b4>
 800691a:	ed33 7a01 	vldmdb	r3!, {s14}
 800691e:	3c01      	subs	r4, #1
 8006920:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006924:	e7f1      	b.n	800690a <__kernel_rem_pio2f+0x446>
 8006926:	ed73 7a01 	vldmdb	r3!, {s15}
 800692a:	3a01      	subs	r2, #1
 800692c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006930:	e7d2      	b.n	80068d8 <__kernel_rem_pio2f+0x414>
 8006932:	eef0 7a47 	vmov.f32	s15, s14
 8006936:	e7d4      	b.n	80068e2 <__kernel_rem_pio2f+0x41e>
 8006938:	ecb2 7a01 	vldmia	r2!, {s14}
 800693c:	3301      	adds	r3, #1
 800693e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006942:	e7d6      	b.n	80068f2 <__kernel_rem_pio2f+0x42e>
 8006944:	edd2 7a00 	vldr	s15, [r2]
 8006948:	edd2 6a01 	vldr	s13, [r2, #4]
 800694c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006950:	3801      	subs	r0, #1
 8006952:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006956:	ed82 7a00 	vstr	s14, [r2]
 800695a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800695e:	edc2 7a01 	vstr	s15, [r2, #4]
 8006962:	e798      	b.n	8006896 <__kernel_rem_pio2f+0x3d2>
 8006964:	edd3 7a00 	vldr	s15, [r3]
 8006968:	edd3 6a01 	vldr	s13, [r3, #4]
 800696c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006970:	3a01      	subs	r2, #1
 8006972:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006976:	ed83 7a00 	vstr	s14, [r3]
 800697a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800697e:	edc3 7a01 	vstr	s15, [r3, #4]
 8006982:	e78d      	b.n	80068a0 <__kernel_rem_pio2f+0x3dc>
 8006984:	ed33 7a01 	vldmdb	r3!, {s14}
 8006988:	3c01      	subs	r4, #1
 800698a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800698e:	e78f      	b.n	80068b0 <__kernel_rem_pio2f+0x3ec>
 8006990:	eef1 6a66 	vneg.f32	s13, s13
 8006994:	eeb1 7a47 	vneg.f32	s14, s14
 8006998:	edc7 6a00 	vstr	s13, [r7]
 800699c:	ed87 7a01 	vstr	s14, [r7, #4]
 80069a0:	eef1 7a67 	vneg.f32	s15, s15
 80069a4:	e790      	b.n	80068c8 <__kernel_rem_pio2f+0x404>
 80069a6:	bf00      	nop

080069a8 <scalbnf>:
 80069a8:	ee10 3a10 	vmov	r3, s0
 80069ac:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80069b0:	d02b      	beq.n	8006a0a <scalbnf+0x62>
 80069b2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80069b6:	d302      	bcc.n	80069be <scalbnf+0x16>
 80069b8:	ee30 0a00 	vadd.f32	s0, s0, s0
 80069bc:	4770      	bx	lr
 80069be:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80069c2:	d123      	bne.n	8006a0c <scalbnf+0x64>
 80069c4:	4b24      	ldr	r3, [pc, #144]	@ (8006a58 <scalbnf+0xb0>)
 80069c6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8006a5c <scalbnf+0xb4>
 80069ca:	4298      	cmp	r0, r3
 80069cc:	ee20 0a27 	vmul.f32	s0, s0, s15
 80069d0:	db17      	blt.n	8006a02 <scalbnf+0x5a>
 80069d2:	ee10 3a10 	vmov	r3, s0
 80069d6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80069da:	3a19      	subs	r2, #25
 80069dc:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80069e0:	4288      	cmp	r0, r1
 80069e2:	dd15      	ble.n	8006a10 <scalbnf+0x68>
 80069e4:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8006a60 <scalbnf+0xb8>
 80069e8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8006a64 <scalbnf+0xbc>
 80069ec:	ee10 3a10 	vmov	r3, s0
 80069f0:	eeb0 7a67 	vmov.f32	s14, s15
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	bfb8      	it	lt
 80069f8:	eef0 7a66 	vmovlt.f32	s15, s13
 80069fc:	ee27 0a87 	vmul.f32	s0, s15, s14
 8006a00:	4770      	bx	lr
 8006a02:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006a68 <scalbnf+0xc0>
 8006a06:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006a0a:	4770      	bx	lr
 8006a0c:	0dd2      	lsrs	r2, r2, #23
 8006a0e:	e7e5      	b.n	80069dc <scalbnf+0x34>
 8006a10:	4410      	add	r0, r2
 8006a12:	28fe      	cmp	r0, #254	@ 0xfe
 8006a14:	dce6      	bgt.n	80069e4 <scalbnf+0x3c>
 8006a16:	2800      	cmp	r0, #0
 8006a18:	dd06      	ble.n	8006a28 <scalbnf+0x80>
 8006a1a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006a1e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8006a22:	ee00 3a10 	vmov	s0, r3
 8006a26:	4770      	bx	lr
 8006a28:	f110 0f16 	cmn.w	r0, #22
 8006a2c:	da09      	bge.n	8006a42 <scalbnf+0x9a>
 8006a2e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8006a68 <scalbnf+0xc0>
 8006a32:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8006a6c <scalbnf+0xc4>
 8006a36:	ee10 3a10 	vmov	r3, s0
 8006a3a:	eeb0 7a67 	vmov.f32	s14, s15
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	e7d9      	b.n	80069f6 <scalbnf+0x4e>
 8006a42:	3019      	adds	r0, #25
 8006a44:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006a48:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8006a4c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8006a70 <scalbnf+0xc8>
 8006a50:	ee07 3a90 	vmov	s15, r3
 8006a54:	e7d7      	b.n	8006a06 <scalbnf+0x5e>
 8006a56:	bf00      	nop
 8006a58:	ffff3cb0 	.word	0xffff3cb0
 8006a5c:	4c000000 	.word	0x4c000000
 8006a60:	7149f2ca 	.word	0x7149f2ca
 8006a64:	f149f2ca 	.word	0xf149f2ca
 8006a68:	0da24260 	.word	0x0da24260
 8006a6c:	8da24260 	.word	0x8da24260
 8006a70:	33000000 	.word	0x33000000

08006a74 <floorf>:
 8006a74:	ee10 3a10 	vmov	r3, s0
 8006a78:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006a7c:	3a7f      	subs	r2, #127	@ 0x7f
 8006a7e:	2a16      	cmp	r2, #22
 8006a80:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006a84:	dc2b      	bgt.n	8006ade <floorf+0x6a>
 8006a86:	2a00      	cmp	r2, #0
 8006a88:	da12      	bge.n	8006ab0 <floorf+0x3c>
 8006a8a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006af0 <floorf+0x7c>
 8006a8e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006a92:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a9a:	dd06      	ble.n	8006aaa <floorf+0x36>
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	da24      	bge.n	8006aea <floorf+0x76>
 8006aa0:	2900      	cmp	r1, #0
 8006aa2:	4b14      	ldr	r3, [pc, #80]	@ (8006af4 <floorf+0x80>)
 8006aa4:	bf08      	it	eq
 8006aa6:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8006aaa:	ee00 3a10 	vmov	s0, r3
 8006aae:	4770      	bx	lr
 8006ab0:	4911      	ldr	r1, [pc, #68]	@ (8006af8 <floorf+0x84>)
 8006ab2:	4111      	asrs	r1, r2
 8006ab4:	420b      	tst	r3, r1
 8006ab6:	d0fa      	beq.n	8006aae <floorf+0x3a>
 8006ab8:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8006af0 <floorf+0x7c>
 8006abc:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006ac0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ac8:	ddef      	ble.n	8006aaa <floorf+0x36>
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	bfbe      	ittt	lt
 8006ace:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8006ad2:	fa40 f202 	asrlt.w	r2, r0, r2
 8006ad6:	189b      	addlt	r3, r3, r2
 8006ad8:	ea23 0301 	bic.w	r3, r3, r1
 8006adc:	e7e5      	b.n	8006aaa <floorf+0x36>
 8006ade:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8006ae2:	d3e4      	bcc.n	8006aae <floorf+0x3a>
 8006ae4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006ae8:	4770      	bx	lr
 8006aea:	2300      	movs	r3, #0
 8006aec:	e7dd      	b.n	8006aaa <floorf+0x36>
 8006aee:	bf00      	nop
 8006af0:	7149f2ca 	.word	0x7149f2ca
 8006af4:	bf800000 	.word	0xbf800000
 8006af8:	007fffff 	.word	0x007fffff

08006afc <sulp>:
 8006afc:	b570      	push	{r4, r5, r6, lr}
 8006afe:	4604      	mov	r4, r0
 8006b00:	460d      	mov	r5, r1
 8006b02:	ec45 4b10 	vmov	d0, r4, r5
 8006b06:	4616      	mov	r6, r2
 8006b08:	f003 fcc6 	bl	800a498 <__ulp>
 8006b0c:	ec51 0b10 	vmov	r0, r1, d0
 8006b10:	b17e      	cbz	r6, 8006b32 <sulp+0x36>
 8006b12:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006b16:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	dd09      	ble.n	8006b32 <sulp+0x36>
 8006b1e:	051b      	lsls	r3, r3, #20
 8006b20:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006b24:	2400      	movs	r4, #0
 8006b26:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006b2a:	4622      	mov	r2, r4
 8006b2c:	462b      	mov	r3, r5
 8006b2e:	f7f9 fd63 	bl	80005f8 <__aeabi_dmul>
 8006b32:	ec41 0b10 	vmov	d0, r0, r1
 8006b36:	bd70      	pop	{r4, r5, r6, pc}

08006b38 <_strtod_l>:
 8006b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b3c:	b09f      	sub	sp, #124	@ 0x7c
 8006b3e:	460c      	mov	r4, r1
 8006b40:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006b42:	2200      	movs	r2, #0
 8006b44:	921a      	str	r2, [sp, #104]	@ 0x68
 8006b46:	9005      	str	r0, [sp, #20]
 8006b48:	f04f 0a00 	mov.w	sl, #0
 8006b4c:	f04f 0b00 	mov.w	fp, #0
 8006b50:	460a      	mov	r2, r1
 8006b52:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b54:	7811      	ldrb	r1, [r2, #0]
 8006b56:	292b      	cmp	r1, #43	@ 0x2b
 8006b58:	d04a      	beq.n	8006bf0 <_strtod_l+0xb8>
 8006b5a:	d838      	bhi.n	8006bce <_strtod_l+0x96>
 8006b5c:	290d      	cmp	r1, #13
 8006b5e:	d832      	bhi.n	8006bc6 <_strtod_l+0x8e>
 8006b60:	2908      	cmp	r1, #8
 8006b62:	d832      	bhi.n	8006bca <_strtod_l+0x92>
 8006b64:	2900      	cmp	r1, #0
 8006b66:	d03b      	beq.n	8006be0 <_strtod_l+0xa8>
 8006b68:	2200      	movs	r2, #0
 8006b6a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006b6c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006b6e:	782a      	ldrb	r2, [r5, #0]
 8006b70:	2a30      	cmp	r2, #48	@ 0x30
 8006b72:	f040 80b3 	bne.w	8006cdc <_strtod_l+0x1a4>
 8006b76:	786a      	ldrb	r2, [r5, #1]
 8006b78:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006b7c:	2a58      	cmp	r2, #88	@ 0x58
 8006b7e:	d16e      	bne.n	8006c5e <_strtod_l+0x126>
 8006b80:	9302      	str	r3, [sp, #8]
 8006b82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b84:	9301      	str	r3, [sp, #4]
 8006b86:	ab1a      	add	r3, sp, #104	@ 0x68
 8006b88:	9300      	str	r3, [sp, #0]
 8006b8a:	4a8e      	ldr	r2, [pc, #568]	@ (8006dc4 <_strtod_l+0x28c>)
 8006b8c:	9805      	ldr	r0, [sp, #20]
 8006b8e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006b90:	a919      	add	r1, sp, #100	@ 0x64
 8006b92:	f002 fd73 	bl	800967c <__gethex>
 8006b96:	f010 060f 	ands.w	r6, r0, #15
 8006b9a:	4604      	mov	r4, r0
 8006b9c:	d005      	beq.n	8006baa <_strtod_l+0x72>
 8006b9e:	2e06      	cmp	r6, #6
 8006ba0:	d128      	bne.n	8006bf4 <_strtod_l+0xbc>
 8006ba2:	3501      	adds	r5, #1
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	9519      	str	r5, [sp, #100]	@ 0x64
 8006ba8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006baa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	f040 858e 	bne.w	80076ce <_strtod_l+0xb96>
 8006bb2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006bb4:	b1cb      	cbz	r3, 8006bea <_strtod_l+0xb2>
 8006bb6:	4652      	mov	r2, sl
 8006bb8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8006bbc:	ec43 2b10 	vmov	d0, r2, r3
 8006bc0:	b01f      	add	sp, #124	@ 0x7c
 8006bc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bc6:	2920      	cmp	r1, #32
 8006bc8:	d1ce      	bne.n	8006b68 <_strtod_l+0x30>
 8006bca:	3201      	adds	r2, #1
 8006bcc:	e7c1      	b.n	8006b52 <_strtod_l+0x1a>
 8006bce:	292d      	cmp	r1, #45	@ 0x2d
 8006bd0:	d1ca      	bne.n	8006b68 <_strtod_l+0x30>
 8006bd2:	2101      	movs	r1, #1
 8006bd4:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006bd6:	1c51      	adds	r1, r2, #1
 8006bd8:	9119      	str	r1, [sp, #100]	@ 0x64
 8006bda:	7852      	ldrb	r2, [r2, #1]
 8006bdc:	2a00      	cmp	r2, #0
 8006bde:	d1c5      	bne.n	8006b6c <_strtod_l+0x34>
 8006be0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006be2:	9419      	str	r4, [sp, #100]	@ 0x64
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	f040 8570 	bne.w	80076ca <_strtod_l+0xb92>
 8006bea:	4652      	mov	r2, sl
 8006bec:	465b      	mov	r3, fp
 8006bee:	e7e5      	b.n	8006bbc <_strtod_l+0x84>
 8006bf0:	2100      	movs	r1, #0
 8006bf2:	e7ef      	b.n	8006bd4 <_strtod_l+0x9c>
 8006bf4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006bf6:	b13a      	cbz	r2, 8006c08 <_strtod_l+0xd0>
 8006bf8:	2135      	movs	r1, #53	@ 0x35
 8006bfa:	a81c      	add	r0, sp, #112	@ 0x70
 8006bfc:	f003 fd46 	bl	800a68c <__copybits>
 8006c00:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006c02:	9805      	ldr	r0, [sp, #20]
 8006c04:	f003 f914 	bl	8009e30 <_Bfree>
 8006c08:	3e01      	subs	r6, #1
 8006c0a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006c0c:	2e04      	cmp	r6, #4
 8006c0e:	d806      	bhi.n	8006c1e <_strtod_l+0xe6>
 8006c10:	e8df f006 	tbb	[pc, r6]
 8006c14:	201d0314 	.word	0x201d0314
 8006c18:	14          	.byte	0x14
 8006c19:	00          	.byte	0x00
 8006c1a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006c1e:	05e1      	lsls	r1, r4, #23
 8006c20:	bf48      	it	mi
 8006c22:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006c26:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006c2a:	0d1b      	lsrs	r3, r3, #20
 8006c2c:	051b      	lsls	r3, r3, #20
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1bb      	bne.n	8006baa <_strtod_l+0x72>
 8006c32:	f001 fdd7 	bl	80087e4 <__errno>
 8006c36:	2322      	movs	r3, #34	@ 0x22
 8006c38:	6003      	str	r3, [r0, #0]
 8006c3a:	e7b6      	b.n	8006baa <_strtod_l+0x72>
 8006c3c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006c40:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006c44:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006c48:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006c4c:	e7e7      	b.n	8006c1e <_strtod_l+0xe6>
 8006c4e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8006dcc <_strtod_l+0x294>
 8006c52:	e7e4      	b.n	8006c1e <_strtod_l+0xe6>
 8006c54:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006c58:	f04f 3aff 	mov.w	sl, #4294967295
 8006c5c:	e7df      	b.n	8006c1e <_strtod_l+0xe6>
 8006c5e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c60:	1c5a      	adds	r2, r3, #1
 8006c62:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c64:	785b      	ldrb	r3, [r3, #1]
 8006c66:	2b30      	cmp	r3, #48	@ 0x30
 8006c68:	d0f9      	beq.n	8006c5e <_strtod_l+0x126>
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d09d      	beq.n	8006baa <_strtod_l+0x72>
 8006c6e:	2301      	movs	r3, #1
 8006c70:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c74:	930c      	str	r3, [sp, #48]	@ 0x30
 8006c76:	2300      	movs	r3, #0
 8006c78:	9308      	str	r3, [sp, #32]
 8006c7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c7c:	461f      	mov	r7, r3
 8006c7e:	220a      	movs	r2, #10
 8006c80:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006c82:	7805      	ldrb	r5, [r0, #0]
 8006c84:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006c88:	b2d9      	uxtb	r1, r3
 8006c8a:	2909      	cmp	r1, #9
 8006c8c:	d928      	bls.n	8006ce0 <_strtod_l+0x1a8>
 8006c8e:	494e      	ldr	r1, [pc, #312]	@ (8006dc8 <_strtod_l+0x290>)
 8006c90:	2201      	movs	r2, #1
 8006c92:	f001 fd4a 	bl	800872a <strncmp>
 8006c96:	2800      	cmp	r0, #0
 8006c98:	d032      	beq.n	8006d00 <_strtod_l+0x1c8>
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	462a      	mov	r2, r5
 8006c9e:	4681      	mov	r9, r0
 8006ca0:	463d      	mov	r5, r7
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	2a65      	cmp	r2, #101	@ 0x65
 8006ca6:	d001      	beq.n	8006cac <_strtod_l+0x174>
 8006ca8:	2a45      	cmp	r2, #69	@ 0x45
 8006caa:	d114      	bne.n	8006cd6 <_strtod_l+0x19e>
 8006cac:	b91d      	cbnz	r5, 8006cb6 <_strtod_l+0x17e>
 8006cae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006cb0:	4302      	orrs	r2, r0
 8006cb2:	d095      	beq.n	8006be0 <_strtod_l+0xa8>
 8006cb4:	2500      	movs	r5, #0
 8006cb6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006cb8:	1c62      	adds	r2, r4, #1
 8006cba:	9219      	str	r2, [sp, #100]	@ 0x64
 8006cbc:	7862      	ldrb	r2, [r4, #1]
 8006cbe:	2a2b      	cmp	r2, #43	@ 0x2b
 8006cc0:	d077      	beq.n	8006db2 <_strtod_l+0x27a>
 8006cc2:	2a2d      	cmp	r2, #45	@ 0x2d
 8006cc4:	d07b      	beq.n	8006dbe <_strtod_l+0x286>
 8006cc6:	f04f 0c00 	mov.w	ip, #0
 8006cca:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006cce:	2909      	cmp	r1, #9
 8006cd0:	f240 8082 	bls.w	8006dd8 <_strtod_l+0x2a0>
 8006cd4:	9419      	str	r4, [sp, #100]	@ 0x64
 8006cd6:	f04f 0800 	mov.w	r8, #0
 8006cda:	e0a2      	b.n	8006e22 <_strtod_l+0x2ea>
 8006cdc:	2300      	movs	r3, #0
 8006cde:	e7c7      	b.n	8006c70 <_strtod_l+0x138>
 8006ce0:	2f08      	cmp	r7, #8
 8006ce2:	bfd5      	itete	le
 8006ce4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006ce6:	9908      	ldrgt	r1, [sp, #32]
 8006ce8:	fb02 3301 	mlale	r3, r2, r1, r3
 8006cec:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006cf0:	f100 0001 	add.w	r0, r0, #1
 8006cf4:	bfd4      	ite	le
 8006cf6:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006cf8:	9308      	strgt	r3, [sp, #32]
 8006cfa:	3701      	adds	r7, #1
 8006cfc:	9019      	str	r0, [sp, #100]	@ 0x64
 8006cfe:	e7bf      	b.n	8006c80 <_strtod_l+0x148>
 8006d00:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d02:	1c5a      	adds	r2, r3, #1
 8006d04:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d06:	785a      	ldrb	r2, [r3, #1]
 8006d08:	b37f      	cbz	r7, 8006d6a <_strtod_l+0x232>
 8006d0a:	4681      	mov	r9, r0
 8006d0c:	463d      	mov	r5, r7
 8006d0e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006d12:	2b09      	cmp	r3, #9
 8006d14:	d912      	bls.n	8006d3c <_strtod_l+0x204>
 8006d16:	2301      	movs	r3, #1
 8006d18:	e7c4      	b.n	8006ca4 <_strtod_l+0x16c>
 8006d1a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d1c:	1c5a      	adds	r2, r3, #1
 8006d1e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d20:	785a      	ldrb	r2, [r3, #1]
 8006d22:	3001      	adds	r0, #1
 8006d24:	2a30      	cmp	r2, #48	@ 0x30
 8006d26:	d0f8      	beq.n	8006d1a <_strtod_l+0x1e2>
 8006d28:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006d2c:	2b08      	cmp	r3, #8
 8006d2e:	f200 84d3 	bhi.w	80076d8 <_strtod_l+0xba0>
 8006d32:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d34:	930c      	str	r3, [sp, #48]	@ 0x30
 8006d36:	4681      	mov	r9, r0
 8006d38:	2000      	movs	r0, #0
 8006d3a:	4605      	mov	r5, r0
 8006d3c:	3a30      	subs	r2, #48	@ 0x30
 8006d3e:	f100 0301 	add.w	r3, r0, #1
 8006d42:	d02a      	beq.n	8006d9a <_strtod_l+0x262>
 8006d44:	4499      	add	r9, r3
 8006d46:	eb00 0c05 	add.w	ip, r0, r5
 8006d4a:	462b      	mov	r3, r5
 8006d4c:	210a      	movs	r1, #10
 8006d4e:	4563      	cmp	r3, ip
 8006d50:	d10d      	bne.n	8006d6e <_strtod_l+0x236>
 8006d52:	1c69      	adds	r1, r5, #1
 8006d54:	4401      	add	r1, r0
 8006d56:	4428      	add	r0, r5
 8006d58:	2808      	cmp	r0, #8
 8006d5a:	dc16      	bgt.n	8006d8a <_strtod_l+0x252>
 8006d5c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006d5e:	230a      	movs	r3, #10
 8006d60:	fb03 2300 	mla	r3, r3, r0, r2
 8006d64:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d66:	2300      	movs	r3, #0
 8006d68:	e018      	b.n	8006d9c <_strtod_l+0x264>
 8006d6a:	4638      	mov	r0, r7
 8006d6c:	e7da      	b.n	8006d24 <_strtod_l+0x1ec>
 8006d6e:	2b08      	cmp	r3, #8
 8006d70:	f103 0301 	add.w	r3, r3, #1
 8006d74:	dc03      	bgt.n	8006d7e <_strtod_l+0x246>
 8006d76:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006d78:	434e      	muls	r6, r1
 8006d7a:	960a      	str	r6, [sp, #40]	@ 0x28
 8006d7c:	e7e7      	b.n	8006d4e <_strtod_l+0x216>
 8006d7e:	2b10      	cmp	r3, #16
 8006d80:	bfde      	ittt	le
 8006d82:	9e08      	ldrle	r6, [sp, #32]
 8006d84:	434e      	mulle	r6, r1
 8006d86:	9608      	strle	r6, [sp, #32]
 8006d88:	e7e1      	b.n	8006d4e <_strtod_l+0x216>
 8006d8a:	280f      	cmp	r0, #15
 8006d8c:	dceb      	bgt.n	8006d66 <_strtod_l+0x22e>
 8006d8e:	9808      	ldr	r0, [sp, #32]
 8006d90:	230a      	movs	r3, #10
 8006d92:	fb03 2300 	mla	r3, r3, r0, r2
 8006d96:	9308      	str	r3, [sp, #32]
 8006d98:	e7e5      	b.n	8006d66 <_strtod_l+0x22e>
 8006d9a:	4629      	mov	r1, r5
 8006d9c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006d9e:	1c50      	adds	r0, r2, #1
 8006da0:	9019      	str	r0, [sp, #100]	@ 0x64
 8006da2:	7852      	ldrb	r2, [r2, #1]
 8006da4:	4618      	mov	r0, r3
 8006da6:	460d      	mov	r5, r1
 8006da8:	e7b1      	b.n	8006d0e <_strtod_l+0x1d6>
 8006daa:	f04f 0900 	mov.w	r9, #0
 8006dae:	2301      	movs	r3, #1
 8006db0:	e77d      	b.n	8006cae <_strtod_l+0x176>
 8006db2:	f04f 0c00 	mov.w	ip, #0
 8006db6:	1ca2      	adds	r2, r4, #2
 8006db8:	9219      	str	r2, [sp, #100]	@ 0x64
 8006dba:	78a2      	ldrb	r2, [r4, #2]
 8006dbc:	e785      	b.n	8006cca <_strtod_l+0x192>
 8006dbe:	f04f 0c01 	mov.w	ip, #1
 8006dc2:	e7f8      	b.n	8006db6 <_strtod_l+0x27e>
 8006dc4:	0800b710 	.word	0x0800b710
 8006dc8:	0800b6f8 	.word	0x0800b6f8
 8006dcc:	7ff00000 	.word	0x7ff00000
 8006dd0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006dd2:	1c51      	adds	r1, r2, #1
 8006dd4:	9119      	str	r1, [sp, #100]	@ 0x64
 8006dd6:	7852      	ldrb	r2, [r2, #1]
 8006dd8:	2a30      	cmp	r2, #48	@ 0x30
 8006dda:	d0f9      	beq.n	8006dd0 <_strtod_l+0x298>
 8006ddc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006de0:	2908      	cmp	r1, #8
 8006de2:	f63f af78 	bhi.w	8006cd6 <_strtod_l+0x19e>
 8006de6:	3a30      	subs	r2, #48	@ 0x30
 8006de8:	920e      	str	r2, [sp, #56]	@ 0x38
 8006dea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006dec:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006dee:	f04f 080a 	mov.w	r8, #10
 8006df2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006df4:	1c56      	adds	r6, r2, #1
 8006df6:	9619      	str	r6, [sp, #100]	@ 0x64
 8006df8:	7852      	ldrb	r2, [r2, #1]
 8006dfa:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006dfe:	f1be 0f09 	cmp.w	lr, #9
 8006e02:	d939      	bls.n	8006e78 <_strtod_l+0x340>
 8006e04:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006e06:	1a76      	subs	r6, r6, r1
 8006e08:	2e08      	cmp	r6, #8
 8006e0a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006e0e:	dc03      	bgt.n	8006e18 <_strtod_l+0x2e0>
 8006e10:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006e12:	4588      	cmp	r8, r1
 8006e14:	bfa8      	it	ge
 8006e16:	4688      	movge	r8, r1
 8006e18:	f1bc 0f00 	cmp.w	ip, #0
 8006e1c:	d001      	beq.n	8006e22 <_strtod_l+0x2ea>
 8006e1e:	f1c8 0800 	rsb	r8, r8, #0
 8006e22:	2d00      	cmp	r5, #0
 8006e24:	d14e      	bne.n	8006ec4 <_strtod_l+0x38c>
 8006e26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006e28:	4308      	orrs	r0, r1
 8006e2a:	f47f aebe 	bne.w	8006baa <_strtod_l+0x72>
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	f47f aed6 	bne.w	8006be0 <_strtod_l+0xa8>
 8006e34:	2a69      	cmp	r2, #105	@ 0x69
 8006e36:	d028      	beq.n	8006e8a <_strtod_l+0x352>
 8006e38:	dc25      	bgt.n	8006e86 <_strtod_l+0x34e>
 8006e3a:	2a49      	cmp	r2, #73	@ 0x49
 8006e3c:	d025      	beq.n	8006e8a <_strtod_l+0x352>
 8006e3e:	2a4e      	cmp	r2, #78	@ 0x4e
 8006e40:	f47f aece 	bne.w	8006be0 <_strtod_l+0xa8>
 8006e44:	499b      	ldr	r1, [pc, #620]	@ (80070b4 <_strtod_l+0x57c>)
 8006e46:	a819      	add	r0, sp, #100	@ 0x64
 8006e48:	f002 fe3a 	bl	8009ac0 <__match>
 8006e4c:	2800      	cmp	r0, #0
 8006e4e:	f43f aec7 	beq.w	8006be0 <_strtod_l+0xa8>
 8006e52:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	2b28      	cmp	r3, #40	@ 0x28
 8006e58:	d12e      	bne.n	8006eb8 <_strtod_l+0x380>
 8006e5a:	4997      	ldr	r1, [pc, #604]	@ (80070b8 <_strtod_l+0x580>)
 8006e5c:	aa1c      	add	r2, sp, #112	@ 0x70
 8006e5e:	a819      	add	r0, sp, #100	@ 0x64
 8006e60:	f002 fe42 	bl	8009ae8 <__hexnan>
 8006e64:	2805      	cmp	r0, #5
 8006e66:	d127      	bne.n	8006eb8 <_strtod_l+0x380>
 8006e68:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006e6a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006e6e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006e72:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006e76:	e698      	b.n	8006baa <_strtod_l+0x72>
 8006e78:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006e7a:	fb08 2101 	mla	r1, r8, r1, r2
 8006e7e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006e82:	920e      	str	r2, [sp, #56]	@ 0x38
 8006e84:	e7b5      	b.n	8006df2 <_strtod_l+0x2ba>
 8006e86:	2a6e      	cmp	r2, #110	@ 0x6e
 8006e88:	e7da      	b.n	8006e40 <_strtod_l+0x308>
 8006e8a:	498c      	ldr	r1, [pc, #560]	@ (80070bc <_strtod_l+0x584>)
 8006e8c:	a819      	add	r0, sp, #100	@ 0x64
 8006e8e:	f002 fe17 	bl	8009ac0 <__match>
 8006e92:	2800      	cmp	r0, #0
 8006e94:	f43f aea4 	beq.w	8006be0 <_strtod_l+0xa8>
 8006e98:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e9a:	4989      	ldr	r1, [pc, #548]	@ (80070c0 <_strtod_l+0x588>)
 8006e9c:	3b01      	subs	r3, #1
 8006e9e:	a819      	add	r0, sp, #100	@ 0x64
 8006ea0:	9319      	str	r3, [sp, #100]	@ 0x64
 8006ea2:	f002 fe0d 	bl	8009ac0 <__match>
 8006ea6:	b910      	cbnz	r0, 8006eae <_strtod_l+0x376>
 8006ea8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006eaa:	3301      	adds	r3, #1
 8006eac:	9319      	str	r3, [sp, #100]	@ 0x64
 8006eae:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80070d0 <_strtod_l+0x598>
 8006eb2:	f04f 0a00 	mov.w	sl, #0
 8006eb6:	e678      	b.n	8006baa <_strtod_l+0x72>
 8006eb8:	4882      	ldr	r0, [pc, #520]	@ (80070c4 <_strtod_l+0x58c>)
 8006eba:	f001 fcd1 	bl	8008860 <nan>
 8006ebe:	ec5b ab10 	vmov	sl, fp, d0
 8006ec2:	e672      	b.n	8006baa <_strtod_l+0x72>
 8006ec4:	eba8 0309 	sub.w	r3, r8, r9
 8006ec8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006eca:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ecc:	2f00      	cmp	r7, #0
 8006ece:	bf08      	it	eq
 8006ed0:	462f      	moveq	r7, r5
 8006ed2:	2d10      	cmp	r5, #16
 8006ed4:	462c      	mov	r4, r5
 8006ed6:	bfa8      	it	ge
 8006ed8:	2410      	movge	r4, #16
 8006eda:	f7f9 fb13 	bl	8000504 <__aeabi_ui2d>
 8006ede:	2d09      	cmp	r5, #9
 8006ee0:	4682      	mov	sl, r0
 8006ee2:	468b      	mov	fp, r1
 8006ee4:	dc13      	bgt.n	8006f0e <_strtod_l+0x3d6>
 8006ee6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	f43f ae5e 	beq.w	8006baa <_strtod_l+0x72>
 8006eee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ef0:	dd78      	ble.n	8006fe4 <_strtod_l+0x4ac>
 8006ef2:	2b16      	cmp	r3, #22
 8006ef4:	dc5f      	bgt.n	8006fb6 <_strtod_l+0x47e>
 8006ef6:	4974      	ldr	r1, [pc, #464]	@ (80070c8 <_strtod_l+0x590>)
 8006ef8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006efc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f00:	4652      	mov	r2, sl
 8006f02:	465b      	mov	r3, fp
 8006f04:	f7f9 fb78 	bl	80005f8 <__aeabi_dmul>
 8006f08:	4682      	mov	sl, r0
 8006f0a:	468b      	mov	fp, r1
 8006f0c:	e64d      	b.n	8006baa <_strtod_l+0x72>
 8006f0e:	4b6e      	ldr	r3, [pc, #440]	@ (80070c8 <_strtod_l+0x590>)
 8006f10:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006f14:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006f18:	f7f9 fb6e 	bl	80005f8 <__aeabi_dmul>
 8006f1c:	4682      	mov	sl, r0
 8006f1e:	9808      	ldr	r0, [sp, #32]
 8006f20:	468b      	mov	fp, r1
 8006f22:	f7f9 faef 	bl	8000504 <__aeabi_ui2d>
 8006f26:	4602      	mov	r2, r0
 8006f28:	460b      	mov	r3, r1
 8006f2a:	4650      	mov	r0, sl
 8006f2c:	4659      	mov	r1, fp
 8006f2e:	f7f9 f9ad 	bl	800028c <__adddf3>
 8006f32:	2d0f      	cmp	r5, #15
 8006f34:	4682      	mov	sl, r0
 8006f36:	468b      	mov	fp, r1
 8006f38:	ddd5      	ble.n	8006ee6 <_strtod_l+0x3ae>
 8006f3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f3c:	1b2c      	subs	r4, r5, r4
 8006f3e:	441c      	add	r4, r3
 8006f40:	2c00      	cmp	r4, #0
 8006f42:	f340 8096 	ble.w	8007072 <_strtod_l+0x53a>
 8006f46:	f014 030f 	ands.w	r3, r4, #15
 8006f4a:	d00a      	beq.n	8006f62 <_strtod_l+0x42a>
 8006f4c:	495e      	ldr	r1, [pc, #376]	@ (80070c8 <_strtod_l+0x590>)
 8006f4e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006f52:	4652      	mov	r2, sl
 8006f54:	465b      	mov	r3, fp
 8006f56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f5a:	f7f9 fb4d 	bl	80005f8 <__aeabi_dmul>
 8006f5e:	4682      	mov	sl, r0
 8006f60:	468b      	mov	fp, r1
 8006f62:	f034 040f 	bics.w	r4, r4, #15
 8006f66:	d073      	beq.n	8007050 <_strtod_l+0x518>
 8006f68:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006f6c:	dd48      	ble.n	8007000 <_strtod_l+0x4c8>
 8006f6e:	2400      	movs	r4, #0
 8006f70:	46a0      	mov	r8, r4
 8006f72:	940a      	str	r4, [sp, #40]	@ 0x28
 8006f74:	46a1      	mov	r9, r4
 8006f76:	9a05      	ldr	r2, [sp, #20]
 8006f78:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80070d0 <_strtod_l+0x598>
 8006f7c:	2322      	movs	r3, #34	@ 0x22
 8006f7e:	6013      	str	r3, [r2, #0]
 8006f80:	f04f 0a00 	mov.w	sl, #0
 8006f84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	f43f ae0f 	beq.w	8006baa <_strtod_l+0x72>
 8006f8c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006f8e:	9805      	ldr	r0, [sp, #20]
 8006f90:	f002 ff4e 	bl	8009e30 <_Bfree>
 8006f94:	9805      	ldr	r0, [sp, #20]
 8006f96:	4649      	mov	r1, r9
 8006f98:	f002 ff4a 	bl	8009e30 <_Bfree>
 8006f9c:	9805      	ldr	r0, [sp, #20]
 8006f9e:	4641      	mov	r1, r8
 8006fa0:	f002 ff46 	bl	8009e30 <_Bfree>
 8006fa4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006fa6:	9805      	ldr	r0, [sp, #20]
 8006fa8:	f002 ff42 	bl	8009e30 <_Bfree>
 8006fac:	9805      	ldr	r0, [sp, #20]
 8006fae:	4621      	mov	r1, r4
 8006fb0:	f002 ff3e 	bl	8009e30 <_Bfree>
 8006fb4:	e5f9      	b.n	8006baa <_strtod_l+0x72>
 8006fb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fb8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	dbbc      	blt.n	8006f3a <_strtod_l+0x402>
 8006fc0:	4c41      	ldr	r4, [pc, #260]	@ (80070c8 <_strtod_l+0x590>)
 8006fc2:	f1c5 050f 	rsb	r5, r5, #15
 8006fc6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006fca:	4652      	mov	r2, sl
 8006fcc:	465b      	mov	r3, fp
 8006fce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fd2:	f7f9 fb11 	bl	80005f8 <__aeabi_dmul>
 8006fd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fd8:	1b5d      	subs	r5, r3, r5
 8006fda:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006fde:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006fe2:	e78f      	b.n	8006f04 <_strtod_l+0x3cc>
 8006fe4:	3316      	adds	r3, #22
 8006fe6:	dba8      	blt.n	8006f3a <_strtod_l+0x402>
 8006fe8:	4b37      	ldr	r3, [pc, #220]	@ (80070c8 <_strtod_l+0x590>)
 8006fea:	eba9 0808 	sub.w	r8, r9, r8
 8006fee:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006ff2:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006ff6:	4650      	mov	r0, sl
 8006ff8:	4659      	mov	r1, fp
 8006ffa:	f7f9 fc27 	bl	800084c <__aeabi_ddiv>
 8006ffe:	e783      	b.n	8006f08 <_strtod_l+0x3d0>
 8007000:	4b32      	ldr	r3, [pc, #200]	@ (80070cc <_strtod_l+0x594>)
 8007002:	9308      	str	r3, [sp, #32]
 8007004:	2300      	movs	r3, #0
 8007006:	1124      	asrs	r4, r4, #4
 8007008:	4650      	mov	r0, sl
 800700a:	4659      	mov	r1, fp
 800700c:	461e      	mov	r6, r3
 800700e:	2c01      	cmp	r4, #1
 8007010:	dc21      	bgt.n	8007056 <_strtod_l+0x51e>
 8007012:	b10b      	cbz	r3, 8007018 <_strtod_l+0x4e0>
 8007014:	4682      	mov	sl, r0
 8007016:	468b      	mov	fp, r1
 8007018:	492c      	ldr	r1, [pc, #176]	@ (80070cc <_strtod_l+0x594>)
 800701a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800701e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007022:	4652      	mov	r2, sl
 8007024:	465b      	mov	r3, fp
 8007026:	e9d1 0100 	ldrd	r0, r1, [r1]
 800702a:	f7f9 fae5 	bl	80005f8 <__aeabi_dmul>
 800702e:	4b28      	ldr	r3, [pc, #160]	@ (80070d0 <_strtod_l+0x598>)
 8007030:	460a      	mov	r2, r1
 8007032:	400b      	ands	r3, r1
 8007034:	4927      	ldr	r1, [pc, #156]	@ (80070d4 <_strtod_l+0x59c>)
 8007036:	428b      	cmp	r3, r1
 8007038:	4682      	mov	sl, r0
 800703a:	d898      	bhi.n	8006f6e <_strtod_l+0x436>
 800703c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007040:	428b      	cmp	r3, r1
 8007042:	bf86      	itte	hi
 8007044:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80070d8 <_strtod_l+0x5a0>
 8007048:	f04f 3aff 	movhi.w	sl, #4294967295
 800704c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007050:	2300      	movs	r3, #0
 8007052:	9308      	str	r3, [sp, #32]
 8007054:	e07a      	b.n	800714c <_strtod_l+0x614>
 8007056:	07e2      	lsls	r2, r4, #31
 8007058:	d505      	bpl.n	8007066 <_strtod_l+0x52e>
 800705a:	9b08      	ldr	r3, [sp, #32]
 800705c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007060:	f7f9 faca 	bl	80005f8 <__aeabi_dmul>
 8007064:	2301      	movs	r3, #1
 8007066:	9a08      	ldr	r2, [sp, #32]
 8007068:	3208      	adds	r2, #8
 800706a:	3601      	adds	r6, #1
 800706c:	1064      	asrs	r4, r4, #1
 800706e:	9208      	str	r2, [sp, #32]
 8007070:	e7cd      	b.n	800700e <_strtod_l+0x4d6>
 8007072:	d0ed      	beq.n	8007050 <_strtod_l+0x518>
 8007074:	4264      	negs	r4, r4
 8007076:	f014 020f 	ands.w	r2, r4, #15
 800707a:	d00a      	beq.n	8007092 <_strtod_l+0x55a>
 800707c:	4b12      	ldr	r3, [pc, #72]	@ (80070c8 <_strtod_l+0x590>)
 800707e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007082:	4650      	mov	r0, sl
 8007084:	4659      	mov	r1, fp
 8007086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800708a:	f7f9 fbdf 	bl	800084c <__aeabi_ddiv>
 800708e:	4682      	mov	sl, r0
 8007090:	468b      	mov	fp, r1
 8007092:	1124      	asrs	r4, r4, #4
 8007094:	d0dc      	beq.n	8007050 <_strtod_l+0x518>
 8007096:	2c1f      	cmp	r4, #31
 8007098:	dd20      	ble.n	80070dc <_strtod_l+0x5a4>
 800709a:	2400      	movs	r4, #0
 800709c:	46a0      	mov	r8, r4
 800709e:	940a      	str	r4, [sp, #40]	@ 0x28
 80070a0:	46a1      	mov	r9, r4
 80070a2:	9a05      	ldr	r2, [sp, #20]
 80070a4:	2322      	movs	r3, #34	@ 0x22
 80070a6:	f04f 0a00 	mov.w	sl, #0
 80070aa:	f04f 0b00 	mov.w	fp, #0
 80070ae:	6013      	str	r3, [r2, #0]
 80070b0:	e768      	b.n	8006f84 <_strtod_l+0x44c>
 80070b2:	bf00      	nop
 80070b4:	0800b75d 	.word	0x0800b75d
 80070b8:	0800b6fc 	.word	0x0800b6fc
 80070bc:	0800b755 	.word	0x0800b755
 80070c0:	0800b794 	.word	0x0800b794
 80070c4:	0800bb25 	.word	0x0800bb25
 80070c8:	0800b910 	.word	0x0800b910
 80070cc:	0800b8e8 	.word	0x0800b8e8
 80070d0:	7ff00000 	.word	0x7ff00000
 80070d4:	7ca00000 	.word	0x7ca00000
 80070d8:	7fefffff 	.word	0x7fefffff
 80070dc:	f014 0310 	ands.w	r3, r4, #16
 80070e0:	bf18      	it	ne
 80070e2:	236a      	movne	r3, #106	@ 0x6a
 80070e4:	4ea9      	ldr	r6, [pc, #676]	@ (800738c <_strtod_l+0x854>)
 80070e6:	9308      	str	r3, [sp, #32]
 80070e8:	4650      	mov	r0, sl
 80070ea:	4659      	mov	r1, fp
 80070ec:	2300      	movs	r3, #0
 80070ee:	07e2      	lsls	r2, r4, #31
 80070f0:	d504      	bpl.n	80070fc <_strtod_l+0x5c4>
 80070f2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80070f6:	f7f9 fa7f 	bl	80005f8 <__aeabi_dmul>
 80070fa:	2301      	movs	r3, #1
 80070fc:	1064      	asrs	r4, r4, #1
 80070fe:	f106 0608 	add.w	r6, r6, #8
 8007102:	d1f4      	bne.n	80070ee <_strtod_l+0x5b6>
 8007104:	b10b      	cbz	r3, 800710a <_strtod_l+0x5d2>
 8007106:	4682      	mov	sl, r0
 8007108:	468b      	mov	fp, r1
 800710a:	9b08      	ldr	r3, [sp, #32]
 800710c:	b1b3      	cbz	r3, 800713c <_strtod_l+0x604>
 800710e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007112:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007116:	2b00      	cmp	r3, #0
 8007118:	4659      	mov	r1, fp
 800711a:	dd0f      	ble.n	800713c <_strtod_l+0x604>
 800711c:	2b1f      	cmp	r3, #31
 800711e:	dd55      	ble.n	80071cc <_strtod_l+0x694>
 8007120:	2b34      	cmp	r3, #52	@ 0x34
 8007122:	bfde      	ittt	le
 8007124:	f04f 33ff 	movle.w	r3, #4294967295
 8007128:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800712c:	4093      	lslle	r3, r2
 800712e:	f04f 0a00 	mov.w	sl, #0
 8007132:	bfcc      	ite	gt
 8007134:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007138:	ea03 0b01 	andle.w	fp, r3, r1
 800713c:	2200      	movs	r2, #0
 800713e:	2300      	movs	r3, #0
 8007140:	4650      	mov	r0, sl
 8007142:	4659      	mov	r1, fp
 8007144:	f7f9 fcc0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007148:	2800      	cmp	r0, #0
 800714a:	d1a6      	bne.n	800709a <_strtod_l+0x562>
 800714c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800714e:	9300      	str	r3, [sp, #0]
 8007150:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007152:	9805      	ldr	r0, [sp, #20]
 8007154:	462b      	mov	r3, r5
 8007156:	463a      	mov	r2, r7
 8007158:	f002 fed2 	bl	8009f00 <__s2b>
 800715c:	900a      	str	r0, [sp, #40]	@ 0x28
 800715e:	2800      	cmp	r0, #0
 8007160:	f43f af05 	beq.w	8006f6e <_strtod_l+0x436>
 8007164:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007166:	2a00      	cmp	r2, #0
 8007168:	eba9 0308 	sub.w	r3, r9, r8
 800716c:	bfa8      	it	ge
 800716e:	2300      	movge	r3, #0
 8007170:	9312      	str	r3, [sp, #72]	@ 0x48
 8007172:	2400      	movs	r4, #0
 8007174:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007178:	9316      	str	r3, [sp, #88]	@ 0x58
 800717a:	46a0      	mov	r8, r4
 800717c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800717e:	9805      	ldr	r0, [sp, #20]
 8007180:	6859      	ldr	r1, [r3, #4]
 8007182:	f002 fe15 	bl	8009db0 <_Balloc>
 8007186:	4681      	mov	r9, r0
 8007188:	2800      	cmp	r0, #0
 800718a:	f43f aef4 	beq.w	8006f76 <_strtod_l+0x43e>
 800718e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007190:	691a      	ldr	r2, [r3, #16]
 8007192:	3202      	adds	r2, #2
 8007194:	f103 010c 	add.w	r1, r3, #12
 8007198:	0092      	lsls	r2, r2, #2
 800719a:	300c      	adds	r0, #12
 800719c:	f001 fb4f 	bl	800883e <memcpy>
 80071a0:	ec4b ab10 	vmov	d0, sl, fp
 80071a4:	9805      	ldr	r0, [sp, #20]
 80071a6:	aa1c      	add	r2, sp, #112	@ 0x70
 80071a8:	a91b      	add	r1, sp, #108	@ 0x6c
 80071aa:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80071ae:	f003 f9e3 	bl	800a578 <__d2b>
 80071b2:	901a      	str	r0, [sp, #104]	@ 0x68
 80071b4:	2800      	cmp	r0, #0
 80071b6:	f43f aede 	beq.w	8006f76 <_strtod_l+0x43e>
 80071ba:	9805      	ldr	r0, [sp, #20]
 80071bc:	2101      	movs	r1, #1
 80071be:	f002 ff35 	bl	800a02c <__i2b>
 80071c2:	4680      	mov	r8, r0
 80071c4:	b948      	cbnz	r0, 80071da <_strtod_l+0x6a2>
 80071c6:	f04f 0800 	mov.w	r8, #0
 80071ca:	e6d4      	b.n	8006f76 <_strtod_l+0x43e>
 80071cc:	f04f 32ff 	mov.w	r2, #4294967295
 80071d0:	fa02 f303 	lsl.w	r3, r2, r3
 80071d4:	ea03 0a0a 	and.w	sl, r3, sl
 80071d8:	e7b0      	b.n	800713c <_strtod_l+0x604>
 80071da:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80071dc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80071de:	2d00      	cmp	r5, #0
 80071e0:	bfab      	itete	ge
 80071e2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80071e4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80071e6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80071e8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80071ea:	bfac      	ite	ge
 80071ec:	18ef      	addge	r7, r5, r3
 80071ee:	1b5e      	sublt	r6, r3, r5
 80071f0:	9b08      	ldr	r3, [sp, #32]
 80071f2:	1aed      	subs	r5, r5, r3
 80071f4:	4415      	add	r5, r2
 80071f6:	4b66      	ldr	r3, [pc, #408]	@ (8007390 <_strtod_l+0x858>)
 80071f8:	3d01      	subs	r5, #1
 80071fa:	429d      	cmp	r5, r3
 80071fc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007200:	da50      	bge.n	80072a4 <_strtod_l+0x76c>
 8007202:	1b5b      	subs	r3, r3, r5
 8007204:	2b1f      	cmp	r3, #31
 8007206:	eba2 0203 	sub.w	r2, r2, r3
 800720a:	f04f 0101 	mov.w	r1, #1
 800720e:	dc3d      	bgt.n	800728c <_strtod_l+0x754>
 8007210:	fa01 f303 	lsl.w	r3, r1, r3
 8007214:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007216:	2300      	movs	r3, #0
 8007218:	9310      	str	r3, [sp, #64]	@ 0x40
 800721a:	18bd      	adds	r5, r7, r2
 800721c:	9b08      	ldr	r3, [sp, #32]
 800721e:	42af      	cmp	r7, r5
 8007220:	4416      	add	r6, r2
 8007222:	441e      	add	r6, r3
 8007224:	463b      	mov	r3, r7
 8007226:	bfa8      	it	ge
 8007228:	462b      	movge	r3, r5
 800722a:	42b3      	cmp	r3, r6
 800722c:	bfa8      	it	ge
 800722e:	4633      	movge	r3, r6
 8007230:	2b00      	cmp	r3, #0
 8007232:	bfc2      	ittt	gt
 8007234:	1aed      	subgt	r5, r5, r3
 8007236:	1af6      	subgt	r6, r6, r3
 8007238:	1aff      	subgt	r7, r7, r3
 800723a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800723c:	2b00      	cmp	r3, #0
 800723e:	dd16      	ble.n	800726e <_strtod_l+0x736>
 8007240:	4641      	mov	r1, r8
 8007242:	9805      	ldr	r0, [sp, #20]
 8007244:	461a      	mov	r2, r3
 8007246:	f002 ffb1 	bl	800a1ac <__pow5mult>
 800724a:	4680      	mov	r8, r0
 800724c:	2800      	cmp	r0, #0
 800724e:	d0ba      	beq.n	80071c6 <_strtod_l+0x68e>
 8007250:	4601      	mov	r1, r0
 8007252:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007254:	9805      	ldr	r0, [sp, #20]
 8007256:	f002 feff 	bl	800a058 <__multiply>
 800725a:	900e      	str	r0, [sp, #56]	@ 0x38
 800725c:	2800      	cmp	r0, #0
 800725e:	f43f ae8a 	beq.w	8006f76 <_strtod_l+0x43e>
 8007262:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007264:	9805      	ldr	r0, [sp, #20]
 8007266:	f002 fde3 	bl	8009e30 <_Bfree>
 800726a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800726c:	931a      	str	r3, [sp, #104]	@ 0x68
 800726e:	2d00      	cmp	r5, #0
 8007270:	dc1d      	bgt.n	80072ae <_strtod_l+0x776>
 8007272:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007274:	2b00      	cmp	r3, #0
 8007276:	dd23      	ble.n	80072c0 <_strtod_l+0x788>
 8007278:	4649      	mov	r1, r9
 800727a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800727c:	9805      	ldr	r0, [sp, #20]
 800727e:	f002 ff95 	bl	800a1ac <__pow5mult>
 8007282:	4681      	mov	r9, r0
 8007284:	b9e0      	cbnz	r0, 80072c0 <_strtod_l+0x788>
 8007286:	f04f 0900 	mov.w	r9, #0
 800728a:	e674      	b.n	8006f76 <_strtod_l+0x43e>
 800728c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007290:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007294:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007298:	35e2      	adds	r5, #226	@ 0xe2
 800729a:	fa01 f305 	lsl.w	r3, r1, r5
 800729e:	9310      	str	r3, [sp, #64]	@ 0x40
 80072a0:	9113      	str	r1, [sp, #76]	@ 0x4c
 80072a2:	e7ba      	b.n	800721a <_strtod_l+0x6e2>
 80072a4:	2300      	movs	r3, #0
 80072a6:	9310      	str	r3, [sp, #64]	@ 0x40
 80072a8:	2301      	movs	r3, #1
 80072aa:	9313      	str	r3, [sp, #76]	@ 0x4c
 80072ac:	e7b5      	b.n	800721a <_strtod_l+0x6e2>
 80072ae:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80072b0:	9805      	ldr	r0, [sp, #20]
 80072b2:	462a      	mov	r2, r5
 80072b4:	f002 ffd4 	bl	800a260 <__lshift>
 80072b8:	901a      	str	r0, [sp, #104]	@ 0x68
 80072ba:	2800      	cmp	r0, #0
 80072bc:	d1d9      	bne.n	8007272 <_strtod_l+0x73a>
 80072be:	e65a      	b.n	8006f76 <_strtod_l+0x43e>
 80072c0:	2e00      	cmp	r6, #0
 80072c2:	dd07      	ble.n	80072d4 <_strtod_l+0x79c>
 80072c4:	4649      	mov	r1, r9
 80072c6:	9805      	ldr	r0, [sp, #20]
 80072c8:	4632      	mov	r2, r6
 80072ca:	f002 ffc9 	bl	800a260 <__lshift>
 80072ce:	4681      	mov	r9, r0
 80072d0:	2800      	cmp	r0, #0
 80072d2:	d0d8      	beq.n	8007286 <_strtod_l+0x74e>
 80072d4:	2f00      	cmp	r7, #0
 80072d6:	dd08      	ble.n	80072ea <_strtod_l+0x7b2>
 80072d8:	4641      	mov	r1, r8
 80072da:	9805      	ldr	r0, [sp, #20]
 80072dc:	463a      	mov	r2, r7
 80072de:	f002 ffbf 	bl	800a260 <__lshift>
 80072e2:	4680      	mov	r8, r0
 80072e4:	2800      	cmp	r0, #0
 80072e6:	f43f ae46 	beq.w	8006f76 <_strtod_l+0x43e>
 80072ea:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80072ec:	9805      	ldr	r0, [sp, #20]
 80072ee:	464a      	mov	r2, r9
 80072f0:	f003 f83e 	bl	800a370 <__mdiff>
 80072f4:	4604      	mov	r4, r0
 80072f6:	2800      	cmp	r0, #0
 80072f8:	f43f ae3d 	beq.w	8006f76 <_strtod_l+0x43e>
 80072fc:	68c3      	ldr	r3, [r0, #12]
 80072fe:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007300:	2300      	movs	r3, #0
 8007302:	60c3      	str	r3, [r0, #12]
 8007304:	4641      	mov	r1, r8
 8007306:	f003 f817 	bl	800a338 <__mcmp>
 800730a:	2800      	cmp	r0, #0
 800730c:	da46      	bge.n	800739c <_strtod_l+0x864>
 800730e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007310:	ea53 030a 	orrs.w	r3, r3, sl
 8007314:	d16c      	bne.n	80073f0 <_strtod_l+0x8b8>
 8007316:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800731a:	2b00      	cmp	r3, #0
 800731c:	d168      	bne.n	80073f0 <_strtod_l+0x8b8>
 800731e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007322:	0d1b      	lsrs	r3, r3, #20
 8007324:	051b      	lsls	r3, r3, #20
 8007326:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800732a:	d961      	bls.n	80073f0 <_strtod_l+0x8b8>
 800732c:	6963      	ldr	r3, [r4, #20]
 800732e:	b913      	cbnz	r3, 8007336 <_strtod_l+0x7fe>
 8007330:	6923      	ldr	r3, [r4, #16]
 8007332:	2b01      	cmp	r3, #1
 8007334:	dd5c      	ble.n	80073f0 <_strtod_l+0x8b8>
 8007336:	4621      	mov	r1, r4
 8007338:	2201      	movs	r2, #1
 800733a:	9805      	ldr	r0, [sp, #20]
 800733c:	f002 ff90 	bl	800a260 <__lshift>
 8007340:	4641      	mov	r1, r8
 8007342:	4604      	mov	r4, r0
 8007344:	f002 fff8 	bl	800a338 <__mcmp>
 8007348:	2800      	cmp	r0, #0
 800734a:	dd51      	ble.n	80073f0 <_strtod_l+0x8b8>
 800734c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007350:	9a08      	ldr	r2, [sp, #32]
 8007352:	0d1b      	lsrs	r3, r3, #20
 8007354:	051b      	lsls	r3, r3, #20
 8007356:	2a00      	cmp	r2, #0
 8007358:	d06b      	beq.n	8007432 <_strtod_l+0x8fa>
 800735a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800735e:	d868      	bhi.n	8007432 <_strtod_l+0x8fa>
 8007360:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007364:	f67f ae9d 	bls.w	80070a2 <_strtod_l+0x56a>
 8007368:	4b0a      	ldr	r3, [pc, #40]	@ (8007394 <_strtod_l+0x85c>)
 800736a:	4650      	mov	r0, sl
 800736c:	4659      	mov	r1, fp
 800736e:	2200      	movs	r2, #0
 8007370:	f7f9 f942 	bl	80005f8 <__aeabi_dmul>
 8007374:	4b08      	ldr	r3, [pc, #32]	@ (8007398 <_strtod_l+0x860>)
 8007376:	400b      	ands	r3, r1
 8007378:	4682      	mov	sl, r0
 800737a:	468b      	mov	fp, r1
 800737c:	2b00      	cmp	r3, #0
 800737e:	f47f ae05 	bne.w	8006f8c <_strtod_l+0x454>
 8007382:	9a05      	ldr	r2, [sp, #20]
 8007384:	2322      	movs	r3, #34	@ 0x22
 8007386:	6013      	str	r3, [r2, #0]
 8007388:	e600      	b.n	8006f8c <_strtod_l+0x454>
 800738a:	bf00      	nop
 800738c:	0800b728 	.word	0x0800b728
 8007390:	fffffc02 	.word	0xfffffc02
 8007394:	39500000 	.word	0x39500000
 8007398:	7ff00000 	.word	0x7ff00000
 800739c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80073a0:	d165      	bne.n	800746e <_strtod_l+0x936>
 80073a2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80073a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80073a8:	b35a      	cbz	r2, 8007402 <_strtod_l+0x8ca>
 80073aa:	4a9f      	ldr	r2, [pc, #636]	@ (8007628 <_strtod_l+0xaf0>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d12b      	bne.n	8007408 <_strtod_l+0x8d0>
 80073b0:	9b08      	ldr	r3, [sp, #32]
 80073b2:	4651      	mov	r1, sl
 80073b4:	b303      	cbz	r3, 80073f8 <_strtod_l+0x8c0>
 80073b6:	4b9d      	ldr	r3, [pc, #628]	@ (800762c <_strtod_l+0xaf4>)
 80073b8:	465a      	mov	r2, fp
 80073ba:	4013      	ands	r3, r2
 80073bc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80073c0:	f04f 32ff 	mov.w	r2, #4294967295
 80073c4:	d81b      	bhi.n	80073fe <_strtod_l+0x8c6>
 80073c6:	0d1b      	lsrs	r3, r3, #20
 80073c8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80073cc:	fa02 f303 	lsl.w	r3, r2, r3
 80073d0:	4299      	cmp	r1, r3
 80073d2:	d119      	bne.n	8007408 <_strtod_l+0x8d0>
 80073d4:	4b96      	ldr	r3, [pc, #600]	@ (8007630 <_strtod_l+0xaf8>)
 80073d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80073d8:	429a      	cmp	r2, r3
 80073da:	d102      	bne.n	80073e2 <_strtod_l+0x8aa>
 80073dc:	3101      	adds	r1, #1
 80073de:	f43f adca 	beq.w	8006f76 <_strtod_l+0x43e>
 80073e2:	4b92      	ldr	r3, [pc, #584]	@ (800762c <_strtod_l+0xaf4>)
 80073e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80073e6:	401a      	ands	r2, r3
 80073e8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80073ec:	f04f 0a00 	mov.w	sl, #0
 80073f0:	9b08      	ldr	r3, [sp, #32]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1b8      	bne.n	8007368 <_strtod_l+0x830>
 80073f6:	e5c9      	b.n	8006f8c <_strtod_l+0x454>
 80073f8:	f04f 33ff 	mov.w	r3, #4294967295
 80073fc:	e7e8      	b.n	80073d0 <_strtod_l+0x898>
 80073fe:	4613      	mov	r3, r2
 8007400:	e7e6      	b.n	80073d0 <_strtod_l+0x898>
 8007402:	ea53 030a 	orrs.w	r3, r3, sl
 8007406:	d0a1      	beq.n	800734c <_strtod_l+0x814>
 8007408:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800740a:	b1db      	cbz	r3, 8007444 <_strtod_l+0x90c>
 800740c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800740e:	4213      	tst	r3, r2
 8007410:	d0ee      	beq.n	80073f0 <_strtod_l+0x8b8>
 8007412:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007414:	9a08      	ldr	r2, [sp, #32]
 8007416:	4650      	mov	r0, sl
 8007418:	4659      	mov	r1, fp
 800741a:	b1bb      	cbz	r3, 800744c <_strtod_l+0x914>
 800741c:	f7ff fb6e 	bl	8006afc <sulp>
 8007420:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007424:	ec53 2b10 	vmov	r2, r3, d0
 8007428:	f7f8 ff30 	bl	800028c <__adddf3>
 800742c:	4682      	mov	sl, r0
 800742e:	468b      	mov	fp, r1
 8007430:	e7de      	b.n	80073f0 <_strtod_l+0x8b8>
 8007432:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007436:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800743a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800743e:	f04f 3aff 	mov.w	sl, #4294967295
 8007442:	e7d5      	b.n	80073f0 <_strtod_l+0x8b8>
 8007444:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007446:	ea13 0f0a 	tst.w	r3, sl
 800744a:	e7e1      	b.n	8007410 <_strtod_l+0x8d8>
 800744c:	f7ff fb56 	bl	8006afc <sulp>
 8007450:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007454:	ec53 2b10 	vmov	r2, r3, d0
 8007458:	f7f8 ff16 	bl	8000288 <__aeabi_dsub>
 800745c:	2200      	movs	r2, #0
 800745e:	2300      	movs	r3, #0
 8007460:	4682      	mov	sl, r0
 8007462:	468b      	mov	fp, r1
 8007464:	f7f9 fb30 	bl	8000ac8 <__aeabi_dcmpeq>
 8007468:	2800      	cmp	r0, #0
 800746a:	d0c1      	beq.n	80073f0 <_strtod_l+0x8b8>
 800746c:	e619      	b.n	80070a2 <_strtod_l+0x56a>
 800746e:	4641      	mov	r1, r8
 8007470:	4620      	mov	r0, r4
 8007472:	f003 f8d9 	bl	800a628 <__ratio>
 8007476:	ec57 6b10 	vmov	r6, r7, d0
 800747a:	2200      	movs	r2, #0
 800747c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007480:	4630      	mov	r0, r6
 8007482:	4639      	mov	r1, r7
 8007484:	f7f9 fb34 	bl	8000af0 <__aeabi_dcmple>
 8007488:	2800      	cmp	r0, #0
 800748a:	d06f      	beq.n	800756c <_strtod_l+0xa34>
 800748c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800748e:	2b00      	cmp	r3, #0
 8007490:	d17a      	bne.n	8007588 <_strtod_l+0xa50>
 8007492:	f1ba 0f00 	cmp.w	sl, #0
 8007496:	d158      	bne.n	800754a <_strtod_l+0xa12>
 8007498:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800749a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d15a      	bne.n	8007558 <_strtod_l+0xa20>
 80074a2:	4b64      	ldr	r3, [pc, #400]	@ (8007634 <_strtod_l+0xafc>)
 80074a4:	2200      	movs	r2, #0
 80074a6:	4630      	mov	r0, r6
 80074a8:	4639      	mov	r1, r7
 80074aa:	f7f9 fb17 	bl	8000adc <__aeabi_dcmplt>
 80074ae:	2800      	cmp	r0, #0
 80074b0:	d159      	bne.n	8007566 <_strtod_l+0xa2e>
 80074b2:	4630      	mov	r0, r6
 80074b4:	4639      	mov	r1, r7
 80074b6:	4b60      	ldr	r3, [pc, #384]	@ (8007638 <_strtod_l+0xb00>)
 80074b8:	2200      	movs	r2, #0
 80074ba:	f7f9 f89d 	bl	80005f8 <__aeabi_dmul>
 80074be:	4606      	mov	r6, r0
 80074c0:	460f      	mov	r7, r1
 80074c2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80074c6:	9606      	str	r6, [sp, #24]
 80074c8:	9307      	str	r3, [sp, #28]
 80074ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80074ce:	4d57      	ldr	r5, [pc, #348]	@ (800762c <_strtod_l+0xaf4>)
 80074d0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80074d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80074d6:	401d      	ands	r5, r3
 80074d8:	4b58      	ldr	r3, [pc, #352]	@ (800763c <_strtod_l+0xb04>)
 80074da:	429d      	cmp	r5, r3
 80074dc:	f040 80b2 	bne.w	8007644 <_strtod_l+0xb0c>
 80074e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80074e2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80074e6:	ec4b ab10 	vmov	d0, sl, fp
 80074ea:	f002 ffd5 	bl	800a498 <__ulp>
 80074ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80074f2:	ec51 0b10 	vmov	r0, r1, d0
 80074f6:	f7f9 f87f 	bl	80005f8 <__aeabi_dmul>
 80074fa:	4652      	mov	r2, sl
 80074fc:	465b      	mov	r3, fp
 80074fe:	f7f8 fec5 	bl	800028c <__adddf3>
 8007502:	460b      	mov	r3, r1
 8007504:	4949      	ldr	r1, [pc, #292]	@ (800762c <_strtod_l+0xaf4>)
 8007506:	4a4e      	ldr	r2, [pc, #312]	@ (8007640 <_strtod_l+0xb08>)
 8007508:	4019      	ands	r1, r3
 800750a:	4291      	cmp	r1, r2
 800750c:	4682      	mov	sl, r0
 800750e:	d942      	bls.n	8007596 <_strtod_l+0xa5e>
 8007510:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007512:	4b47      	ldr	r3, [pc, #284]	@ (8007630 <_strtod_l+0xaf8>)
 8007514:	429a      	cmp	r2, r3
 8007516:	d103      	bne.n	8007520 <_strtod_l+0x9e8>
 8007518:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800751a:	3301      	adds	r3, #1
 800751c:	f43f ad2b 	beq.w	8006f76 <_strtod_l+0x43e>
 8007520:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007630 <_strtod_l+0xaf8>
 8007524:	f04f 3aff 	mov.w	sl, #4294967295
 8007528:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800752a:	9805      	ldr	r0, [sp, #20]
 800752c:	f002 fc80 	bl	8009e30 <_Bfree>
 8007530:	9805      	ldr	r0, [sp, #20]
 8007532:	4649      	mov	r1, r9
 8007534:	f002 fc7c 	bl	8009e30 <_Bfree>
 8007538:	9805      	ldr	r0, [sp, #20]
 800753a:	4641      	mov	r1, r8
 800753c:	f002 fc78 	bl	8009e30 <_Bfree>
 8007540:	9805      	ldr	r0, [sp, #20]
 8007542:	4621      	mov	r1, r4
 8007544:	f002 fc74 	bl	8009e30 <_Bfree>
 8007548:	e618      	b.n	800717c <_strtod_l+0x644>
 800754a:	f1ba 0f01 	cmp.w	sl, #1
 800754e:	d103      	bne.n	8007558 <_strtod_l+0xa20>
 8007550:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007552:	2b00      	cmp	r3, #0
 8007554:	f43f ada5 	beq.w	80070a2 <_strtod_l+0x56a>
 8007558:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007608 <_strtod_l+0xad0>
 800755c:	4f35      	ldr	r7, [pc, #212]	@ (8007634 <_strtod_l+0xafc>)
 800755e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007562:	2600      	movs	r6, #0
 8007564:	e7b1      	b.n	80074ca <_strtod_l+0x992>
 8007566:	4f34      	ldr	r7, [pc, #208]	@ (8007638 <_strtod_l+0xb00>)
 8007568:	2600      	movs	r6, #0
 800756a:	e7aa      	b.n	80074c2 <_strtod_l+0x98a>
 800756c:	4b32      	ldr	r3, [pc, #200]	@ (8007638 <_strtod_l+0xb00>)
 800756e:	4630      	mov	r0, r6
 8007570:	4639      	mov	r1, r7
 8007572:	2200      	movs	r2, #0
 8007574:	f7f9 f840 	bl	80005f8 <__aeabi_dmul>
 8007578:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800757a:	4606      	mov	r6, r0
 800757c:	460f      	mov	r7, r1
 800757e:	2b00      	cmp	r3, #0
 8007580:	d09f      	beq.n	80074c2 <_strtod_l+0x98a>
 8007582:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007586:	e7a0      	b.n	80074ca <_strtod_l+0x992>
 8007588:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007610 <_strtod_l+0xad8>
 800758c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007590:	ec57 6b17 	vmov	r6, r7, d7
 8007594:	e799      	b.n	80074ca <_strtod_l+0x992>
 8007596:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800759a:	9b08      	ldr	r3, [sp, #32]
 800759c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d1c1      	bne.n	8007528 <_strtod_l+0x9f0>
 80075a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80075a8:	0d1b      	lsrs	r3, r3, #20
 80075aa:	051b      	lsls	r3, r3, #20
 80075ac:	429d      	cmp	r5, r3
 80075ae:	d1bb      	bne.n	8007528 <_strtod_l+0x9f0>
 80075b0:	4630      	mov	r0, r6
 80075b2:	4639      	mov	r1, r7
 80075b4:	f7f9 fb80 	bl	8000cb8 <__aeabi_d2lz>
 80075b8:	f7f8 fff0 	bl	800059c <__aeabi_l2d>
 80075bc:	4602      	mov	r2, r0
 80075be:	460b      	mov	r3, r1
 80075c0:	4630      	mov	r0, r6
 80075c2:	4639      	mov	r1, r7
 80075c4:	f7f8 fe60 	bl	8000288 <__aeabi_dsub>
 80075c8:	460b      	mov	r3, r1
 80075ca:	4602      	mov	r2, r0
 80075cc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80075d0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80075d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80075d6:	ea46 060a 	orr.w	r6, r6, sl
 80075da:	431e      	orrs	r6, r3
 80075dc:	d06f      	beq.n	80076be <_strtod_l+0xb86>
 80075de:	a30e      	add	r3, pc, #56	@ (adr r3, 8007618 <_strtod_l+0xae0>)
 80075e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e4:	f7f9 fa7a 	bl	8000adc <__aeabi_dcmplt>
 80075e8:	2800      	cmp	r0, #0
 80075ea:	f47f accf 	bne.w	8006f8c <_strtod_l+0x454>
 80075ee:	a30c      	add	r3, pc, #48	@ (adr r3, 8007620 <_strtod_l+0xae8>)
 80075f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80075f8:	f7f9 fa8e 	bl	8000b18 <__aeabi_dcmpgt>
 80075fc:	2800      	cmp	r0, #0
 80075fe:	d093      	beq.n	8007528 <_strtod_l+0x9f0>
 8007600:	e4c4      	b.n	8006f8c <_strtod_l+0x454>
 8007602:	bf00      	nop
 8007604:	f3af 8000 	nop.w
 8007608:	00000000 	.word	0x00000000
 800760c:	bff00000 	.word	0xbff00000
 8007610:	00000000 	.word	0x00000000
 8007614:	3ff00000 	.word	0x3ff00000
 8007618:	94a03595 	.word	0x94a03595
 800761c:	3fdfffff 	.word	0x3fdfffff
 8007620:	35afe535 	.word	0x35afe535
 8007624:	3fe00000 	.word	0x3fe00000
 8007628:	000fffff 	.word	0x000fffff
 800762c:	7ff00000 	.word	0x7ff00000
 8007630:	7fefffff 	.word	0x7fefffff
 8007634:	3ff00000 	.word	0x3ff00000
 8007638:	3fe00000 	.word	0x3fe00000
 800763c:	7fe00000 	.word	0x7fe00000
 8007640:	7c9fffff 	.word	0x7c9fffff
 8007644:	9b08      	ldr	r3, [sp, #32]
 8007646:	b323      	cbz	r3, 8007692 <_strtod_l+0xb5a>
 8007648:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800764c:	d821      	bhi.n	8007692 <_strtod_l+0xb5a>
 800764e:	a328      	add	r3, pc, #160	@ (adr r3, 80076f0 <_strtod_l+0xbb8>)
 8007650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007654:	4630      	mov	r0, r6
 8007656:	4639      	mov	r1, r7
 8007658:	f7f9 fa4a 	bl	8000af0 <__aeabi_dcmple>
 800765c:	b1a0      	cbz	r0, 8007688 <_strtod_l+0xb50>
 800765e:	4639      	mov	r1, r7
 8007660:	4630      	mov	r0, r6
 8007662:	f7f9 faa1 	bl	8000ba8 <__aeabi_d2uiz>
 8007666:	2801      	cmp	r0, #1
 8007668:	bf38      	it	cc
 800766a:	2001      	movcc	r0, #1
 800766c:	f7f8 ff4a 	bl	8000504 <__aeabi_ui2d>
 8007670:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007672:	4606      	mov	r6, r0
 8007674:	460f      	mov	r7, r1
 8007676:	b9fb      	cbnz	r3, 80076b8 <_strtod_l+0xb80>
 8007678:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800767c:	9014      	str	r0, [sp, #80]	@ 0x50
 800767e:	9315      	str	r3, [sp, #84]	@ 0x54
 8007680:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007684:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007688:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800768a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800768e:	1b5b      	subs	r3, r3, r5
 8007690:	9311      	str	r3, [sp, #68]	@ 0x44
 8007692:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007696:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800769a:	f002 fefd 	bl	800a498 <__ulp>
 800769e:	4650      	mov	r0, sl
 80076a0:	ec53 2b10 	vmov	r2, r3, d0
 80076a4:	4659      	mov	r1, fp
 80076a6:	f7f8 ffa7 	bl	80005f8 <__aeabi_dmul>
 80076aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80076ae:	f7f8 fded 	bl	800028c <__adddf3>
 80076b2:	4682      	mov	sl, r0
 80076b4:	468b      	mov	fp, r1
 80076b6:	e770      	b.n	800759a <_strtod_l+0xa62>
 80076b8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80076bc:	e7e0      	b.n	8007680 <_strtod_l+0xb48>
 80076be:	a30e      	add	r3, pc, #56	@ (adr r3, 80076f8 <_strtod_l+0xbc0>)
 80076c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c4:	f7f9 fa0a 	bl	8000adc <__aeabi_dcmplt>
 80076c8:	e798      	b.n	80075fc <_strtod_l+0xac4>
 80076ca:	2300      	movs	r3, #0
 80076cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076ce:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80076d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076d2:	6013      	str	r3, [r2, #0]
 80076d4:	f7ff ba6d 	b.w	8006bb2 <_strtod_l+0x7a>
 80076d8:	2a65      	cmp	r2, #101	@ 0x65
 80076da:	f43f ab66 	beq.w	8006daa <_strtod_l+0x272>
 80076de:	2a45      	cmp	r2, #69	@ 0x45
 80076e0:	f43f ab63 	beq.w	8006daa <_strtod_l+0x272>
 80076e4:	2301      	movs	r3, #1
 80076e6:	f7ff bb9e 	b.w	8006e26 <_strtod_l+0x2ee>
 80076ea:	bf00      	nop
 80076ec:	f3af 8000 	nop.w
 80076f0:	ffc00000 	.word	0xffc00000
 80076f4:	41dfffff 	.word	0x41dfffff
 80076f8:	94a03595 	.word	0x94a03595
 80076fc:	3fcfffff 	.word	0x3fcfffff

08007700 <_strtod_r>:
 8007700:	4b01      	ldr	r3, [pc, #4]	@ (8007708 <_strtod_r+0x8>)
 8007702:	f7ff ba19 	b.w	8006b38 <_strtod_l>
 8007706:	bf00      	nop
 8007708:	2000003c 	.word	0x2000003c

0800770c <strtof>:
 800770c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007710:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 80077d0 <strtof+0xc4>
 8007714:	4b29      	ldr	r3, [pc, #164]	@ (80077bc <strtof+0xb0>)
 8007716:	460a      	mov	r2, r1
 8007718:	ed2d 8b02 	vpush	{d8}
 800771c:	4601      	mov	r1, r0
 800771e:	f8d8 0000 	ldr.w	r0, [r8]
 8007722:	f7ff fa09 	bl	8006b38 <_strtod_l>
 8007726:	ec55 4b10 	vmov	r4, r5, d0
 800772a:	4622      	mov	r2, r4
 800772c:	462b      	mov	r3, r5
 800772e:	4620      	mov	r0, r4
 8007730:	4629      	mov	r1, r5
 8007732:	f7f9 f9fb 	bl	8000b2c <__aeabi_dcmpun>
 8007736:	b190      	cbz	r0, 800775e <strtof+0x52>
 8007738:	2d00      	cmp	r5, #0
 800773a:	4821      	ldr	r0, [pc, #132]	@ (80077c0 <strtof+0xb4>)
 800773c:	da09      	bge.n	8007752 <strtof+0x46>
 800773e:	f001 f897 	bl	8008870 <nanf>
 8007742:	eeb1 8a40 	vneg.f32	s16, s0
 8007746:	eeb0 0a48 	vmov.f32	s0, s16
 800774a:	ecbd 8b02 	vpop	{d8}
 800774e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007752:	ecbd 8b02 	vpop	{d8}
 8007756:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800775a:	f001 b889 	b.w	8008870 <nanf>
 800775e:	4620      	mov	r0, r4
 8007760:	4629      	mov	r1, r5
 8007762:	f7f9 fa41 	bl	8000be8 <__aeabi_d2f>
 8007766:	ee08 0a10 	vmov	s16, r0
 800776a:	eddf 7a16 	vldr	s15, [pc, #88]	@ 80077c4 <strtof+0xb8>
 800776e:	eeb0 7ac8 	vabs.f32	s14, s16
 8007772:	eeb4 7a67 	vcmp.f32	s14, s15
 8007776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800777a:	dd11      	ble.n	80077a0 <strtof+0x94>
 800777c:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 8007780:	4b11      	ldr	r3, [pc, #68]	@ (80077c8 <strtof+0xbc>)
 8007782:	f04f 32ff 	mov.w	r2, #4294967295
 8007786:	4620      	mov	r0, r4
 8007788:	4639      	mov	r1, r7
 800778a:	f7f9 f9cf 	bl	8000b2c <__aeabi_dcmpun>
 800778e:	b980      	cbnz	r0, 80077b2 <strtof+0xa6>
 8007790:	4b0d      	ldr	r3, [pc, #52]	@ (80077c8 <strtof+0xbc>)
 8007792:	f04f 32ff 	mov.w	r2, #4294967295
 8007796:	4620      	mov	r0, r4
 8007798:	4639      	mov	r1, r7
 800779a:	f7f9 f9a9 	bl	8000af0 <__aeabi_dcmple>
 800779e:	b940      	cbnz	r0, 80077b2 <strtof+0xa6>
 80077a0:	ee18 3a10 	vmov	r3, s16
 80077a4:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80077a8:	d1cd      	bne.n	8007746 <strtof+0x3a>
 80077aa:	4b08      	ldr	r3, [pc, #32]	@ (80077cc <strtof+0xc0>)
 80077ac:	402b      	ands	r3, r5
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d0c9      	beq.n	8007746 <strtof+0x3a>
 80077b2:	f8d8 3000 	ldr.w	r3, [r8]
 80077b6:	2222      	movs	r2, #34	@ 0x22
 80077b8:	601a      	str	r2, [r3, #0]
 80077ba:	e7c4      	b.n	8007746 <strtof+0x3a>
 80077bc:	2000003c 	.word	0x2000003c
 80077c0:	0800bb25 	.word	0x0800bb25
 80077c4:	7f7fffff 	.word	0x7f7fffff
 80077c8:	7fefffff 	.word	0x7fefffff
 80077cc:	7ff00000 	.word	0x7ff00000
 80077d0:	200001a8 	.word	0x200001a8

080077d4 <__cvt>:
 80077d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077d8:	ec57 6b10 	vmov	r6, r7, d0
 80077dc:	2f00      	cmp	r7, #0
 80077de:	460c      	mov	r4, r1
 80077e0:	4619      	mov	r1, r3
 80077e2:	463b      	mov	r3, r7
 80077e4:	bfbb      	ittet	lt
 80077e6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80077ea:	461f      	movlt	r7, r3
 80077ec:	2300      	movge	r3, #0
 80077ee:	232d      	movlt	r3, #45	@ 0x2d
 80077f0:	700b      	strb	r3, [r1, #0]
 80077f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80077f4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80077f8:	4691      	mov	r9, r2
 80077fa:	f023 0820 	bic.w	r8, r3, #32
 80077fe:	bfbc      	itt	lt
 8007800:	4632      	movlt	r2, r6
 8007802:	4616      	movlt	r6, r2
 8007804:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007808:	d005      	beq.n	8007816 <__cvt+0x42>
 800780a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800780e:	d100      	bne.n	8007812 <__cvt+0x3e>
 8007810:	3401      	adds	r4, #1
 8007812:	2102      	movs	r1, #2
 8007814:	e000      	b.n	8007818 <__cvt+0x44>
 8007816:	2103      	movs	r1, #3
 8007818:	ab03      	add	r3, sp, #12
 800781a:	9301      	str	r3, [sp, #4]
 800781c:	ab02      	add	r3, sp, #8
 800781e:	9300      	str	r3, [sp, #0]
 8007820:	ec47 6b10 	vmov	d0, r6, r7
 8007824:	4653      	mov	r3, sl
 8007826:	4622      	mov	r2, r4
 8007828:	f001 f8b2 	bl	8008990 <_dtoa_r>
 800782c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007830:	4605      	mov	r5, r0
 8007832:	d119      	bne.n	8007868 <__cvt+0x94>
 8007834:	f019 0f01 	tst.w	r9, #1
 8007838:	d00e      	beq.n	8007858 <__cvt+0x84>
 800783a:	eb00 0904 	add.w	r9, r0, r4
 800783e:	2200      	movs	r2, #0
 8007840:	2300      	movs	r3, #0
 8007842:	4630      	mov	r0, r6
 8007844:	4639      	mov	r1, r7
 8007846:	f7f9 f93f 	bl	8000ac8 <__aeabi_dcmpeq>
 800784a:	b108      	cbz	r0, 8007850 <__cvt+0x7c>
 800784c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007850:	2230      	movs	r2, #48	@ 0x30
 8007852:	9b03      	ldr	r3, [sp, #12]
 8007854:	454b      	cmp	r3, r9
 8007856:	d31e      	bcc.n	8007896 <__cvt+0xc2>
 8007858:	9b03      	ldr	r3, [sp, #12]
 800785a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800785c:	1b5b      	subs	r3, r3, r5
 800785e:	4628      	mov	r0, r5
 8007860:	6013      	str	r3, [r2, #0]
 8007862:	b004      	add	sp, #16
 8007864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007868:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800786c:	eb00 0904 	add.w	r9, r0, r4
 8007870:	d1e5      	bne.n	800783e <__cvt+0x6a>
 8007872:	7803      	ldrb	r3, [r0, #0]
 8007874:	2b30      	cmp	r3, #48	@ 0x30
 8007876:	d10a      	bne.n	800788e <__cvt+0xba>
 8007878:	2200      	movs	r2, #0
 800787a:	2300      	movs	r3, #0
 800787c:	4630      	mov	r0, r6
 800787e:	4639      	mov	r1, r7
 8007880:	f7f9 f922 	bl	8000ac8 <__aeabi_dcmpeq>
 8007884:	b918      	cbnz	r0, 800788e <__cvt+0xba>
 8007886:	f1c4 0401 	rsb	r4, r4, #1
 800788a:	f8ca 4000 	str.w	r4, [sl]
 800788e:	f8da 3000 	ldr.w	r3, [sl]
 8007892:	4499      	add	r9, r3
 8007894:	e7d3      	b.n	800783e <__cvt+0x6a>
 8007896:	1c59      	adds	r1, r3, #1
 8007898:	9103      	str	r1, [sp, #12]
 800789a:	701a      	strb	r2, [r3, #0]
 800789c:	e7d9      	b.n	8007852 <__cvt+0x7e>

0800789e <__exponent>:
 800789e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078a0:	2900      	cmp	r1, #0
 80078a2:	bfba      	itte	lt
 80078a4:	4249      	neglt	r1, r1
 80078a6:	232d      	movlt	r3, #45	@ 0x2d
 80078a8:	232b      	movge	r3, #43	@ 0x2b
 80078aa:	2909      	cmp	r1, #9
 80078ac:	7002      	strb	r2, [r0, #0]
 80078ae:	7043      	strb	r3, [r0, #1]
 80078b0:	dd29      	ble.n	8007906 <__exponent+0x68>
 80078b2:	f10d 0307 	add.w	r3, sp, #7
 80078b6:	461d      	mov	r5, r3
 80078b8:	270a      	movs	r7, #10
 80078ba:	461a      	mov	r2, r3
 80078bc:	fbb1 f6f7 	udiv	r6, r1, r7
 80078c0:	fb07 1416 	mls	r4, r7, r6, r1
 80078c4:	3430      	adds	r4, #48	@ 0x30
 80078c6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80078ca:	460c      	mov	r4, r1
 80078cc:	2c63      	cmp	r4, #99	@ 0x63
 80078ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80078d2:	4631      	mov	r1, r6
 80078d4:	dcf1      	bgt.n	80078ba <__exponent+0x1c>
 80078d6:	3130      	adds	r1, #48	@ 0x30
 80078d8:	1e94      	subs	r4, r2, #2
 80078da:	f803 1c01 	strb.w	r1, [r3, #-1]
 80078de:	1c41      	adds	r1, r0, #1
 80078e0:	4623      	mov	r3, r4
 80078e2:	42ab      	cmp	r3, r5
 80078e4:	d30a      	bcc.n	80078fc <__exponent+0x5e>
 80078e6:	f10d 0309 	add.w	r3, sp, #9
 80078ea:	1a9b      	subs	r3, r3, r2
 80078ec:	42ac      	cmp	r4, r5
 80078ee:	bf88      	it	hi
 80078f0:	2300      	movhi	r3, #0
 80078f2:	3302      	adds	r3, #2
 80078f4:	4403      	add	r3, r0
 80078f6:	1a18      	subs	r0, r3, r0
 80078f8:	b003      	add	sp, #12
 80078fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078fc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007900:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007904:	e7ed      	b.n	80078e2 <__exponent+0x44>
 8007906:	2330      	movs	r3, #48	@ 0x30
 8007908:	3130      	adds	r1, #48	@ 0x30
 800790a:	7083      	strb	r3, [r0, #2]
 800790c:	70c1      	strb	r1, [r0, #3]
 800790e:	1d03      	adds	r3, r0, #4
 8007910:	e7f1      	b.n	80078f6 <__exponent+0x58>
	...

08007914 <_printf_float>:
 8007914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007918:	b08d      	sub	sp, #52	@ 0x34
 800791a:	460c      	mov	r4, r1
 800791c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007920:	4616      	mov	r6, r2
 8007922:	461f      	mov	r7, r3
 8007924:	4605      	mov	r5, r0
 8007926:	f000 ff13 	bl	8008750 <_localeconv_r>
 800792a:	6803      	ldr	r3, [r0, #0]
 800792c:	9304      	str	r3, [sp, #16]
 800792e:	4618      	mov	r0, r3
 8007930:	f7f8 fc9e 	bl	8000270 <strlen>
 8007934:	2300      	movs	r3, #0
 8007936:	930a      	str	r3, [sp, #40]	@ 0x28
 8007938:	f8d8 3000 	ldr.w	r3, [r8]
 800793c:	9005      	str	r0, [sp, #20]
 800793e:	3307      	adds	r3, #7
 8007940:	f023 0307 	bic.w	r3, r3, #7
 8007944:	f103 0208 	add.w	r2, r3, #8
 8007948:	f894 a018 	ldrb.w	sl, [r4, #24]
 800794c:	f8d4 b000 	ldr.w	fp, [r4]
 8007950:	f8c8 2000 	str.w	r2, [r8]
 8007954:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007958:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800795c:	9307      	str	r3, [sp, #28]
 800795e:	f8cd 8018 	str.w	r8, [sp, #24]
 8007962:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007966:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800796a:	4b9c      	ldr	r3, [pc, #624]	@ (8007bdc <_printf_float+0x2c8>)
 800796c:	f04f 32ff 	mov.w	r2, #4294967295
 8007970:	f7f9 f8dc 	bl	8000b2c <__aeabi_dcmpun>
 8007974:	bb70      	cbnz	r0, 80079d4 <_printf_float+0xc0>
 8007976:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800797a:	4b98      	ldr	r3, [pc, #608]	@ (8007bdc <_printf_float+0x2c8>)
 800797c:	f04f 32ff 	mov.w	r2, #4294967295
 8007980:	f7f9 f8b6 	bl	8000af0 <__aeabi_dcmple>
 8007984:	bb30      	cbnz	r0, 80079d4 <_printf_float+0xc0>
 8007986:	2200      	movs	r2, #0
 8007988:	2300      	movs	r3, #0
 800798a:	4640      	mov	r0, r8
 800798c:	4649      	mov	r1, r9
 800798e:	f7f9 f8a5 	bl	8000adc <__aeabi_dcmplt>
 8007992:	b110      	cbz	r0, 800799a <_printf_float+0x86>
 8007994:	232d      	movs	r3, #45	@ 0x2d
 8007996:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800799a:	4a91      	ldr	r2, [pc, #580]	@ (8007be0 <_printf_float+0x2cc>)
 800799c:	4b91      	ldr	r3, [pc, #580]	@ (8007be4 <_printf_float+0x2d0>)
 800799e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80079a2:	bf94      	ite	ls
 80079a4:	4690      	movls	r8, r2
 80079a6:	4698      	movhi	r8, r3
 80079a8:	2303      	movs	r3, #3
 80079aa:	6123      	str	r3, [r4, #16]
 80079ac:	f02b 0304 	bic.w	r3, fp, #4
 80079b0:	6023      	str	r3, [r4, #0]
 80079b2:	f04f 0900 	mov.w	r9, #0
 80079b6:	9700      	str	r7, [sp, #0]
 80079b8:	4633      	mov	r3, r6
 80079ba:	aa0b      	add	r2, sp, #44	@ 0x2c
 80079bc:	4621      	mov	r1, r4
 80079be:	4628      	mov	r0, r5
 80079c0:	f000 f9d2 	bl	8007d68 <_printf_common>
 80079c4:	3001      	adds	r0, #1
 80079c6:	f040 808d 	bne.w	8007ae4 <_printf_float+0x1d0>
 80079ca:	f04f 30ff 	mov.w	r0, #4294967295
 80079ce:	b00d      	add	sp, #52	@ 0x34
 80079d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079d4:	4642      	mov	r2, r8
 80079d6:	464b      	mov	r3, r9
 80079d8:	4640      	mov	r0, r8
 80079da:	4649      	mov	r1, r9
 80079dc:	f7f9 f8a6 	bl	8000b2c <__aeabi_dcmpun>
 80079e0:	b140      	cbz	r0, 80079f4 <_printf_float+0xe0>
 80079e2:	464b      	mov	r3, r9
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	bfbc      	itt	lt
 80079e8:	232d      	movlt	r3, #45	@ 0x2d
 80079ea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80079ee:	4a7e      	ldr	r2, [pc, #504]	@ (8007be8 <_printf_float+0x2d4>)
 80079f0:	4b7e      	ldr	r3, [pc, #504]	@ (8007bec <_printf_float+0x2d8>)
 80079f2:	e7d4      	b.n	800799e <_printf_float+0x8a>
 80079f4:	6863      	ldr	r3, [r4, #4]
 80079f6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80079fa:	9206      	str	r2, [sp, #24]
 80079fc:	1c5a      	adds	r2, r3, #1
 80079fe:	d13b      	bne.n	8007a78 <_printf_float+0x164>
 8007a00:	2306      	movs	r3, #6
 8007a02:	6063      	str	r3, [r4, #4]
 8007a04:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007a08:	2300      	movs	r3, #0
 8007a0a:	6022      	str	r2, [r4, #0]
 8007a0c:	9303      	str	r3, [sp, #12]
 8007a0e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007a10:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007a14:	ab09      	add	r3, sp, #36	@ 0x24
 8007a16:	9300      	str	r3, [sp, #0]
 8007a18:	6861      	ldr	r1, [r4, #4]
 8007a1a:	ec49 8b10 	vmov	d0, r8, r9
 8007a1e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007a22:	4628      	mov	r0, r5
 8007a24:	f7ff fed6 	bl	80077d4 <__cvt>
 8007a28:	9b06      	ldr	r3, [sp, #24]
 8007a2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a2c:	2b47      	cmp	r3, #71	@ 0x47
 8007a2e:	4680      	mov	r8, r0
 8007a30:	d129      	bne.n	8007a86 <_printf_float+0x172>
 8007a32:	1cc8      	adds	r0, r1, #3
 8007a34:	db02      	blt.n	8007a3c <_printf_float+0x128>
 8007a36:	6863      	ldr	r3, [r4, #4]
 8007a38:	4299      	cmp	r1, r3
 8007a3a:	dd41      	ble.n	8007ac0 <_printf_float+0x1ac>
 8007a3c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007a40:	fa5f fa8a 	uxtb.w	sl, sl
 8007a44:	3901      	subs	r1, #1
 8007a46:	4652      	mov	r2, sl
 8007a48:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007a4c:	9109      	str	r1, [sp, #36]	@ 0x24
 8007a4e:	f7ff ff26 	bl	800789e <__exponent>
 8007a52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a54:	1813      	adds	r3, r2, r0
 8007a56:	2a01      	cmp	r2, #1
 8007a58:	4681      	mov	r9, r0
 8007a5a:	6123      	str	r3, [r4, #16]
 8007a5c:	dc02      	bgt.n	8007a64 <_printf_float+0x150>
 8007a5e:	6822      	ldr	r2, [r4, #0]
 8007a60:	07d2      	lsls	r2, r2, #31
 8007a62:	d501      	bpl.n	8007a68 <_printf_float+0x154>
 8007a64:	3301      	adds	r3, #1
 8007a66:	6123      	str	r3, [r4, #16]
 8007a68:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d0a2      	beq.n	80079b6 <_printf_float+0xa2>
 8007a70:	232d      	movs	r3, #45	@ 0x2d
 8007a72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a76:	e79e      	b.n	80079b6 <_printf_float+0xa2>
 8007a78:	9a06      	ldr	r2, [sp, #24]
 8007a7a:	2a47      	cmp	r2, #71	@ 0x47
 8007a7c:	d1c2      	bne.n	8007a04 <_printf_float+0xf0>
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d1c0      	bne.n	8007a04 <_printf_float+0xf0>
 8007a82:	2301      	movs	r3, #1
 8007a84:	e7bd      	b.n	8007a02 <_printf_float+0xee>
 8007a86:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007a8a:	d9db      	bls.n	8007a44 <_printf_float+0x130>
 8007a8c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007a90:	d118      	bne.n	8007ac4 <_printf_float+0x1b0>
 8007a92:	2900      	cmp	r1, #0
 8007a94:	6863      	ldr	r3, [r4, #4]
 8007a96:	dd0b      	ble.n	8007ab0 <_printf_float+0x19c>
 8007a98:	6121      	str	r1, [r4, #16]
 8007a9a:	b913      	cbnz	r3, 8007aa2 <_printf_float+0x18e>
 8007a9c:	6822      	ldr	r2, [r4, #0]
 8007a9e:	07d0      	lsls	r0, r2, #31
 8007aa0:	d502      	bpl.n	8007aa8 <_printf_float+0x194>
 8007aa2:	3301      	adds	r3, #1
 8007aa4:	440b      	add	r3, r1
 8007aa6:	6123      	str	r3, [r4, #16]
 8007aa8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007aaa:	f04f 0900 	mov.w	r9, #0
 8007aae:	e7db      	b.n	8007a68 <_printf_float+0x154>
 8007ab0:	b913      	cbnz	r3, 8007ab8 <_printf_float+0x1a4>
 8007ab2:	6822      	ldr	r2, [r4, #0]
 8007ab4:	07d2      	lsls	r2, r2, #31
 8007ab6:	d501      	bpl.n	8007abc <_printf_float+0x1a8>
 8007ab8:	3302      	adds	r3, #2
 8007aba:	e7f4      	b.n	8007aa6 <_printf_float+0x192>
 8007abc:	2301      	movs	r3, #1
 8007abe:	e7f2      	b.n	8007aa6 <_printf_float+0x192>
 8007ac0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007ac4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ac6:	4299      	cmp	r1, r3
 8007ac8:	db05      	blt.n	8007ad6 <_printf_float+0x1c2>
 8007aca:	6823      	ldr	r3, [r4, #0]
 8007acc:	6121      	str	r1, [r4, #16]
 8007ace:	07d8      	lsls	r0, r3, #31
 8007ad0:	d5ea      	bpl.n	8007aa8 <_printf_float+0x194>
 8007ad2:	1c4b      	adds	r3, r1, #1
 8007ad4:	e7e7      	b.n	8007aa6 <_printf_float+0x192>
 8007ad6:	2900      	cmp	r1, #0
 8007ad8:	bfd4      	ite	le
 8007ada:	f1c1 0202 	rsble	r2, r1, #2
 8007ade:	2201      	movgt	r2, #1
 8007ae0:	4413      	add	r3, r2
 8007ae2:	e7e0      	b.n	8007aa6 <_printf_float+0x192>
 8007ae4:	6823      	ldr	r3, [r4, #0]
 8007ae6:	055a      	lsls	r2, r3, #21
 8007ae8:	d407      	bmi.n	8007afa <_printf_float+0x1e6>
 8007aea:	6923      	ldr	r3, [r4, #16]
 8007aec:	4642      	mov	r2, r8
 8007aee:	4631      	mov	r1, r6
 8007af0:	4628      	mov	r0, r5
 8007af2:	47b8      	blx	r7
 8007af4:	3001      	adds	r0, #1
 8007af6:	d12b      	bne.n	8007b50 <_printf_float+0x23c>
 8007af8:	e767      	b.n	80079ca <_printf_float+0xb6>
 8007afa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007afe:	f240 80dd 	bls.w	8007cbc <_printf_float+0x3a8>
 8007b02:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007b06:	2200      	movs	r2, #0
 8007b08:	2300      	movs	r3, #0
 8007b0a:	f7f8 ffdd 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b0e:	2800      	cmp	r0, #0
 8007b10:	d033      	beq.n	8007b7a <_printf_float+0x266>
 8007b12:	4a37      	ldr	r2, [pc, #220]	@ (8007bf0 <_printf_float+0x2dc>)
 8007b14:	2301      	movs	r3, #1
 8007b16:	4631      	mov	r1, r6
 8007b18:	4628      	mov	r0, r5
 8007b1a:	47b8      	blx	r7
 8007b1c:	3001      	adds	r0, #1
 8007b1e:	f43f af54 	beq.w	80079ca <_printf_float+0xb6>
 8007b22:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007b26:	4543      	cmp	r3, r8
 8007b28:	db02      	blt.n	8007b30 <_printf_float+0x21c>
 8007b2a:	6823      	ldr	r3, [r4, #0]
 8007b2c:	07d8      	lsls	r0, r3, #31
 8007b2e:	d50f      	bpl.n	8007b50 <_printf_float+0x23c>
 8007b30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b34:	4631      	mov	r1, r6
 8007b36:	4628      	mov	r0, r5
 8007b38:	47b8      	blx	r7
 8007b3a:	3001      	adds	r0, #1
 8007b3c:	f43f af45 	beq.w	80079ca <_printf_float+0xb6>
 8007b40:	f04f 0900 	mov.w	r9, #0
 8007b44:	f108 38ff 	add.w	r8, r8, #4294967295
 8007b48:	f104 0a1a 	add.w	sl, r4, #26
 8007b4c:	45c8      	cmp	r8, r9
 8007b4e:	dc09      	bgt.n	8007b64 <_printf_float+0x250>
 8007b50:	6823      	ldr	r3, [r4, #0]
 8007b52:	079b      	lsls	r3, r3, #30
 8007b54:	f100 8103 	bmi.w	8007d5e <_printf_float+0x44a>
 8007b58:	68e0      	ldr	r0, [r4, #12]
 8007b5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b5c:	4298      	cmp	r0, r3
 8007b5e:	bfb8      	it	lt
 8007b60:	4618      	movlt	r0, r3
 8007b62:	e734      	b.n	80079ce <_printf_float+0xba>
 8007b64:	2301      	movs	r3, #1
 8007b66:	4652      	mov	r2, sl
 8007b68:	4631      	mov	r1, r6
 8007b6a:	4628      	mov	r0, r5
 8007b6c:	47b8      	blx	r7
 8007b6e:	3001      	adds	r0, #1
 8007b70:	f43f af2b 	beq.w	80079ca <_printf_float+0xb6>
 8007b74:	f109 0901 	add.w	r9, r9, #1
 8007b78:	e7e8      	b.n	8007b4c <_printf_float+0x238>
 8007b7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	dc39      	bgt.n	8007bf4 <_printf_float+0x2e0>
 8007b80:	4a1b      	ldr	r2, [pc, #108]	@ (8007bf0 <_printf_float+0x2dc>)
 8007b82:	2301      	movs	r3, #1
 8007b84:	4631      	mov	r1, r6
 8007b86:	4628      	mov	r0, r5
 8007b88:	47b8      	blx	r7
 8007b8a:	3001      	adds	r0, #1
 8007b8c:	f43f af1d 	beq.w	80079ca <_printf_float+0xb6>
 8007b90:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007b94:	ea59 0303 	orrs.w	r3, r9, r3
 8007b98:	d102      	bne.n	8007ba0 <_printf_float+0x28c>
 8007b9a:	6823      	ldr	r3, [r4, #0]
 8007b9c:	07d9      	lsls	r1, r3, #31
 8007b9e:	d5d7      	bpl.n	8007b50 <_printf_float+0x23c>
 8007ba0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ba4:	4631      	mov	r1, r6
 8007ba6:	4628      	mov	r0, r5
 8007ba8:	47b8      	blx	r7
 8007baa:	3001      	adds	r0, #1
 8007bac:	f43f af0d 	beq.w	80079ca <_printf_float+0xb6>
 8007bb0:	f04f 0a00 	mov.w	sl, #0
 8007bb4:	f104 0b1a 	add.w	fp, r4, #26
 8007bb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bba:	425b      	negs	r3, r3
 8007bbc:	4553      	cmp	r3, sl
 8007bbe:	dc01      	bgt.n	8007bc4 <_printf_float+0x2b0>
 8007bc0:	464b      	mov	r3, r9
 8007bc2:	e793      	b.n	8007aec <_printf_float+0x1d8>
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	465a      	mov	r2, fp
 8007bc8:	4631      	mov	r1, r6
 8007bca:	4628      	mov	r0, r5
 8007bcc:	47b8      	blx	r7
 8007bce:	3001      	adds	r0, #1
 8007bd0:	f43f aefb 	beq.w	80079ca <_printf_float+0xb6>
 8007bd4:	f10a 0a01 	add.w	sl, sl, #1
 8007bd8:	e7ee      	b.n	8007bb8 <_printf_float+0x2a4>
 8007bda:	bf00      	nop
 8007bdc:	7fefffff 	.word	0x7fefffff
 8007be0:	0800b750 	.word	0x0800b750
 8007be4:	0800b754 	.word	0x0800b754
 8007be8:	0800b758 	.word	0x0800b758
 8007bec:	0800b75c 	.word	0x0800b75c
 8007bf0:	0800b760 	.word	0x0800b760
 8007bf4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007bf6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007bfa:	4553      	cmp	r3, sl
 8007bfc:	bfa8      	it	ge
 8007bfe:	4653      	movge	r3, sl
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	4699      	mov	r9, r3
 8007c04:	dc36      	bgt.n	8007c74 <_printf_float+0x360>
 8007c06:	f04f 0b00 	mov.w	fp, #0
 8007c0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c0e:	f104 021a 	add.w	r2, r4, #26
 8007c12:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c14:	9306      	str	r3, [sp, #24]
 8007c16:	eba3 0309 	sub.w	r3, r3, r9
 8007c1a:	455b      	cmp	r3, fp
 8007c1c:	dc31      	bgt.n	8007c82 <_printf_float+0x36e>
 8007c1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c20:	459a      	cmp	sl, r3
 8007c22:	dc3a      	bgt.n	8007c9a <_printf_float+0x386>
 8007c24:	6823      	ldr	r3, [r4, #0]
 8007c26:	07da      	lsls	r2, r3, #31
 8007c28:	d437      	bmi.n	8007c9a <_printf_float+0x386>
 8007c2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c2c:	ebaa 0903 	sub.w	r9, sl, r3
 8007c30:	9b06      	ldr	r3, [sp, #24]
 8007c32:	ebaa 0303 	sub.w	r3, sl, r3
 8007c36:	4599      	cmp	r9, r3
 8007c38:	bfa8      	it	ge
 8007c3a:	4699      	movge	r9, r3
 8007c3c:	f1b9 0f00 	cmp.w	r9, #0
 8007c40:	dc33      	bgt.n	8007caa <_printf_float+0x396>
 8007c42:	f04f 0800 	mov.w	r8, #0
 8007c46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c4a:	f104 0b1a 	add.w	fp, r4, #26
 8007c4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c50:	ebaa 0303 	sub.w	r3, sl, r3
 8007c54:	eba3 0309 	sub.w	r3, r3, r9
 8007c58:	4543      	cmp	r3, r8
 8007c5a:	f77f af79 	ble.w	8007b50 <_printf_float+0x23c>
 8007c5e:	2301      	movs	r3, #1
 8007c60:	465a      	mov	r2, fp
 8007c62:	4631      	mov	r1, r6
 8007c64:	4628      	mov	r0, r5
 8007c66:	47b8      	blx	r7
 8007c68:	3001      	adds	r0, #1
 8007c6a:	f43f aeae 	beq.w	80079ca <_printf_float+0xb6>
 8007c6e:	f108 0801 	add.w	r8, r8, #1
 8007c72:	e7ec      	b.n	8007c4e <_printf_float+0x33a>
 8007c74:	4642      	mov	r2, r8
 8007c76:	4631      	mov	r1, r6
 8007c78:	4628      	mov	r0, r5
 8007c7a:	47b8      	blx	r7
 8007c7c:	3001      	adds	r0, #1
 8007c7e:	d1c2      	bne.n	8007c06 <_printf_float+0x2f2>
 8007c80:	e6a3      	b.n	80079ca <_printf_float+0xb6>
 8007c82:	2301      	movs	r3, #1
 8007c84:	4631      	mov	r1, r6
 8007c86:	4628      	mov	r0, r5
 8007c88:	9206      	str	r2, [sp, #24]
 8007c8a:	47b8      	blx	r7
 8007c8c:	3001      	adds	r0, #1
 8007c8e:	f43f ae9c 	beq.w	80079ca <_printf_float+0xb6>
 8007c92:	9a06      	ldr	r2, [sp, #24]
 8007c94:	f10b 0b01 	add.w	fp, fp, #1
 8007c98:	e7bb      	b.n	8007c12 <_printf_float+0x2fe>
 8007c9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c9e:	4631      	mov	r1, r6
 8007ca0:	4628      	mov	r0, r5
 8007ca2:	47b8      	blx	r7
 8007ca4:	3001      	adds	r0, #1
 8007ca6:	d1c0      	bne.n	8007c2a <_printf_float+0x316>
 8007ca8:	e68f      	b.n	80079ca <_printf_float+0xb6>
 8007caa:	9a06      	ldr	r2, [sp, #24]
 8007cac:	464b      	mov	r3, r9
 8007cae:	4442      	add	r2, r8
 8007cb0:	4631      	mov	r1, r6
 8007cb2:	4628      	mov	r0, r5
 8007cb4:	47b8      	blx	r7
 8007cb6:	3001      	adds	r0, #1
 8007cb8:	d1c3      	bne.n	8007c42 <_printf_float+0x32e>
 8007cba:	e686      	b.n	80079ca <_printf_float+0xb6>
 8007cbc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007cc0:	f1ba 0f01 	cmp.w	sl, #1
 8007cc4:	dc01      	bgt.n	8007cca <_printf_float+0x3b6>
 8007cc6:	07db      	lsls	r3, r3, #31
 8007cc8:	d536      	bpl.n	8007d38 <_printf_float+0x424>
 8007cca:	2301      	movs	r3, #1
 8007ccc:	4642      	mov	r2, r8
 8007cce:	4631      	mov	r1, r6
 8007cd0:	4628      	mov	r0, r5
 8007cd2:	47b8      	blx	r7
 8007cd4:	3001      	adds	r0, #1
 8007cd6:	f43f ae78 	beq.w	80079ca <_printf_float+0xb6>
 8007cda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cde:	4631      	mov	r1, r6
 8007ce0:	4628      	mov	r0, r5
 8007ce2:	47b8      	blx	r7
 8007ce4:	3001      	adds	r0, #1
 8007ce6:	f43f ae70 	beq.w	80079ca <_printf_float+0xb6>
 8007cea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007cee:	2200      	movs	r2, #0
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007cf6:	f7f8 fee7 	bl	8000ac8 <__aeabi_dcmpeq>
 8007cfa:	b9c0      	cbnz	r0, 8007d2e <_printf_float+0x41a>
 8007cfc:	4653      	mov	r3, sl
 8007cfe:	f108 0201 	add.w	r2, r8, #1
 8007d02:	4631      	mov	r1, r6
 8007d04:	4628      	mov	r0, r5
 8007d06:	47b8      	blx	r7
 8007d08:	3001      	adds	r0, #1
 8007d0a:	d10c      	bne.n	8007d26 <_printf_float+0x412>
 8007d0c:	e65d      	b.n	80079ca <_printf_float+0xb6>
 8007d0e:	2301      	movs	r3, #1
 8007d10:	465a      	mov	r2, fp
 8007d12:	4631      	mov	r1, r6
 8007d14:	4628      	mov	r0, r5
 8007d16:	47b8      	blx	r7
 8007d18:	3001      	adds	r0, #1
 8007d1a:	f43f ae56 	beq.w	80079ca <_printf_float+0xb6>
 8007d1e:	f108 0801 	add.w	r8, r8, #1
 8007d22:	45d0      	cmp	r8, sl
 8007d24:	dbf3      	blt.n	8007d0e <_printf_float+0x3fa>
 8007d26:	464b      	mov	r3, r9
 8007d28:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007d2c:	e6df      	b.n	8007aee <_printf_float+0x1da>
 8007d2e:	f04f 0800 	mov.w	r8, #0
 8007d32:	f104 0b1a 	add.w	fp, r4, #26
 8007d36:	e7f4      	b.n	8007d22 <_printf_float+0x40e>
 8007d38:	2301      	movs	r3, #1
 8007d3a:	4642      	mov	r2, r8
 8007d3c:	e7e1      	b.n	8007d02 <_printf_float+0x3ee>
 8007d3e:	2301      	movs	r3, #1
 8007d40:	464a      	mov	r2, r9
 8007d42:	4631      	mov	r1, r6
 8007d44:	4628      	mov	r0, r5
 8007d46:	47b8      	blx	r7
 8007d48:	3001      	adds	r0, #1
 8007d4a:	f43f ae3e 	beq.w	80079ca <_printf_float+0xb6>
 8007d4e:	f108 0801 	add.w	r8, r8, #1
 8007d52:	68e3      	ldr	r3, [r4, #12]
 8007d54:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007d56:	1a5b      	subs	r3, r3, r1
 8007d58:	4543      	cmp	r3, r8
 8007d5a:	dcf0      	bgt.n	8007d3e <_printf_float+0x42a>
 8007d5c:	e6fc      	b.n	8007b58 <_printf_float+0x244>
 8007d5e:	f04f 0800 	mov.w	r8, #0
 8007d62:	f104 0919 	add.w	r9, r4, #25
 8007d66:	e7f4      	b.n	8007d52 <_printf_float+0x43e>

08007d68 <_printf_common>:
 8007d68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d6c:	4616      	mov	r6, r2
 8007d6e:	4698      	mov	r8, r3
 8007d70:	688a      	ldr	r2, [r1, #8]
 8007d72:	690b      	ldr	r3, [r1, #16]
 8007d74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	bfb8      	it	lt
 8007d7c:	4613      	movlt	r3, r2
 8007d7e:	6033      	str	r3, [r6, #0]
 8007d80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007d84:	4607      	mov	r7, r0
 8007d86:	460c      	mov	r4, r1
 8007d88:	b10a      	cbz	r2, 8007d8e <_printf_common+0x26>
 8007d8a:	3301      	adds	r3, #1
 8007d8c:	6033      	str	r3, [r6, #0]
 8007d8e:	6823      	ldr	r3, [r4, #0]
 8007d90:	0699      	lsls	r1, r3, #26
 8007d92:	bf42      	ittt	mi
 8007d94:	6833      	ldrmi	r3, [r6, #0]
 8007d96:	3302      	addmi	r3, #2
 8007d98:	6033      	strmi	r3, [r6, #0]
 8007d9a:	6825      	ldr	r5, [r4, #0]
 8007d9c:	f015 0506 	ands.w	r5, r5, #6
 8007da0:	d106      	bne.n	8007db0 <_printf_common+0x48>
 8007da2:	f104 0a19 	add.w	sl, r4, #25
 8007da6:	68e3      	ldr	r3, [r4, #12]
 8007da8:	6832      	ldr	r2, [r6, #0]
 8007daa:	1a9b      	subs	r3, r3, r2
 8007dac:	42ab      	cmp	r3, r5
 8007dae:	dc26      	bgt.n	8007dfe <_printf_common+0x96>
 8007db0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007db4:	6822      	ldr	r2, [r4, #0]
 8007db6:	3b00      	subs	r3, #0
 8007db8:	bf18      	it	ne
 8007dba:	2301      	movne	r3, #1
 8007dbc:	0692      	lsls	r2, r2, #26
 8007dbe:	d42b      	bmi.n	8007e18 <_printf_common+0xb0>
 8007dc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007dc4:	4641      	mov	r1, r8
 8007dc6:	4638      	mov	r0, r7
 8007dc8:	47c8      	blx	r9
 8007dca:	3001      	adds	r0, #1
 8007dcc:	d01e      	beq.n	8007e0c <_printf_common+0xa4>
 8007dce:	6823      	ldr	r3, [r4, #0]
 8007dd0:	6922      	ldr	r2, [r4, #16]
 8007dd2:	f003 0306 	and.w	r3, r3, #6
 8007dd6:	2b04      	cmp	r3, #4
 8007dd8:	bf02      	ittt	eq
 8007dda:	68e5      	ldreq	r5, [r4, #12]
 8007ddc:	6833      	ldreq	r3, [r6, #0]
 8007dde:	1aed      	subeq	r5, r5, r3
 8007de0:	68a3      	ldr	r3, [r4, #8]
 8007de2:	bf0c      	ite	eq
 8007de4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007de8:	2500      	movne	r5, #0
 8007dea:	4293      	cmp	r3, r2
 8007dec:	bfc4      	itt	gt
 8007dee:	1a9b      	subgt	r3, r3, r2
 8007df0:	18ed      	addgt	r5, r5, r3
 8007df2:	2600      	movs	r6, #0
 8007df4:	341a      	adds	r4, #26
 8007df6:	42b5      	cmp	r5, r6
 8007df8:	d11a      	bne.n	8007e30 <_printf_common+0xc8>
 8007dfa:	2000      	movs	r0, #0
 8007dfc:	e008      	b.n	8007e10 <_printf_common+0xa8>
 8007dfe:	2301      	movs	r3, #1
 8007e00:	4652      	mov	r2, sl
 8007e02:	4641      	mov	r1, r8
 8007e04:	4638      	mov	r0, r7
 8007e06:	47c8      	blx	r9
 8007e08:	3001      	adds	r0, #1
 8007e0a:	d103      	bne.n	8007e14 <_printf_common+0xac>
 8007e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e14:	3501      	adds	r5, #1
 8007e16:	e7c6      	b.n	8007da6 <_printf_common+0x3e>
 8007e18:	18e1      	adds	r1, r4, r3
 8007e1a:	1c5a      	adds	r2, r3, #1
 8007e1c:	2030      	movs	r0, #48	@ 0x30
 8007e1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007e22:	4422      	add	r2, r4
 8007e24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007e28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007e2c:	3302      	adds	r3, #2
 8007e2e:	e7c7      	b.n	8007dc0 <_printf_common+0x58>
 8007e30:	2301      	movs	r3, #1
 8007e32:	4622      	mov	r2, r4
 8007e34:	4641      	mov	r1, r8
 8007e36:	4638      	mov	r0, r7
 8007e38:	47c8      	blx	r9
 8007e3a:	3001      	adds	r0, #1
 8007e3c:	d0e6      	beq.n	8007e0c <_printf_common+0xa4>
 8007e3e:	3601      	adds	r6, #1
 8007e40:	e7d9      	b.n	8007df6 <_printf_common+0x8e>
	...

08007e44 <_printf_i>:
 8007e44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e48:	7e0f      	ldrb	r7, [r1, #24]
 8007e4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007e4c:	2f78      	cmp	r7, #120	@ 0x78
 8007e4e:	4691      	mov	r9, r2
 8007e50:	4680      	mov	r8, r0
 8007e52:	460c      	mov	r4, r1
 8007e54:	469a      	mov	sl, r3
 8007e56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007e5a:	d807      	bhi.n	8007e6c <_printf_i+0x28>
 8007e5c:	2f62      	cmp	r7, #98	@ 0x62
 8007e5e:	d80a      	bhi.n	8007e76 <_printf_i+0x32>
 8007e60:	2f00      	cmp	r7, #0
 8007e62:	f000 80d2 	beq.w	800800a <_printf_i+0x1c6>
 8007e66:	2f58      	cmp	r7, #88	@ 0x58
 8007e68:	f000 80b9 	beq.w	8007fde <_printf_i+0x19a>
 8007e6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007e70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007e74:	e03a      	b.n	8007eec <_printf_i+0xa8>
 8007e76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007e7a:	2b15      	cmp	r3, #21
 8007e7c:	d8f6      	bhi.n	8007e6c <_printf_i+0x28>
 8007e7e:	a101      	add	r1, pc, #4	@ (adr r1, 8007e84 <_printf_i+0x40>)
 8007e80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e84:	08007edd 	.word	0x08007edd
 8007e88:	08007ef1 	.word	0x08007ef1
 8007e8c:	08007e6d 	.word	0x08007e6d
 8007e90:	08007e6d 	.word	0x08007e6d
 8007e94:	08007e6d 	.word	0x08007e6d
 8007e98:	08007e6d 	.word	0x08007e6d
 8007e9c:	08007ef1 	.word	0x08007ef1
 8007ea0:	08007e6d 	.word	0x08007e6d
 8007ea4:	08007e6d 	.word	0x08007e6d
 8007ea8:	08007e6d 	.word	0x08007e6d
 8007eac:	08007e6d 	.word	0x08007e6d
 8007eb0:	08007ff1 	.word	0x08007ff1
 8007eb4:	08007f1b 	.word	0x08007f1b
 8007eb8:	08007fab 	.word	0x08007fab
 8007ebc:	08007e6d 	.word	0x08007e6d
 8007ec0:	08007e6d 	.word	0x08007e6d
 8007ec4:	08008013 	.word	0x08008013
 8007ec8:	08007e6d 	.word	0x08007e6d
 8007ecc:	08007f1b 	.word	0x08007f1b
 8007ed0:	08007e6d 	.word	0x08007e6d
 8007ed4:	08007e6d 	.word	0x08007e6d
 8007ed8:	08007fb3 	.word	0x08007fb3
 8007edc:	6833      	ldr	r3, [r6, #0]
 8007ede:	1d1a      	adds	r2, r3, #4
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	6032      	str	r2, [r6, #0]
 8007ee4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ee8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007eec:	2301      	movs	r3, #1
 8007eee:	e09d      	b.n	800802c <_printf_i+0x1e8>
 8007ef0:	6833      	ldr	r3, [r6, #0]
 8007ef2:	6820      	ldr	r0, [r4, #0]
 8007ef4:	1d19      	adds	r1, r3, #4
 8007ef6:	6031      	str	r1, [r6, #0]
 8007ef8:	0606      	lsls	r6, r0, #24
 8007efa:	d501      	bpl.n	8007f00 <_printf_i+0xbc>
 8007efc:	681d      	ldr	r5, [r3, #0]
 8007efe:	e003      	b.n	8007f08 <_printf_i+0xc4>
 8007f00:	0645      	lsls	r5, r0, #25
 8007f02:	d5fb      	bpl.n	8007efc <_printf_i+0xb8>
 8007f04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007f08:	2d00      	cmp	r5, #0
 8007f0a:	da03      	bge.n	8007f14 <_printf_i+0xd0>
 8007f0c:	232d      	movs	r3, #45	@ 0x2d
 8007f0e:	426d      	negs	r5, r5
 8007f10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f14:	4859      	ldr	r0, [pc, #356]	@ (800807c <_printf_i+0x238>)
 8007f16:	230a      	movs	r3, #10
 8007f18:	e011      	b.n	8007f3e <_printf_i+0xfa>
 8007f1a:	6821      	ldr	r1, [r4, #0]
 8007f1c:	6833      	ldr	r3, [r6, #0]
 8007f1e:	0608      	lsls	r0, r1, #24
 8007f20:	f853 5b04 	ldr.w	r5, [r3], #4
 8007f24:	d402      	bmi.n	8007f2c <_printf_i+0xe8>
 8007f26:	0649      	lsls	r1, r1, #25
 8007f28:	bf48      	it	mi
 8007f2a:	b2ad      	uxthmi	r5, r5
 8007f2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8007f2e:	4853      	ldr	r0, [pc, #332]	@ (800807c <_printf_i+0x238>)
 8007f30:	6033      	str	r3, [r6, #0]
 8007f32:	bf14      	ite	ne
 8007f34:	230a      	movne	r3, #10
 8007f36:	2308      	moveq	r3, #8
 8007f38:	2100      	movs	r1, #0
 8007f3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007f3e:	6866      	ldr	r6, [r4, #4]
 8007f40:	60a6      	str	r6, [r4, #8]
 8007f42:	2e00      	cmp	r6, #0
 8007f44:	bfa2      	ittt	ge
 8007f46:	6821      	ldrge	r1, [r4, #0]
 8007f48:	f021 0104 	bicge.w	r1, r1, #4
 8007f4c:	6021      	strge	r1, [r4, #0]
 8007f4e:	b90d      	cbnz	r5, 8007f54 <_printf_i+0x110>
 8007f50:	2e00      	cmp	r6, #0
 8007f52:	d04b      	beq.n	8007fec <_printf_i+0x1a8>
 8007f54:	4616      	mov	r6, r2
 8007f56:	fbb5 f1f3 	udiv	r1, r5, r3
 8007f5a:	fb03 5711 	mls	r7, r3, r1, r5
 8007f5e:	5dc7      	ldrb	r7, [r0, r7]
 8007f60:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007f64:	462f      	mov	r7, r5
 8007f66:	42bb      	cmp	r3, r7
 8007f68:	460d      	mov	r5, r1
 8007f6a:	d9f4      	bls.n	8007f56 <_printf_i+0x112>
 8007f6c:	2b08      	cmp	r3, #8
 8007f6e:	d10b      	bne.n	8007f88 <_printf_i+0x144>
 8007f70:	6823      	ldr	r3, [r4, #0]
 8007f72:	07df      	lsls	r7, r3, #31
 8007f74:	d508      	bpl.n	8007f88 <_printf_i+0x144>
 8007f76:	6923      	ldr	r3, [r4, #16]
 8007f78:	6861      	ldr	r1, [r4, #4]
 8007f7a:	4299      	cmp	r1, r3
 8007f7c:	bfde      	ittt	le
 8007f7e:	2330      	movle	r3, #48	@ 0x30
 8007f80:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007f84:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007f88:	1b92      	subs	r2, r2, r6
 8007f8a:	6122      	str	r2, [r4, #16]
 8007f8c:	f8cd a000 	str.w	sl, [sp]
 8007f90:	464b      	mov	r3, r9
 8007f92:	aa03      	add	r2, sp, #12
 8007f94:	4621      	mov	r1, r4
 8007f96:	4640      	mov	r0, r8
 8007f98:	f7ff fee6 	bl	8007d68 <_printf_common>
 8007f9c:	3001      	adds	r0, #1
 8007f9e:	d14a      	bne.n	8008036 <_printf_i+0x1f2>
 8007fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fa4:	b004      	add	sp, #16
 8007fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007faa:	6823      	ldr	r3, [r4, #0]
 8007fac:	f043 0320 	orr.w	r3, r3, #32
 8007fb0:	6023      	str	r3, [r4, #0]
 8007fb2:	4833      	ldr	r0, [pc, #204]	@ (8008080 <_printf_i+0x23c>)
 8007fb4:	2778      	movs	r7, #120	@ 0x78
 8007fb6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007fba:	6823      	ldr	r3, [r4, #0]
 8007fbc:	6831      	ldr	r1, [r6, #0]
 8007fbe:	061f      	lsls	r7, r3, #24
 8007fc0:	f851 5b04 	ldr.w	r5, [r1], #4
 8007fc4:	d402      	bmi.n	8007fcc <_printf_i+0x188>
 8007fc6:	065f      	lsls	r7, r3, #25
 8007fc8:	bf48      	it	mi
 8007fca:	b2ad      	uxthmi	r5, r5
 8007fcc:	6031      	str	r1, [r6, #0]
 8007fce:	07d9      	lsls	r1, r3, #31
 8007fd0:	bf44      	itt	mi
 8007fd2:	f043 0320 	orrmi.w	r3, r3, #32
 8007fd6:	6023      	strmi	r3, [r4, #0]
 8007fd8:	b11d      	cbz	r5, 8007fe2 <_printf_i+0x19e>
 8007fda:	2310      	movs	r3, #16
 8007fdc:	e7ac      	b.n	8007f38 <_printf_i+0xf4>
 8007fde:	4827      	ldr	r0, [pc, #156]	@ (800807c <_printf_i+0x238>)
 8007fe0:	e7e9      	b.n	8007fb6 <_printf_i+0x172>
 8007fe2:	6823      	ldr	r3, [r4, #0]
 8007fe4:	f023 0320 	bic.w	r3, r3, #32
 8007fe8:	6023      	str	r3, [r4, #0]
 8007fea:	e7f6      	b.n	8007fda <_printf_i+0x196>
 8007fec:	4616      	mov	r6, r2
 8007fee:	e7bd      	b.n	8007f6c <_printf_i+0x128>
 8007ff0:	6833      	ldr	r3, [r6, #0]
 8007ff2:	6825      	ldr	r5, [r4, #0]
 8007ff4:	6961      	ldr	r1, [r4, #20]
 8007ff6:	1d18      	adds	r0, r3, #4
 8007ff8:	6030      	str	r0, [r6, #0]
 8007ffa:	062e      	lsls	r6, r5, #24
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	d501      	bpl.n	8008004 <_printf_i+0x1c0>
 8008000:	6019      	str	r1, [r3, #0]
 8008002:	e002      	b.n	800800a <_printf_i+0x1c6>
 8008004:	0668      	lsls	r0, r5, #25
 8008006:	d5fb      	bpl.n	8008000 <_printf_i+0x1bc>
 8008008:	8019      	strh	r1, [r3, #0]
 800800a:	2300      	movs	r3, #0
 800800c:	6123      	str	r3, [r4, #16]
 800800e:	4616      	mov	r6, r2
 8008010:	e7bc      	b.n	8007f8c <_printf_i+0x148>
 8008012:	6833      	ldr	r3, [r6, #0]
 8008014:	1d1a      	adds	r2, r3, #4
 8008016:	6032      	str	r2, [r6, #0]
 8008018:	681e      	ldr	r6, [r3, #0]
 800801a:	6862      	ldr	r2, [r4, #4]
 800801c:	2100      	movs	r1, #0
 800801e:	4630      	mov	r0, r6
 8008020:	f7f8 f8d6 	bl	80001d0 <memchr>
 8008024:	b108      	cbz	r0, 800802a <_printf_i+0x1e6>
 8008026:	1b80      	subs	r0, r0, r6
 8008028:	6060      	str	r0, [r4, #4]
 800802a:	6863      	ldr	r3, [r4, #4]
 800802c:	6123      	str	r3, [r4, #16]
 800802e:	2300      	movs	r3, #0
 8008030:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008034:	e7aa      	b.n	8007f8c <_printf_i+0x148>
 8008036:	6923      	ldr	r3, [r4, #16]
 8008038:	4632      	mov	r2, r6
 800803a:	4649      	mov	r1, r9
 800803c:	4640      	mov	r0, r8
 800803e:	47d0      	blx	sl
 8008040:	3001      	adds	r0, #1
 8008042:	d0ad      	beq.n	8007fa0 <_printf_i+0x15c>
 8008044:	6823      	ldr	r3, [r4, #0]
 8008046:	079b      	lsls	r3, r3, #30
 8008048:	d413      	bmi.n	8008072 <_printf_i+0x22e>
 800804a:	68e0      	ldr	r0, [r4, #12]
 800804c:	9b03      	ldr	r3, [sp, #12]
 800804e:	4298      	cmp	r0, r3
 8008050:	bfb8      	it	lt
 8008052:	4618      	movlt	r0, r3
 8008054:	e7a6      	b.n	8007fa4 <_printf_i+0x160>
 8008056:	2301      	movs	r3, #1
 8008058:	4632      	mov	r2, r6
 800805a:	4649      	mov	r1, r9
 800805c:	4640      	mov	r0, r8
 800805e:	47d0      	blx	sl
 8008060:	3001      	adds	r0, #1
 8008062:	d09d      	beq.n	8007fa0 <_printf_i+0x15c>
 8008064:	3501      	adds	r5, #1
 8008066:	68e3      	ldr	r3, [r4, #12]
 8008068:	9903      	ldr	r1, [sp, #12]
 800806a:	1a5b      	subs	r3, r3, r1
 800806c:	42ab      	cmp	r3, r5
 800806e:	dcf2      	bgt.n	8008056 <_printf_i+0x212>
 8008070:	e7eb      	b.n	800804a <_printf_i+0x206>
 8008072:	2500      	movs	r5, #0
 8008074:	f104 0619 	add.w	r6, r4, #25
 8008078:	e7f5      	b.n	8008066 <_printf_i+0x222>
 800807a:	bf00      	nop
 800807c:	0800b762 	.word	0x0800b762
 8008080:	0800b773 	.word	0x0800b773

08008084 <_scanf_float>:
 8008084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008088:	b087      	sub	sp, #28
 800808a:	4617      	mov	r7, r2
 800808c:	9303      	str	r3, [sp, #12]
 800808e:	688b      	ldr	r3, [r1, #8]
 8008090:	1e5a      	subs	r2, r3, #1
 8008092:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008096:	bf81      	itttt	hi
 8008098:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800809c:	eb03 0b05 	addhi.w	fp, r3, r5
 80080a0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80080a4:	608b      	strhi	r3, [r1, #8]
 80080a6:	680b      	ldr	r3, [r1, #0]
 80080a8:	460a      	mov	r2, r1
 80080aa:	f04f 0500 	mov.w	r5, #0
 80080ae:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80080b2:	f842 3b1c 	str.w	r3, [r2], #28
 80080b6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80080ba:	4680      	mov	r8, r0
 80080bc:	460c      	mov	r4, r1
 80080be:	bf98      	it	ls
 80080c0:	f04f 0b00 	movls.w	fp, #0
 80080c4:	9201      	str	r2, [sp, #4]
 80080c6:	4616      	mov	r6, r2
 80080c8:	46aa      	mov	sl, r5
 80080ca:	46a9      	mov	r9, r5
 80080cc:	9502      	str	r5, [sp, #8]
 80080ce:	68a2      	ldr	r2, [r4, #8]
 80080d0:	b152      	cbz	r2, 80080e8 <_scanf_float+0x64>
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	781b      	ldrb	r3, [r3, #0]
 80080d6:	2b4e      	cmp	r3, #78	@ 0x4e
 80080d8:	d864      	bhi.n	80081a4 <_scanf_float+0x120>
 80080da:	2b40      	cmp	r3, #64	@ 0x40
 80080dc:	d83c      	bhi.n	8008158 <_scanf_float+0xd4>
 80080de:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80080e2:	b2c8      	uxtb	r0, r1
 80080e4:	280e      	cmp	r0, #14
 80080e6:	d93a      	bls.n	800815e <_scanf_float+0xda>
 80080e8:	f1b9 0f00 	cmp.w	r9, #0
 80080ec:	d003      	beq.n	80080f6 <_scanf_float+0x72>
 80080ee:	6823      	ldr	r3, [r4, #0]
 80080f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80080f4:	6023      	str	r3, [r4, #0]
 80080f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80080fa:	f1ba 0f01 	cmp.w	sl, #1
 80080fe:	f200 8117 	bhi.w	8008330 <_scanf_float+0x2ac>
 8008102:	9b01      	ldr	r3, [sp, #4]
 8008104:	429e      	cmp	r6, r3
 8008106:	f200 8108 	bhi.w	800831a <_scanf_float+0x296>
 800810a:	2001      	movs	r0, #1
 800810c:	b007      	add	sp, #28
 800810e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008112:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008116:	2a0d      	cmp	r2, #13
 8008118:	d8e6      	bhi.n	80080e8 <_scanf_float+0x64>
 800811a:	a101      	add	r1, pc, #4	@ (adr r1, 8008120 <_scanf_float+0x9c>)
 800811c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008120:	08008267 	.word	0x08008267
 8008124:	080080e9 	.word	0x080080e9
 8008128:	080080e9 	.word	0x080080e9
 800812c:	080080e9 	.word	0x080080e9
 8008130:	080082c7 	.word	0x080082c7
 8008134:	0800829f 	.word	0x0800829f
 8008138:	080080e9 	.word	0x080080e9
 800813c:	080080e9 	.word	0x080080e9
 8008140:	08008275 	.word	0x08008275
 8008144:	080080e9 	.word	0x080080e9
 8008148:	080080e9 	.word	0x080080e9
 800814c:	080080e9 	.word	0x080080e9
 8008150:	080080e9 	.word	0x080080e9
 8008154:	0800822d 	.word	0x0800822d
 8008158:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800815c:	e7db      	b.n	8008116 <_scanf_float+0x92>
 800815e:	290e      	cmp	r1, #14
 8008160:	d8c2      	bhi.n	80080e8 <_scanf_float+0x64>
 8008162:	a001      	add	r0, pc, #4	@ (adr r0, 8008168 <_scanf_float+0xe4>)
 8008164:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008168:	0800821d 	.word	0x0800821d
 800816c:	080080e9 	.word	0x080080e9
 8008170:	0800821d 	.word	0x0800821d
 8008174:	080082b3 	.word	0x080082b3
 8008178:	080080e9 	.word	0x080080e9
 800817c:	080081c5 	.word	0x080081c5
 8008180:	08008203 	.word	0x08008203
 8008184:	08008203 	.word	0x08008203
 8008188:	08008203 	.word	0x08008203
 800818c:	08008203 	.word	0x08008203
 8008190:	08008203 	.word	0x08008203
 8008194:	08008203 	.word	0x08008203
 8008198:	08008203 	.word	0x08008203
 800819c:	08008203 	.word	0x08008203
 80081a0:	08008203 	.word	0x08008203
 80081a4:	2b6e      	cmp	r3, #110	@ 0x6e
 80081a6:	d809      	bhi.n	80081bc <_scanf_float+0x138>
 80081a8:	2b60      	cmp	r3, #96	@ 0x60
 80081aa:	d8b2      	bhi.n	8008112 <_scanf_float+0x8e>
 80081ac:	2b54      	cmp	r3, #84	@ 0x54
 80081ae:	d07b      	beq.n	80082a8 <_scanf_float+0x224>
 80081b0:	2b59      	cmp	r3, #89	@ 0x59
 80081b2:	d199      	bne.n	80080e8 <_scanf_float+0x64>
 80081b4:	2d07      	cmp	r5, #7
 80081b6:	d197      	bne.n	80080e8 <_scanf_float+0x64>
 80081b8:	2508      	movs	r5, #8
 80081ba:	e02c      	b.n	8008216 <_scanf_float+0x192>
 80081bc:	2b74      	cmp	r3, #116	@ 0x74
 80081be:	d073      	beq.n	80082a8 <_scanf_float+0x224>
 80081c0:	2b79      	cmp	r3, #121	@ 0x79
 80081c2:	e7f6      	b.n	80081b2 <_scanf_float+0x12e>
 80081c4:	6821      	ldr	r1, [r4, #0]
 80081c6:	05c8      	lsls	r0, r1, #23
 80081c8:	d51b      	bpl.n	8008202 <_scanf_float+0x17e>
 80081ca:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80081ce:	6021      	str	r1, [r4, #0]
 80081d0:	f109 0901 	add.w	r9, r9, #1
 80081d4:	f1bb 0f00 	cmp.w	fp, #0
 80081d8:	d003      	beq.n	80081e2 <_scanf_float+0x15e>
 80081da:	3201      	adds	r2, #1
 80081dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80081e0:	60a2      	str	r2, [r4, #8]
 80081e2:	68a3      	ldr	r3, [r4, #8]
 80081e4:	3b01      	subs	r3, #1
 80081e6:	60a3      	str	r3, [r4, #8]
 80081e8:	6923      	ldr	r3, [r4, #16]
 80081ea:	3301      	adds	r3, #1
 80081ec:	6123      	str	r3, [r4, #16]
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	3b01      	subs	r3, #1
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	607b      	str	r3, [r7, #4]
 80081f6:	f340 8087 	ble.w	8008308 <_scanf_float+0x284>
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	3301      	adds	r3, #1
 80081fe:	603b      	str	r3, [r7, #0]
 8008200:	e765      	b.n	80080ce <_scanf_float+0x4a>
 8008202:	eb1a 0105 	adds.w	r1, sl, r5
 8008206:	f47f af6f 	bne.w	80080e8 <_scanf_float+0x64>
 800820a:	6822      	ldr	r2, [r4, #0]
 800820c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008210:	6022      	str	r2, [r4, #0]
 8008212:	460d      	mov	r5, r1
 8008214:	468a      	mov	sl, r1
 8008216:	f806 3b01 	strb.w	r3, [r6], #1
 800821a:	e7e2      	b.n	80081e2 <_scanf_float+0x15e>
 800821c:	6822      	ldr	r2, [r4, #0]
 800821e:	0610      	lsls	r0, r2, #24
 8008220:	f57f af62 	bpl.w	80080e8 <_scanf_float+0x64>
 8008224:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008228:	6022      	str	r2, [r4, #0]
 800822a:	e7f4      	b.n	8008216 <_scanf_float+0x192>
 800822c:	f1ba 0f00 	cmp.w	sl, #0
 8008230:	d10e      	bne.n	8008250 <_scanf_float+0x1cc>
 8008232:	f1b9 0f00 	cmp.w	r9, #0
 8008236:	d10e      	bne.n	8008256 <_scanf_float+0x1d2>
 8008238:	6822      	ldr	r2, [r4, #0]
 800823a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800823e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008242:	d108      	bne.n	8008256 <_scanf_float+0x1d2>
 8008244:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008248:	6022      	str	r2, [r4, #0]
 800824a:	f04f 0a01 	mov.w	sl, #1
 800824e:	e7e2      	b.n	8008216 <_scanf_float+0x192>
 8008250:	f1ba 0f02 	cmp.w	sl, #2
 8008254:	d055      	beq.n	8008302 <_scanf_float+0x27e>
 8008256:	2d01      	cmp	r5, #1
 8008258:	d002      	beq.n	8008260 <_scanf_float+0x1dc>
 800825a:	2d04      	cmp	r5, #4
 800825c:	f47f af44 	bne.w	80080e8 <_scanf_float+0x64>
 8008260:	3501      	adds	r5, #1
 8008262:	b2ed      	uxtb	r5, r5
 8008264:	e7d7      	b.n	8008216 <_scanf_float+0x192>
 8008266:	f1ba 0f01 	cmp.w	sl, #1
 800826a:	f47f af3d 	bne.w	80080e8 <_scanf_float+0x64>
 800826e:	f04f 0a02 	mov.w	sl, #2
 8008272:	e7d0      	b.n	8008216 <_scanf_float+0x192>
 8008274:	b97d      	cbnz	r5, 8008296 <_scanf_float+0x212>
 8008276:	f1b9 0f00 	cmp.w	r9, #0
 800827a:	f47f af38 	bne.w	80080ee <_scanf_float+0x6a>
 800827e:	6822      	ldr	r2, [r4, #0]
 8008280:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008284:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008288:	f040 8108 	bne.w	800849c <_scanf_float+0x418>
 800828c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008290:	6022      	str	r2, [r4, #0]
 8008292:	2501      	movs	r5, #1
 8008294:	e7bf      	b.n	8008216 <_scanf_float+0x192>
 8008296:	2d03      	cmp	r5, #3
 8008298:	d0e2      	beq.n	8008260 <_scanf_float+0x1dc>
 800829a:	2d05      	cmp	r5, #5
 800829c:	e7de      	b.n	800825c <_scanf_float+0x1d8>
 800829e:	2d02      	cmp	r5, #2
 80082a0:	f47f af22 	bne.w	80080e8 <_scanf_float+0x64>
 80082a4:	2503      	movs	r5, #3
 80082a6:	e7b6      	b.n	8008216 <_scanf_float+0x192>
 80082a8:	2d06      	cmp	r5, #6
 80082aa:	f47f af1d 	bne.w	80080e8 <_scanf_float+0x64>
 80082ae:	2507      	movs	r5, #7
 80082b0:	e7b1      	b.n	8008216 <_scanf_float+0x192>
 80082b2:	6822      	ldr	r2, [r4, #0]
 80082b4:	0591      	lsls	r1, r2, #22
 80082b6:	f57f af17 	bpl.w	80080e8 <_scanf_float+0x64>
 80082ba:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80082be:	6022      	str	r2, [r4, #0]
 80082c0:	f8cd 9008 	str.w	r9, [sp, #8]
 80082c4:	e7a7      	b.n	8008216 <_scanf_float+0x192>
 80082c6:	6822      	ldr	r2, [r4, #0]
 80082c8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80082cc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80082d0:	d006      	beq.n	80082e0 <_scanf_float+0x25c>
 80082d2:	0550      	lsls	r0, r2, #21
 80082d4:	f57f af08 	bpl.w	80080e8 <_scanf_float+0x64>
 80082d8:	f1b9 0f00 	cmp.w	r9, #0
 80082dc:	f000 80de 	beq.w	800849c <_scanf_float+0x418>
 80082e0:	0591      	lsls	r1, r2, #22
 80082e2:	bf58      	it	pl
 80082e4:	9902      	ldrpl	r1, [sp, #8]
 80082e6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80082ea:	bf58      	it	pl
 80082ec:	eba9 0101 	subpl.w	r1, r9, r1
 80082f0:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80082f4:	bf58      	it	pl
 80082f6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80082fa:	6022      	str	r2, [r4, #0]
 80082fc:	f04f 0900 	mov.w	r9, #0
 8008300:	e789      	b.n	8008216 <_scanf_float+0x192>
 8008302:	f04f 0a03 	mov.w	sl, #3
 8008306:	e786      	b.n	8008216 <_scanf_float+0x192>
 8008308:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800830c:	4639      	mov	r1, r7
 800830e:	4640      	mov	r0, r8
 8008310:	4798      	blx	r3
 8008312:	2800      	cmp	r0, #0
 8008314:	f43f aedb 	beq.w	80080ce <_scanf_float+0x4a>
 8008318:	e6e6      	b.n	80080e8 <_scanf_float+0x64>
 800831a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800831e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008322:	463a      	mov	r2, r7
 8008324:	4640      	mov	r0, r8
 8008326:	4798      	blx	r3
 8008328:	6923      	ldr	r3, [r4, #16]
 800832a:	3b01      	subs	r3, #1
 800832c:	6123      	str	r3, [r4, #16]
 800832e:	e6e8      	b.n	8008102 <_scanf_float+0x7e>
 8008330:	1e6b      	subs	r3, r5, #1
 8008332:	2b06      	cmp	r3, #6
 8008334:	d824      	bhi.n	8008380 <_scanf_float+0x2fc>
 8008336:	2d02      	cmp	r5, #2
 8008338:	d836      	bhi.n	80083a8 <_scanf_float+0x324>
 800833a:	9b01      	ldr	r3, [sp, #4]
 800833c:	429e      	cmp	r6, r3
 800833e:	f67f aee4 	bls.w	800810a <_scanf_float+0x86>
 8008342:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008346:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800834a:	463a      	mov	r2, r7
 800834c:	4640      	mov	r0, r8
 800834e:	4798      	blx	r3
 8008350:	6923      	ldr	r3, [r4, #16]
 8008352:	3b01      	subs	r3, #1
 8008354:	6123      	str	r3, [r4, #16]
 8008356:	e7f0      	b.n	800833a <_scanf_float+0x2b6>
 8008358:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800835c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008360:	463a      	mov	r2, r7
 8008362:	4640      	mov	r0, r8
 8008364:	4798      	blx	r3
 8008366:	6923      	ldr	r3, [r4, #16]
 8008368:	3b01      	subs	r3, #1
 800836a:	6123      	str	r3, [r4, #16]
 800836c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008370:	fa5f fa8a 	uxtb.w	sl, sl
 8008374:	f1ba 0f02 	cmp.w	sl, #2
 8008378:	d1ee      	bne.n	8008358 <_scanf_float+0x2d4>
 800837a:	3d03      	subs	r5, #3
 800837c:	b2ed      	uxtb	r5, r5
 800837e:	1b76      	subs	r6, r6, r5
 8008380:	6823      	ldr	r3, [r4, #0]
 8008382:	05da      	lsls	r2, r3, #23
 8008384:	d530      	bpl.n	80083e8 <_scanf_float+0x364>
 8008386:	055b      	lsls	r3, r3, #21
 8008388:	d511      	bpl.n	80083ae <_scanf_float+0x32a>
 800838a:	9b01      	ldr	r3, [sp, #4]
 800838c:	429e      	cmp	r6, r3
 800838e:	f67f aebc 	bls.w	800810a <_scanf_float+0x86>
 8008392:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008396:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800839a:	463a      	mov	r2, r7
 800839c:	4640      	mov	r0, r8
 800839e:	4798      	blx	r3
 80083a0:	6923      	ldr	r3, [r4, #16]
 80083a2:	3b01      	subs	r3, #1
 80083a4:	6123      	str	r3, [r4, #16]
 80083a6:	e7f0      	b.n	800838a <_scanf_float+0x306>
 80083a8:	46aa      	mov	sl, r5
 80083aa:	46b3      	mov	fp, r6
 80083ac:	e7de      	b.n	800836c <_scanf_float+0x2e8>
 80083ae:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80083b2:	6923      	ldr	r3, [r4, #16]
 80083b4:	2965      	cmp	r1, #101	@ 0x65
 80083b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80083ba:	f106 35ff 	add.w	r5, r6, #4294967295
 80083be:	6123      	str	r3, [r4, #16]
 80083c0:	d00c      	beq.n	80083dc <_scanf_float+0x358>
 80083c2:	2945      	cmp	r1, #69	@ 0x45
 80083c4:	d00a      	beq.n	80083dc <_scanf_float+0x358>
 80083c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80083ca:	463a      	mov	r2, r7
 80083cc:	4640      	mov	r0, r8
 80083ce:	4798      	blx	r3
 80083d0:	6923      	ldr	r3, [r4, #16]
 80083d2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80083d6:	3b01      	subs	r3, #1
 80083d8:	1eb5      	subs	r5, r6, #2
 80083da:	6123      	str	r3, [r4, #16]
 80083dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80083e0:	463a      	mov	r2, r7
 80083e2:	4640      	mov	r0, r8
 80083e4:	4798      	blx	r3
 80083e6:	462e      	mov	r6, r5
 80083e8:	6822      	ldr	r2, [r4, #0]
 80083ea:	f012 0210 	ands.w	r2, r2, #16
 80083ee:	d001      	beq.n	80083f4 <_scanf_float+0x370>
 80083f0:	2000      	movs	r0, #0
 80083f2:	e68b      	b.n	800810c <_scanf_float+0x88>
 80083f4:	7032      	strb	r2, [r6, #0]
 80083f6:	6823      	ldr	r3, [r4, #0]
 80083f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80083fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008400:	d11c      	bne.n	800843c <_scanf_float+0x3b8>
 8008402:	9b02      	ldr	r3, [sp, #8]
 8008404:	454b      	cmp	r3, r9
 8008406:	eba3 0209 	sub.w	r2, r3, r9
 800840a:	d123      	bne.n	8008454 <_scanf_float+0x3d0>
 800840c:	9901      	ldr	r1, [sp, #4]
 800840e:	2200      	movs	r2, #0
 8008410:	4640      	mov	r0, r8
 8008412:	f7ff f975 	bl	8007700 <_strtod_r>
 8008416:	9b03      	ldr	r3, [sp, #12]
 8008418:	6821      	ldr	r1, [r4, #0]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f011 0f02 	tst.w	r1, #2
 8008420:	ec57 6b10 	vmov	r6, r7, d0
 8008424:	f103 0204 	add.w	r2, r3, #4
 8008428:	d01f      	beq.n	800846a <_scanf_float+0x3e6>
 800842a:	9903      	ldr	r1, [sp, #12]
 800842c:	600a      	str	r2, [r1, #0]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	e9c3 6700 	strd	r6, r7, [r3]
 8008434:	68e3      	ldr	r3, [r4, #12]
 8008436:	3301      	adds	r3, #1
 8008438:	60e3      	str	r3, [r4, #12]
 800843a:	e7d9      	b.n	80083f0 <_scanf_float+0x36c>
 800843c:	9b04      	ldr	r3, [sp, #16]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d0e4      	beq.n	800840c <_scanf_float+0x388>
 8008442:	9905      	ldr	r1, [sp, #20]
 8008444:	230a      	movs	r3, #10
 8008446:	3101      	adds	r1, #1
 8008448:	4640      	mov	r0, r8
 800844a:	f002 f9dd 	bl	800a808 <_strtol_r>
 800844e:	9b04      	ldr	r3, [sp, #16]
 8008450:	9e05      	ldr	r6, [sp, #20]
 8008452:	1ac2      	subs	r2, r0, r3
 8008454:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008458:	429e      	cmp	r6, r3
 800845a:	bf28      	it	cs
 800845c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008460:	4910      	ldr	r1, [pc, #64]	@ (80084a4 <_scanf_float+0x420>)
 8008462:	4630      	mov	r0, r6
 8008464:	f000 f8f6 	bl	8008654 <siprintf>
 8008468:	e7d0      	b.n	800840c <_scanf_float+0x388>
 800846a:	f011 0f04 	tst.w	r1, #4
 800846e:	9903      	ldr	r1, [sp, #12]
 8008470:	600a      	str	r2, [r1, #0]
 8008472:	d1dc      	bne.n	800842e <_scanf_float+0x3aa>
 8008474:	681d      	ldr	r5, [r3, #0]
 8008476:	4632      	mov	r2, r6
 8008478:	463b      	mov	r3, r7
 800847a:	4630      	mov	r0, r6
 800847c:	4639      	mov	r1, r7
 800847e:	f7f8 fb55 	bl	8000b2c <__aeabi_dcmpun>
 8008482:	b128      	cbz	r0, 8008490 <_scanf_float+0x40c>
 8008484:	4808      	ldr	r0, [pc, #32]	@ (80084a8 <_scanf_float+0x424>)
 8008486:	f000 f9f3 	bl	8008870 <nanf>
 800848a:	ed85 0a00 	vstr	s0, [r5]
 800848e:	e7d1      	b.n	8008434 <_scanf_float+0x3b0>
 8008490:	4630      	mov	r0, r6
 8008492:	4639      	mov	r1, r7
 8008494:	f7f8 fba8 	bl	8000be8 <__aeabi_d2f>
 8008498:	6028      	str	r0, [r5, #0]
 800849a:	e7cb      	b.n	8008434 <_scanf_float+0x3b0>
 800849c:	f04f 0900 	mov.w	r9, #0
 80084a0:	e629      	b.n	80080f6 <_scanf_float+0x72>
 80084a2:	bf00      	nop
 80084a4:	0800b784 	.word	0x0800b784
 80084a8:	0800bb25 	.word	0x0800bb25

080084ac <std>:
 80084ac:	2300      	movs	r3, #0
 80084ae:	b510      	push	{r4, lr}
 80084b0:	4604      	mov	r4, r0
 80084b2:	e9c0 3300 	strd	r3, r3, [r0]
 80084b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80084ba:	6083      	str	r3, [r0, #8]
 80084bc:	8181      	strh	r1, [r0, #12]
 80084be:	6643      	str	r3, [r0, #100]	@ 0x64
 80084c0:	81c2      	strh	r2, [r0, #14]
 80084c2:	6183      	str	r3, [r0, #24]
 80084c4:	4619      	mov	r1, r3
 80084c6:	2208      	movs	r2, #8
 80084c8:	305c      	adds	r0, #92	@ 0x5c
 80084ca:	f000 f926 	bl	800871a <memset>
 80084ce:	4b0d      	ldr	r3, [pc, #52]	@ (8008504 <std+0x58>)
 80084d0:	6263      	str	r3, [r4, #36]	@ 0x24
 80084d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008508 <std+0x5c>)
 80084d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80084d6:	4b0d      	ldr	r3, [pc, #52]	@ (800850c <std+0x60>)
 80084d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80084da:	4b0d      	ldr	r3, [pc, #52]	@ (8008510 <std+0x64>)
 80084dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80084de:	4b0d      	ldr	r3, [pc, #52]	@ (8008514 <std+0x68>)
 80084e0:	6224      	str	r4, [r4, #32]
 80084e2:	429c      	cmp	r4, r3
 80084e4:	d006      	beq.n	80084f4 <std+0x48>
 80084e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80084ea:	4294      	cmp	r4, r2
 80084ec:	d002      	beq.n	80084f4 <std+0x48>
 80084ee:	33d0      	adds	r3, #208	@ 0xd0
 80084f0:	429c      	cmp	r4, r3
 80084f2:	d105      	bne.n	8008500 <std+0x54>
 80084f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80084f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084fc:	f000 b99c 	b.w	8008838 <__retarget_lock_init_recursive>
 8008500:	bd10      	pop	{r4, pc}
 8008502:	bf00      	nop
 8008504:	08008695 	.word	0x08008695
 8008508:	080086b7 	.word	0x080086b7
 800850c:	080086ef 	.word	0x080086ef
 8008510:	08008713 	.word	0x08008713
 8008514:	2000062c 	.word	0x2000062c

08008518 <stdio_exit_handler>:
 8008518:	4a02      	ldr	r2, [pc, #8]	@ (8008524 <stdio_exit_handler+0xc>)
 800851a:	4903      	ldr	r1, [pc, #12]	@ (8008528 <stdio_exit_handler+0x10>)
 800851c:	4803      	ldr	r0, [pc, #12]	@ (800852c <stdio_exit_handler+0x14>)
 800851e:	f000 b869 	b.w	80085f4 <_fwalk_sglue>
 8008522:	bf00      	nop
 8008524:	20000030 	.word	0x20000030
 8008528:	0800ae61 	.word	0x0800ae61
 800852c:	200001ac 	.word	0x200001ac

08008530 <cleanup_stdio>:
 8008530:	6841      	ldr	r1, [r0, #4]
 8008532:	4b0c      	ldr	r3, [pc, #48]	@ (8008564 <cleanup_stdio+0x34>)
 8008534:	4299      	cmp	r1, r3
 8008536:	b510      	push	{r4, lr}
 8008538:	4604      	mov	r4, r0
 800853a:	d001      	beq.n	8008540 <cleanup_stdio+0x10>
 800853c:	f002 fc90 	bl	800ae60 <_fflush_r>
 8008540:	68a1      	ldr	r1, [r4, #8]
 8008542:	4b09      	ldr	r3, [pc, #36]	@ (8008568 <cleanup_stdio+0x38>)
 8008544:	4299      	cmp	r1, r3
 8008546:	d002      	beq.n	800854e <cleanup_stdio+0x1e>
 8008548:	4620      	mov	r0, r4
 800854a:	f002 fc89 	bl	800ae60 <_fflush_r>
 800854e:	68e1      	ldr	r1, [r4, #12]
 8008550:	4b06      	ldr	r3, [pc, #24]	@ (800856c <cleanup_stdio+0x3c>)
 8008552:	4299      	cmp	r1, r3
 8008554:	d004      	beq.n	8008560 <cleanup_stdio+0x30>
 8008556:	4620      	mov	r0, r4
 8008558:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800855c:	f002 bc80 	b.w	800ae60 <_fflush_r>
 8008560:	bd10      	pop	{r4, pc}
 8008562:	bf00      	nop
 8008564:	2000062c 	.word	0x2000062c
 8008568:	20000694 	.word	0x20000694
 800856c:	200006fc 	.word	0x200006fc

08008570 <global_stdio_init.part.0>:
 8008570:	b510      	push	{r4, lr}
 8008572:	4b0b      	ldr	r3, [pc, #44]	@ (80085a0 <global_stdio_init.part.0+0x30>)
 8008574:	4c0b      	ldr	r4, [pc, #44]	@ (80085a4 <global_stdio_init.part.0+0x34>)
 8008576:	4a0c      	ldr	r2, [pc, #48]	@ (80085a8 <global_stdio_init.part.0+0x38>)
 8008578:	601a      	str	r2, [r3, #0]
 800857a:	4620      	mov	r0, r4
 800857c:	2200      	movs	r2, #0
 800857e:	2104      	movs	r1, #4
 8008580:	f7ff ff94 	bl	80084ac <std>
 8008584:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008588:	2201      	movs	r2, #1
 800858a:	2109      	movs	r1, #9
 800858c:	f7ff ff8e 	bl	80084ac <std>
 8008590:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008594:	2202      	movs	r2, #2
 8008596:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800859a:	2112      	movs	r1, #18
 800859c:	f7ff bf86 	b.w	80084ac <std>
 80085a0:	20000764 	.word	0x20000764
 80085a4:	2000062c 	.word	0x2000062c
 80085a8:	08008519 	.word	0x08008519

080085ac <__sfp_lock_acquire>:
 80085ac:	4801      	ldr	r0, [pc, #4]	@ (80085b4 <__sfp_lock_acquire+0x8>)
 80085ae:	f000 b944 	b.w	800883a <__retarget_lock_acquire_recursive>
 80085b2:	bf00      	nop
 80085b4:	2000076d 	.word	0x2000076d

080085b8 <__sfp_lock_release>:
 80085b8:	4801      	ldr	r0, [pc, #4]	@ (80085c0 <__sfp_lock_release+0x8>)
 80085ba:	f000 b93f 	b.w	800883c <__retarget_lock_release_recursive>
 80085be:	bf00      	nop
 80085c0:	2000076d 	.word	0x2000076d

080085c4 <__sinit>:
 80085c4:	b510      	push	{r4, lr}
 80085c6:	4604      	mov	r4, r0
 80085c8:	f7ff fff0 	bl	80085ac <__sfp_lock_acquire>
 80085cc:	6a23      	ldr	r3, [r4, #32]
 80085ce:	b11b      	cbz	r3, 80085d8 <__sinit+0x14>
 80085d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085d4:	f7ff bff0 	b.w	80085b8 <__sfp_lock_release>
 80085d8:	4b04      	ldr	r3, [pc, #16]	@ (80085ec <__sinit+0x28>)
 80085da:	6223      	str	r3, [r4, #32]
 80085dc:	4b04      	ldr	r3, [pc, #16]	@ (80085f0 <__sinit+0x2c>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d1f5      	bne.n	80085d0 <__sinit+0xc>
 80085e4:	f7ff ffc4 	bl	8008570 <global_stdio_init.part.0>
 80085e8:	e7f2      	b.n	80085d0 <__sinit+0xc>
 80085ea:	bf00      	nop
 80085ec:	08008531 	.word	0x08008531
 80085f0:	20000764 	.word	0x20000764

080085f4 <_fwalk_sglue>:
 80085f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085f8:	4607      	mov	r7, r0
 80085fa:	4688      	mov	r8, r1
 80085fc:	4614      	mov	r4, r2
 80085fe:	2600      	movs	r6, #0
 8008600:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008604:	f1b9 0901 	subs.w	r9, r9, #1
 8008608:	d505      	bpl.n	8008616 <_fwalk_sglue+0x22>
 800860a:	6824      	ldr	r4, [r4, #0]
 800860c:	2c00      	cmp	r4, #0
 800860e:	d1f7      	bne.n	8008600 <_fwalk_sglue+0xc>
 8008610:	4630      	mov	r0, r6
 8008612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008616:	89ab      	ldrh	r3, [r5, #12]
 8008618:	2b01      	cmp	r3, #1
 800861a:	d907      	bls.n	800862c <_fwalk_sglue+0x38>
 800861c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008620:	3301      	adds	r3, #1
 8008622:	d003      	beq.n	800862c <_fwalk_sglue+0x38>
 8008624:	4629      	mov	r1, r5
 8008626:	4638      	mov	r0, r7
 8008628:	47c0      	blx	r8
 800862a:	4306      	orrs	r6, r0
 800862c:	3568      	adds	r5, #104	@ 0x68
 800862e:	e7e9      	b.n	8008604 <_fwalk_sglue+0x10>

08008630 <iprintf>:
 8008630:	b40f      	push	{r0, r1, r2, r3}
 8008632:	b507      	push	{r0, r1, r2, lr}
 8008634:	4906      	ldr	r1, [pc, #24]	@ (8008650 <iprintf+0x20>)
 8008636:	ab04      	add	r3, sp, #16
 8008638:	6808      	ldr	r0, [r1, #0]
 800863a:	f853 2b04 	ldr.w	r2, [r3], #4
 800863e:	6881      	ldr	r1, [r0, #8]
 8008640:	9301      	str	r3, [sp, #4]
 8008642:	f002 fa71 	bl	800ab28 <_vfiprintf_r>
 8008646:	b003      	add	sp, #12
 8008648:	f85d eb04 	ldr.w	lr, [sp], #4
 800864c:	b004      	add	sp, #16
 800864e:	4770      	bx	lr
 8008650:	200001a8 	.word	0x200001a8

08008654 <siprintf>:
 8008654:	b40e      	push	{r1, r2, r3}
 8008656:	b500      	push	{lr}
 8008658:	b09c      	sub	sp, #112	@ 0x70
 800865a:	ab1d      	add	r3, sp, #116	@ 0x74
 800865c:	9002      	str	r0, [sp, #8]
 800865e:	9006      	str	r0, [sp, #24]
 8008660:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008664:	4809      	ldr	r0, [pc, #36]	@ (800868c <siprintf+0x38>)
 8008666:	9107      	str	r1, [sp, #28]
 8008668:	9104      	str	r1, [sp, #16]
 800866a:	4909      	ldr	r1, [pc, #36]	@ (8008690 <siprintf+0x3c>)
 800866c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008670:	9105      	str	r1, [sp, #20]
 8008672:	6800      	ldr	r0, [r0, #0]
 8008674:	9301      	str	r3, [sp, #4]
 8008676:	a902      	add	r1, sp, #8
 8008678:	f002 f930 	bl	800a8dc <_svfiprintf_r>
 800867c:	9b02      	ldr	r3, [sp, #8]
 800867e:	2200      	movs	r2, #0
 8008680:	701a      	strb	r2, [r3, #0]
 8008682:	b01c      	add	sp, #112	@ 0x70
 8008684:	f85d eb04 	ldr.w	lr, [sp], #4
 8008688:	b003      	add	sp, #12
 800868a:	4770      	bx	lr
 800868c:	200001a8 	.word	0x200001a8
 8008690:	ffff0208 	.word	0xffff0208

08008694 <__sread>:
 8008694:	b510      	push	{r4, lr}
 8008696:	460c      	mov	r4, r1
 8008698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800869c:	f000 f87e 	bl	800879c <_read_r>
 80086a0:	2800      	cmp	r0, #0
 80086a2:	bfab      	itete	ge
 80086a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80086a6:	89a3      	ldrhlt	r3, [r4, #12]
 80086a8:	181b      	addge	r3, r3, r0
 80086aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80086ae:	bfac      	ite	ge
 80086b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80086b2:	81a3      	strhlt	r3, [r4, #12]
 80086b4:	bd10      	pop	{r4, pc}

080086b6 <__swrite>:
 80086b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086ba:	461f      	mov	r7, r3
 80086bc:	898b      	ldrh	r3, [r1, #12]
 80086be:	05db      	lsls	r3, r3, #23
 80086c0:	4605      	mov	r5, r0
 80086c2:	460c      	mov	r4, r1
 80086c4:	4616      	mov	r6, r2
 80086c6:	d505      	bpl.n	80086d4 <__swrite+0x1e>
 80086c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086cc:	2302      	movs	r3, #2
 80086ce:	2200      	movs	r2, #0
 80086d0:	f000 f852 	bl	8008778 <_lseek_r>
 80086d4:	89a3      	ldrh	r3, [r4, #12]
 80086d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80086de:	81a3      	strh	r3, [r4, #12]
 80086e0:	4632      	mov	r2, r6
 80086e2:	463b      	mov	r3, r7
 80086e4:	4628      	mov	r0, r5
 80086e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086ea:	f000 b869 	b.w	80087c0 <_write_r>

080086ee <__sseek>:
 80086ee:	b510      	push	{r4, lr}
 80086f0:	460c      	mov	r4, r1
 80086f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086f6:	f000 f83f 	bl	8008778 <_lseek_r>
 80086fa:	1c43      	adds	r3, r0, #1
 80086fc:	89a3      	ldrh	r3, [r4, #12]
 80086fe:	bf15      	itete	ne
 8008700:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008702:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008706:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800870a:	81a3      	strheq	r3, [r4, #12]
 800870c:	bf18      	it	ne
 800870e:	81a3      	strhne	r3, [r4, #12]
 8008710:	bd10      	pop	{r4, pc}

08008712 <__sclose>:
 8008712:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008716:	f000 b81f 	b.w	8008758 <_close_r>

0800871a <memset>:
 800871a:	4402      	add	r2, r0
 800871c:	4603      	mov	r3, r0
 800871e:	4293      	cmp	r3, r2
 8008720:	d100      	bne.n	8008724 <memset+0xa>
 8008722:	4770      	bx	lr
 8008724:	f803 1b01 	strb.w	r1, [r3], #1
 8008728:	e7f9      	b.n	800871e <memset+0x4>

0800872a <strncmp>:
 800872a:	b510      	push	{r4, lr}
 800872c:	b16a      	cbz	r2, 800874a <strncmp+0x20>
 800872e:	3901      	subs	r1, #1
 8008730:	1884      	adds	r4, r0, r2
 8008732:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008736:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800873a:	429a      	cmp	r2, r3
 800873c:	d103      	bne.n	8008746 <strncmp+0x1c>
 800873e:	42a0      	cmp	r0, r4
 8008740:	d001      	beq.n	8008746 <strncmp+0x1c>
 8008742:	2a00      	cmp	r2, #0
 8008744:	d1f5      	bne.n	8008732 <strncmp+0x8>
 8008746:	1ad0      	subs	r0, r2, r3
 8008748:	bd10      	pop	{r4, pc}
 800874a:	4610      	mov	r0, r2
 800874c:	e7fc      	b.n	8008748 <strncmp+0x1e>
	...

08008750 <_localeconv_r>:
 8008750:	4800      	ldr	r0, [pc, #0]	@ (8008754 <_localeconv_r+0x4>)
 8008752:	4770      	bx	lr
 8008754:	2000012c 	.word	0x2000012c

08008758 <_close_r>:
 8008758:	b538      	push	{r3, r4, r5, lr}
 800875a:	4d06      	ldr	r5, [pc, #24]	@ (8008774 <_close_r+0x1c>)
 800875c:	2300      	movs	r3, #0
 800875e:	4604      	mov	r4, r0
 8008760:	4608      	mov	r0, r1
 8008762:	602b      	str	r3, [r5, #0]
 8008764:	f7f9 fd6c 	bl	8002240 <_close>
 8008768:	1c43      	adds	r3, r0, #1
 800876a:	d102      	bne.n	8008772 <_close_r+0x1a>
 800876c:	682b      	ldr	r3, [r5, #0]
 800876e:	b103      	cbz	r3, 8008772 <_close_r+0x1a>
 8008770:	6023      	str	r3, [r4, #0]
 8008772:	bd38      	pop	{r3, r4, r5, pc}
 8008774:	20000768 	.word	0x20000768

08008778 <_lseek_r>:
 8008778:	b538      	push	{r3, r4, r5, lr}
 800877a:	4d07      	ldr	r5, [pc, #28]	@ (8008798 <_lseek_r+0x20>)
 800877c:	4604      	mov	r4, r0
 800877e:	4608      	mov	r0, r1
 8008780:	4611      	mov	r1, r2
 8008782:	2200      	movs	r2, #0
 8008784:	602a      	str	r2, [r5, #0]
 8008786:	461a      	mov	r2, r3
 8008788:	f7f9 fd81 	bl	800228e <_lseek>
 800878c:	1c43      	adds	r3, r0, #1
 800878e:	d102      	bne.n	8008796 <_lseek_r+0x1e>
 8008790:	682b      	ldr	r3, [r5, #0]
 8008792:	b103      	cbz	r3, 8008796 <_lseek_r+0x1e>
 8008794:	6023      	str	r3, [r4, #0]
 8008796:	bd38      	pop	{r3, r4, r5, pc}
 8008798:	20000768 	.word	0x20000768

0800879c <_read_r>:
 800879c:	b538      	push	{r3, r4, r5, lr}
 800879e:	4d07      	ldr	r5, [pc, #28]	@ (80087bc <_read_r+0x20>)
 80087a0:	4604      	mov	r4, r0
 80087a2:	4608      	mov	r0, r1
 80087a4:	4611      	mov	r1, r2
 80087a6:	2200      	movs	r2, #0
 80087a8:	602a      	str	r2, [r5, #0]
 80087aa:	461a      	mov	r2, r3
 80087ac:	f7f9 fd2b 	bl	8002206 <_read>
 80087b0:	1c43      	adds	r3, r0, #1
 80087b2:	d102      	bne.n	80087ba <_read_r+0x1e>
 80087b4:	682b      	ldr	r3, [r5, #0]
 80087b6:	b103      	cbz	r3, 80087ba <_read_r+0x1e>
 80087b8:	6023      	str	r3, [r4, #0]
 80087ba:	bd38      	pop	{r3, r4, r5, pc}
 80087bc:	20000768 	.word	0x20000768

080087c0 <_write_r>:
 80087c0:	b538      	push	{r3, r4, r5, lr}
 80087c2:	4d07      	ldr	r5, [pc, #28]	@ (80087e0 <_write_r+0x20>)
 80087c4:	4604      	mov	r4, r0
 80087c6:	4608      	mov	r0, r1
 80087c8:	4611      	mov	r1, r2
 80087ca:	2200      	movs	r2, #0
 80087cc:	602a      	str	r2, [r5, #0]
 80087ce:	461a      	mov	r2, r3
 80087d0:	f7f9 fba8 	bl	8001f24 <_write>
 80087d4:	1c43      	adds	r3, r0, #1
 80087d6:	d102      	bne.n	80087de <_write_r+0x1e>
 80087d8:	682b      	ldr	r3, [r5, #0]
 80087da:	b103      	cbz	r3, 80087de <_write_r+0x1e>
 80087dc:	6023      	str	r3, [r4, #0]
 80087de:	bd38      	pop	{r3, r4, r5, pc}
 80087e0:	20000768 	.word	0x20000768

080087e4 <__errno>:
 80087e4:	4b01      	ldr	r3, [pc, #4]	@ (80087ec <__errno+0x8>)
 80087e6:	6818      	ldr	r0, [r3, #0]
 80087e8:	4770      	bx	lr
 80087ea:	bf00      	nop
 80087ec:	200001a8 	.word	0x200001a8

080087f0 <__libc_init_array>:
 80087f0:	b570      	push	{r4, r5, r6, lr}
 80087f2:	4d0d      	ldr	r5, [pc, #52]	@ (8008828 <__libc_init_array+0x38>)
 80087f4:	4c0d      	ldr	r4, [pc, #52]	@ (800882c <__libc_init_array+0x3c>)
 80087f6:	1b64      	subs	r4, r4, r5
 80087f8:	10a4      	asrs	r4, r4, #2
 80087fa:	2600      	movs	r6, #0
 80087fc:	42a6      	cmp	r6, r4
 80087fe:	d109      	bne.n	8008814 <__libc_init_array+0x24>
 8008800:	4d0b      	ldr	r5, [pc, #44]	@ (8008830 <__libc_init_array+0x40>)
 8008802:	4c0c      	ldr	r4, [pc, #48]	@ (8008834 <__libc_init_array+0x44>)
 8008804:	f002 fd5c 	bl	800b2c0 <_init>
 8008808:	1b64      	subs	r4, r4, r5
 800880a:	10a4      	asrs	r4, r4, #2
 800880c:	2600      	movs	r6, #0
 800880e:	42a6      	cmp	r6, r4
 8008810:	d105      	bne.n	800881e <__libc_init_array+0x2e>
 8008812:	bd70      	pop	{r4, r5, r6, pc}
 8008814:	f855 3b04 	ldr.w	r3, [r5], #4
 8008818:	4798      	blx	r3
 800881a:	3601      	adds	r6, #1
 800881c:	e7ee      	b.n	80087fc <__libc_init_array+0xc>
 800881e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008822:	4798      	blx	r3
 8008824:	3601      	adds	r6, #1
 8008826:	e7f2      	b.n	800880e <__libc_init_array+0x1e>
 8008828:	0800bb30 	.word	0x0800bb30
 800882c:	0800bb30 	.word	0x0800bb30
 8008830:	0800bb30 	.word	0x0800bb30
 8008834:	0800bb38 	.word	0x0800bb38

08008838 <__retarget_lock_init_recursive>:
 8008838:	4770      	bx	lr

0800883a <__retarget_lock_acquire_recursive>:
 800883a:	4770      	bx	lr

0800883c <__retarget_lock_release_recursive>:
 800883c:	4770      	bx	lr

0800883e <memcpy>:
 800883e:	440a      	add	r2, r1
 8008840:	4291      	cmp	r1, r2
 8008842:	f100 33ff 	add.w	r3, r0, #4294967295
 8008846:	d100      	bne.n	800884a <memcpy+0xc>
 8008848:	4770      	bx	lr
 800884a:	b510      	push	{r4, lr}
 800884c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008850:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008854:	4291      	cmp	r1, r2
 8008856:	d1f9      	bne.n	800884c <memcpy+0xe>
 8008858:	bd10      	pop	{r4, pc}
 800885a:	0000      	movs	r0, r0
 800885c:	0000      	movs	r0, r0
	...

08008860 <nan>:
 8008860:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008868 <nan+0x8>
 8008864:	4770      	bx	lr
 8008866:	bf00      	nop
 8008868:	00000000 	.word	0x00000000
 800886c:	7ff80000 	.word	0x7ff80000

08008870 <nanf>:
 8008870:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008878 <nanf+0x8>
 8008874:	4770      	bx	lr
 8008876:	bf00      	nop
 8008878:	7fc00000 	.word	0x7fc00000

0800887c <quorem>:
 800887c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008880:	6903      	ldr	r3, [r0, #16]
 8008882:	690c      	ldr	r4, [r1, #16]
 8008884:	42a3      	cmp	r3, r4
 8008886:	4607      	mov	r7, r0
 8008888:	db7e      	blt.n	8008988 <quorem+0x10c>
 800888a:	3c01      	subs	r4, #1
 800888c:	f101 0814 	add.w	r8, r1, #20
 8008890:	00a3      	lsls	r3, r4, #2
 8008892:	f100 0514 	add.w	r5, r0, #20
 8008896:	9300      	str	r3, [sp, #0]
 8008898:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800889c:	9301      	str	r3, [sp, #4]
 800889e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80088a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088a6:	3301      	adds	r3, #1
 80088a8:	429a      	cmp	r2, r3
 80088aa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80088ae:	fbb2 f6f3 	udiv	r6, r2, r3
 80088b2:	d32e      	bcc.n	8008912 <quorem+0x96>
 80088b4:	f04f 0a00 	mov.w	sl, #0
 80088b8:	46c4      	mov	ip, r8
 80088ba:	46ae      	mov	lr, r5
 80088bc:	46d3      	mov	fp, sl
 80088be:	f85c 3b04 	ldr.w	r3, [ip], #4
 80088c2:	b298      	uxth	r0, r3
 80088c4:	fb06 a000 	mla	r0, r6, r0, sl
 80088c8:	0c02      	lsrs	r2, r0, #16
 80088ca:	0c1b      	lsrs	r3, r3, #16
 80088cc:	fb06 2303 	mla	r3, r6, r3, r2
 80088d0:	f8de 2000 	ldr.w	r2, [lr]
 80088d4:	b280      	uxth	r0, r0
 80088d6:	b292      	uxth	r2, r2
 80088d8:	1a12      	subs	r2, r2, r0
 80088da:	445a      	add	r2, fp
 80088dc:	f8de 0000 	ldr.w	r0, [lr]
 80088e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80088ea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80088ee:	b292      	uxth	r2, r2
 80088f0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80088f4:	45e1      	cmp	r9, ip
 80088f6:	f84e 2b04 	str.w	r2, [lr], #4
 80088fa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80088fe:	d2de      	bcs.n	80088be <quorem+0x42>
 8008900:	9b00      	ldr	r3, [sp, #0]
 8008902:	58eb      	ldr	r3, [r5, r3]
 8008904:	b92b      	cbnz	r3, 8008912 <quorem+0x96>
 8008906:	9b01      	ldr	r3, [sp, #4]
 8008908:	3b04      	subs	r3, #4
 800890a:	429d      	cmp	r5, r3
 800890c:	461a      	mov	r2, r3
 800890e:	d32f      	bcc.n	8008970 <quorem+0xf4>
 8008910:	613c      	str	r4, [r7, #16]
 8008912:	4638      	mov	r0, r7
 8008914:	f001 fd10 	bl	800a338 <__mcmp>
 8008918:	2800      	cmp	r0, #0
 800891a:	db25      	blt.n	8008968 <quorem+0xec>
 800891c:	4629      	mov	r1, r5
 800891e:	2000      	movs	r0, #0
 8008920:	f858 2b04 	ldr.w	r2, [r8], #4
 8008924:	f8d1 c000 	ldr.w	ip, [r1]
 8008928:	fa1f fe82 	uxth.w	lr, r2
 800892c:	fa1f f38c 	uxth.w	r3, ip
 8008930:	eba3 030e 	sub.w	r3, r3, lr
 8008934:	4403      	add	r3, r0
 8008936:	0c12      	lsrs	r2, r2, #16
 8008938:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800893c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008940:	b29b      	uxth	r3, r3
 8008942:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008946:	45c1      	cmp	r9, r8
 8008948:	f841 3b04 	str.w	r3, [r1], #4
 800894c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008950:	d2e6      	bcs.n	8008920 <quorem+0xa4>
 8008952:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008956:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800895a:	b922      	cbnz	r2, 8008966 <quorem+0xea>
 800895c:	3b04      	subs	r3, #4
 800895e:	429d      	cmp	r5, r3
 8008960:	461a      	mov	r2, r3
 8008962:	d30b      	bcc.n	800897c <quorem+0x100>
 8008964:	613c      	str	r4, [r7, #16]
 8008966:	3601      	adds	r6, #1
 8008968:	4630      	mov	r0, r6
 800896a:	b003      	add	sp, #12
 800896c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008970:	6812      	ldr	r2, [r2, #0]
 8008972:	3b04      	subs	r3, #4
 8008974:	2a00      	cmp	r2, #0
 8008976:	d1cb      	bne.n	8008910 <quorem+0x94>
 8008978:	3c01      	subs	r4, #1
 800897a:	e7c6      	b.n	800890a <quorem+0x8e>
 800897c:	6812      	ldr	r2, [r2, #0]
 800897e:	3b04      	subs	r3, #4
 8008980:	2a00      	cmp	r2, #0
 8008982:	d1ef      	bne.n	8008964 <quorem+0xe8>
 8008984:	3c01      	subs	r4, #1
 8008986:	e7ea      	b.n	800895e <quorem+0xe2>
 8008988:	2000      	movs	r0, #0
 800898a:	e7ee      	b.n	800896a <quorem+0xee>
 800898c:	0000      	movs	r0, r0
	...

08008990 <_dtoa_r>:
 8008990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008994:	69c7      	ldr	r7, [r0, #28]
 8008996:	b099      	sub	sp, #100	@ 0x64
 8008998:	ed8d 0b02 	vstr	d0, [sp, #8]
 800899c:	ec55 4b10 	vmov	r4, r5, d0
 80089a0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80089a2:	9109      	str	r1, [sp, #36]	@ 0x24
 80089a4:	4683      	mov	fp, r0
 80089a6:	920e      	str	r2, [sp, #56]	@ 0x38
 80089a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80089aa:	b97f      	cbnz	r7, 80089cc <_dtoa_r+0x3c>
 80089ac:	2010      	movs	r0, #16
 80089ae:	f001 f937 	bl	8009c20 <malloc>
 80089b2:	4602      	mov	r2, r0
 80089b4:	f8cb 001c 	str.w	r0, [fp, #28]
 80089b8:	b920      	cbnz	r0, 80089c4 <_dtoa_r+0x34>
 80089ba:	4ba7      	ldr	r3, [pc, #668]	@ (8008c58 <_dtoa_r+0x2c8>)
 80089bc:	21ef      	movs	r1, #239	@ 0xef
 80089be:	48a7      	ldr	r0, [pc, #668]	@ (8008c5c <_dtoa_r+0x2cc>)
 80089c0:	f002 fb34 	bl	800b02c <__assert_func>
 80089c4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80089c8:	6007      	str	r7, [r0, #0]
 80089ca:	60c7      	str	r7, [r0, #12]
 80089cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80089d0:	6819      	ldr	r1, [r3, #0]
 80089d2:	b159      	cbz	r1, 80089ec <_dtoa_r+0x5c>
 80089d4:	685a      	ldr	r2, [r3, #4]
 80089d6:	604a      	str	r2, [r1, #4]
 80089d8:	2301      	movs	r3, #1
 80089da:	4093      	lsls	r3, r2
 80089dc:	608b      	str	r3, [r1, #8]
 80089de:	4658      	mov	r0, fp
 80089e0:	f001 fa26 	bl	8009e30 <_Bfree>
 80089e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80089e8:	2200      	movs	r2, #0
 80089ea:	601a      	str	r2, [r3, #0]
 80089ec:	1e2b      	subs	r3, r5, #0
 80089ee:	bfb9      	ittee	lt
 80089f0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80089f4:	9303      	strlt	r3, [sp, #12]
 80089f6:	2300      	movge	r3, #0
 80089f8:	6033      	strge	r3, [r6, #0]
 80089fa:	9f03      	ldr	r7, [sp, #12]
 80089fc:	4b98      	ldr	r3, [pc, #608]	@ (8008c60 <_dtoa_r+0x2d0>)
 80089fe:	bfbc      	itt	lt
 8008a00:	2201      	movlt	r2, #1
 8008a02:	6032      	strlt	r2, [r6, #0]
 8008a04:	43bb      	bics	r3, r7
 8008a06:	d112      	bne.n	8008a2e <_dtoa_r+0x9e>
 8008a08:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008a0a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008a0e:	6013      	str	r3, [r2, #0]
 8008a10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008a14:	4323      	orrs	r3, r4
 8008a16:	f000 854d 	beq.w	80094b4 <_dtoa_r+0xb24>
 8008a1a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008a1c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008c74 <_dtoa_r+0x2e4>
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	f000 854f 	beq.w	80094c4 <_dtoa_r+0xb34>
 8008a26:	f10a 0303 	add.w	r3, sl, #3
 8008a2a:	f000 bd49 	b.w	80094c0 <_dtoa_r+0xb30>
 8008a2e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008a32:	2200      	movs	r2, #0
 8008a34:	ec51 0b17 	vmov	r0, r1, d7
 8008a38:	2300      	movs	r3, #0
 8008a3a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008a3e:	f7f8 f843 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a42:	4680      	mov	r8, r0
 8008a44:	b158      	cbz	r0, 8008a5e <_dtoa_r+0xce>
 8008a46:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008a48:	2301      	movs	r3, #1
 8008a4a:	6013      	str	r3, [r2, #0]
 8008a4c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008a4e:	b113      	cbz	r3, 8008a56 <_dtoa_r+0xc6>
 8008a50:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008a52:	4b84      	ldr	r3, [pc, #528]	@ (8008c64 <_dtoa_r+0x2d4>)
 8008a54:	6013      	str	r3, [r2, #0]
 8008a56:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008c78 <_dtoa_r+0x2e8>
 8008a5a:	f000 bd33 	b.w	80094c4 <_dtoa_r+0xb34>
 8008a5e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008a62:	aa16      	add	r2, sp, #88	@ 0x58
 8008a64:	a917      	add	r1, sp, #92	@ 0x5c
 8008a66:	4658      	mov	r0, fp
 8008a68:	f001 fd86 	bl	800a578 <__d2b>
 8008a6c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008a70:	4681      	mov	r9, r0
 8008a72:	2e00      	cmp	r6, #0
 8008a74:	d077      	beq.n	8008b66 <_dtoa_r+0x1d6>
 8008a76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a78:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008a7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a84:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008a88:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008a8c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008a90:	4619      	mov	r1, r3
 8008a92:	2200      	movs	r2, #0
 8008a94:	4b74      	ldr	r3, [pc, #464]	@ (8008c68 <_dtoa_r+0x2d8>)
 8008a96:	f7f7 fbf7 	bl	8000288 <__aeabi_dsub>
 8008a9a:	a369      	add	r3, pc, #420	@ (adr r3, 8008c40 <_dtoa_r+0x2b0>)
 8008a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa0:	f7f7 fdaa 	bl	80005f8 <__aeabi_dmul>
 8008aa4:	a368      	add	r3, pc, #416	@ (adr r3, 8008c48 <_dtoa_r+0x2b8>)
 8008aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aaa:	f7f7 fbef 	bl	800028c <__adddf3>
 8008aae:	4604      	mov	r4, r0
 8008ab0:	4630      	mov	r0, r6
 8008ab2:	460d      	mov	r5, r1
 8008ab4:	f7f7 fd36 	bl	8000524 <__aeabi_i2d>
 8008ab8:	a365      	add	r3, pc, #404	@ (adr r3, 8008c50 <_dtoa_r+0x2c0>)
 8008aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008abe:	f7f7 fd9b 	bl	80005f8 <__aeabi_dmul>
 8008ac2:	4602      	mov	r2, r0
 8008ac4:	460b      	mov	r3, r1
 8008ac6:	4620      	mov	r0, r4
 8008ac8:	4629      	mov	r1, r5
 8008aca:	f7f7 fbdf 	bl	800028c <__adddf3>
 8008ace:	4604      	mov	r4, r0
 8008ad0:	460d      	mov	r5, r1
 8008ad2:	f7f8 f841 	bl	8000b58 <__aeabi_d2iz>
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	4607      	mov	r7, r0
 8008ada:	2300      	movs	r3, #0
 8008adc:	4620      	mov	r0, r4
 8008ade:	4629      	mov	r1, r5
 8008ae0:	f7f7 fffc 	bl	8000adc <__aeabi_dcmplt>
 8008ae4:	b140      	cbz	r0, 8008af8 <_dtoa_r+0x168>
 8008ae6:	4638      	mov	r0, r7
 8008ae8:	f7f7 fd1c 	bl	8000524 <__aeabi_i2d>
 8008aec:	4622      	mov	r2, r4
 8008aee:	462b      	mov	r3, r5
 8008af0:	f7f7 ffea 	bl	8000ac8 <__aeabi_dcmpeq>
 8008af4:	b900      	cbnz	r0, 8008af8 <_dtoa_r+0x168>
 8008af6:	3f01      	subs	r7, #1
 8008af8:	2f16      	cmp	r7, #22
 8008afa:	d851      	bhi.n	8008ba0 <_dtoa_r+0x210>
 8008afc:	4b5b      	ldr	r3, [pc, #364]	@ (8008c6c <_dtoa_r+0x2dc>)
 8008afe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b0a:	f7f7 ffe7 	bl	8000adc <__aeabi_dcmplt>
 8008b0e:	2800      	cmp	r0, #0
 8008b10:	d048      	beq.n	8008ba4 <_dtoa_r+0x214>
 8008b12:	3f01      	subs	r7, #1
 8008b14:	2300      	movs	r3, #0
 8008b16:	9312      	str	r3, [sp, #72]	@ 0x48
 8008b18:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008b1a:	1b9b      	subs	r3, r3, r6
 8008b1c:	1e5a      	subs	r2, r3, #1
 8008b1e:	bf44      	itt	mi
 8008b20:	f1c3 0801 	rsbmi	r8, r3, #1
 8008b24:	2300      	movmi	r3, #0
 8008b26:	9208      	str	r2, [sp, #32]
 8008b28:	bf54      	ite	pl
 8008b2a:	f04f 0800 	movpl.w	r8, #0
 8008b2e:	9308      	strmi	r3, [sp, #32]
 8008b30:	2f00      	cmp	r7, #0
 8008b32:	db39      	blt.n	8008ba8 <_dtoa_r+0x218>
 8008b34:	9b08      	ldr	r3, [sp, #32]
 8008b36:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008b38:	443b      	add	r3, r7
 8008b3a:	9308      	str	r3, [sp, #32]
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b42:	2b09      	cmp	r3, #9
 8008b44:	d864      	bhi.n	8008c10 <_dtoa_r+0x280>
 8008b46:	2b05      	cmp	r3, #5
 8008b48:	bfc4      	itt	gt
 8008b4a:	3b04      	subgt	r3, #4
 8008b4c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008b4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b50:	f1a3 0302 	sub.w	r3, r3, #2
 8008b54:	bfcc      	ite	gt
 8008b56:	2400      	movgt	r4, #0
 8008b58:	2401      	movle	r4, #1
 8008b5a:	2b03      	cmp	r3, #3
 8008b5c:	d863      	bhi.n	8008c26 <_dtoa_r+0x296>
 8008b5e:	e8df f003 	tbb	[pc, r3]
 8008b62:	372a      	.short	0x372a
 8008b64:	5535      	.short	0x5535
 8008b66:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008b6a:	441e      	add	r6, r3
 8008b6c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008b70:	2b20      	cmp	r3, #32
 8008b72:	bfc1      	itttt	gt
 8008b74:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008b78:	409f      	lslgt	r7, r3
 8008b7a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008b7e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008b82:	bfd6      	itet	le
 8008b84:	f1c3 0320 	rsble	r3, r3, #32
 8008b88:	ea47 0003 	orrgt.w	r0, r7, r3
 8008b8c:	fa04 f003 	lslle.w	r0, r4, r3
 8008b90:	f7f7 fcb8 	bl	8000504 <__aeabi_ui2d>
 8008b94:	2201      	movs	r2, #1
 8008b96:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008b9a:	3e01      	subs	r6, #1
 8008b9c:	9214      	str	r2, [sp, #80]	@ 0x50
 8008b9e:	e777      	b.n	8008a90 <_dtoa_r+0x100>
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	e7b8      	b.n	8008b16 <_dtoa_r+0x186>
 8008ba4:	9012      	str	r0, [sp, #72]	@ 0x48
 8008ba6:	e7b7      	b.n	8008b18 <_dtoa_r+0x188>
 8008ba8:	427b      	negs	r3, r7
 8008baa:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bac:	2300      	movs	r3, #0
 8008bae:	eba8 0807 	sub.w	r8, r8, r7
 8008bb2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008bb4:	e7c4      	b.n	8008b40 <_dtoa_r+0x1b0>
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008bba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	dc35      	bgt.n	8008c2c <_dtoa_r+0x29c>
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	9300      	str	r3, [sp, #0]
 8008bc4:	9307      	str	r3, [sp, #28]
 8008bc6:	461a      	mov	r2, r3
 8008bc8:	920e      	str	r2, [sp, #56]	@ 0x38
 8008bca:	e00b      	b.n	8008be4 <_dtoa_r+0x254>
 8008bcc:	2301      	movs	r3, #1
 8008bce:	e7f3      	b.n	8008bb8 <_dtoa_r+0x228>
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008bd4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008bd6:	18fb      	adds	r3, r7, r3
 8008bd8:	9300      	str	r3, [sp, #0]
 8008bda:	3301      	adds	r3, #1
 8008bdc:	2b01      	cmp	r3, #1
 8008bde:	9307      	str	r3, [sp, #28]
 8008be0:	bfb8      	it	lt
 8008be2:	2301      	movlt	r3, #1
 8008be4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008be8:	2100      	movs	r1, #0
 8008bea:	2204      	movs	r2, #4
 8008bec:	f102 0514 	add.w	r5, r2, #20
 8008bf0:	429d      	cmp	r5, r3
 8008bf2:	d91f      	bls.n	8008c34 <_dtoa_r+0x2a4>
 8008bf4:	6041      	str	r1, [r0, #4]
 8008bf6:	4658      	mov	r0, fp
 8008bf8:	f001 f8da 	bl	8009db0 <_Balloc>
 8008bfc:	4682      	mov	sl, r0
 8008bfe:	2800      	cmp	r0, #0
 8008c00:	d13c      	bne.n	8008c7c <_dtoa_r+0x2ec>
 8008c02:	4b1b      	ldr	r3, [pc, #108]	@ (8008c70 <_dtoa_r+0x2e0>)
 8008c04:	4602      	mov	r2, r0
 8008c06:	f240 11af 	movw	r1, #431	@ 0x1af
 8008c0a:	e6d8      	b.n	80089be <_dtoa_r+0x2e>
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	e7e0      	b.n	8008bd2 <_dtoa_r+0x242>
 8008c10:	2401      	movs	r4, #1
 8008c12:	2300      	movs	r3, #0
 8008c14:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c16:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008c18:	f04f 33ff 	mov.w	r3, #4294967295
 8008c1c:	9300      	str	r3, [sp, #0]
 8008c1e:	9307      	str	r3, [sp, #28]
 8008c20:	2200      	movs	r2, #0
 8008c22:	2312      	movs	r3, #18
 8008c24:	e7d0      	b.n	8008bc8 <_dtoa_r+0x238>
 8008c26:	2301      	movs	r3, #1
 8008c28:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c2a:	e7f5      	b.n	8008c18 <_dtoa_r+0x288>
 8008c2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c2e:	9300      	str	r3, [sp, #0]
 8008c30:	9307      	str	r3, [sp, #28]
 8008c32:	e7d7      	b.n	8008be4 <_dtoa_r+0x254>
 8008c34:	3101      	adds	r1, #1
 8008c36:	0052      	lsls	r2, r2, #1
 8008c38:	e7d8      	b.n	8008bec <_dtoa_r+0x25c>
 8008c3a:	bf00      	nop
 8008c3c:	f3af 8000 	nop.w
 8008c40:	636f4361 	.word	0x636f4361
 8008c44:	3fd287a7 	.word	0x3fd287a7
 8008c48:	8b60c8b3 	.word	0x8b60c8b3
 8008c4c:	3fc68a28 	.word	0x3fc68a28
 8008c50:	509f79fb 	.word	0x509f79fb
 8008c54:	3fd34413 	.word	0x3fd34413
 8008c58:	0800b79e 	.word	0x0800b79e
 8008c5c:	0800b7b5 	.word	0x0800b7b5
 8008c60:	7ff00000 	.word	0x7ff00000
 8008c64:	0800b761 	.word	0x0800b761
 8008c68:	3ff80000 	.word	0x3ff80000
 8008c6c:	0800b910 	.word	0x0800b910
 8008c70:	0800b80d 	.word	0x0800b80d
 8008c74:	0800b79a 	.word	0x0800b79a
 8008c78:	0800b760 	.word	0x0800b760
 8008c7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008c80:	6018      	str	r0, [r3, #0]
 8008c82:	9b07      	ldr	r3, [sp, #28]
 8008c84:	2b0e      	cmp	r3, #14
 8008c86:	f200 80a4 	bhi.w	8008dd2 <_dtoa_r+0x442>
 8008c8a:	2c00      	cmp	r4, #0
 8008c8c:	f000 80a1 	beq.w	8008dd2 <_dtoa_r+0x442>
 8008c90:	2f00      	cmp	r7, #0
 8008c92:	dd33      	ble.n	8008cfc <_dtoa_r+0x36c>
 8008c94:	4bad      	ldr	r3, [pc, #692]	@ (8008f4c <_dtoa_r+0x5bc>)
 8008c96:	f007 020f 	and.w	r2, r7, #15
 8008c9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c9e:	ed93 7b00 	vldr	d7, [r3]
 8008ca2:	05f8      	lsls	r0, r7, #23
 8008ca4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008ca8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008cac:	d516      	bpl.n	8008cdc <_dtoa_r+0x34c>
 8008cae:	4ba8      	ldr	r3, [pc, #672]	@ (8008f50 <_dtoa_r+0x5c0>)
 8008cb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008cb4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008cb8:	f7f7 fdc8 	bl	800084c <__aeabi_ddiv>
 8008cbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cc0:	f004 040f 	and.w	r4, r4, #15
 8008cc4:	2603      	movs	r6, #3
 8008cc6:	4da2      	ldr	r5, [pc, #648]	@ (8008f50 <_dtoa_r+0x5c0>)
 8008cc8:	b954      	cbnz	r4, 8008ce0 <_dtoa_r+0x350>
 8008cca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008cce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008cd2:	f7f7 fdbb 	bl	800084c <__aeabi_ddiv>
 8008cd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cda:	e028      	b.n	8008d2e <_dtoa_r+0x39e>
 8008cdc:	2602      	movs	r6, #2
 8008cde:	e7f2      	b.n	8008cc6 <_dtoa_r+0x336>
 8008ce0:	07e1      	lsls	r1, r4, #31
 8008ce2:	d508      	bpl.n	8008cf6 <_dtoa_r+0x366>
 8008ce4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ce8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008cec:	f7f7 fc84 	bl	80005f8 <__aeabi_dmul>
 8008cf0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008cf4:	3601      	adds	r6, #1
 8008cf6:	1064      	asrs	r4, r4, #1
 8008cf8:	3508      	adds	r5, #8
 8008cfa:	e7e5      	b.n	8008cc8 <_dtoa_r+0x338>
 8008cfc:	f000 80d2 	beq.w	8008ea4 <_dtoa_r+0x514>
 8008d00:	427c      	negs	r4, r7
 8008d02:	4b92      	ldr	r3, [pc, #584]	@ (8008f4c <_dtoa_r+0x5bc>)
 8008d04:	4d92      	ldr	r5, [pc, #584]	@ (8008f50 <_dtoa_r+0x5c0>)
 8008d06:	f004 020f 	and.w	r2, r4, #15
 8008d0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d16:	f7f7 fc6f 	bl	80005f8 <__aeabi_dmul>
 8008d1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d1e:	1124      	asrs	r4, r4, #4
 8008d20:	2300      	movs	r3, #0
 8008d22:	2602      	movs	r6, #2
 8008d24:	2c00      	cmp	r4, #0
 8008d26:	f040 80b2 	bne.w	8008e8e <_dtoa_r+0x4fe>
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d1d3      	bne.n	8008cd6 <_dtoa_r+0x346>
 8008d2e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008d30:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	f000 80b7 	beq.w	8008ea8 <_dtoa_r+0x518>
 8008d3a:	4b86      	ldr	r3, [pc, #536]	@ (8008f54 <_dtoa_r+0x5c4>)
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	4620      	mov	r0, r4
 8008d40:	4629      	mov	r1, r5
 8008d42:	f7f7 fecb 	bl	8000adc <__aeabi_dcmplt>
 8008d46:	2800      	cmp	r0, #0
 8008d48:	f000 80ae 	beq.w	8008ea8 <_dtoa_r+0x518>
 8008d4c:	9b07      	ldr	r3, [sp, #28]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	f000 80aa 	beq.w	8008ea8 <_dtoa_r+0x518>
 8008d54:	9b00      	ldr	r3, [sp, #0]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	dd37      	ble.n	8008dca <_dtoa_r+0x43a>
 8008d5a:	1e7b      	subs	r3, r7, #1
 8008d5c:	9304      	str	r3, [sp, #16]
 8008d5e:	4620      	mov	r0, r4
 8008d60:	4b7d      	ldr	r3, [pc, #500]	@ (8008f58 <_dtoa_r+0x5c8>)
 8008d62:	2200      	movs	r2, #0
 8008d64:	4629      	mov	r1, r5
 8008d66:	f7f7 fc47 	bl	80005f8 <__aeabi_dmul>
 8008d6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d6e:	9c00      	ldr	r4, [sp, #0]
 8008d70:	3601      	adds	r6, #1
 8008d72:	4630      	mov	r0, r6
 8008d74:	f7f7 fbd6 	bl	8000524 <__aeabi_i2d>
 8008d78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d7c:	f7f7 fc3c 	bl	80005f8 <__aeabi_dmul>
 8008d80:	4b76      	ldr	r3, [pc, #472]	@ (8008f5c <_dtoa_r+0x5cc>)
 8008d82:	2200      	movs	r2, #0
 8008d84:	f7f7 fa82 	bl	800028c <__adddf3>
 8008d88:	4605      	mov	r5, r0
 8008d8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008d8e:	2c00      	cmp	r4, #0
 8008d90:	f040 808d 	bne.w	8008eae <_dtoa_r+0x51e>
 8008d94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d98:	4b71      	ldr	r3, [pc, #452]	@ (8008f60 <_dtoa_r+0x5d0>)
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	f7f7 fa74 	bl	8000288 <__aeabi_dsub>
 8008da0:	4602      	mov	r2, r0
 8008da2:	460b      	mov	r3, r1
 8008da4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008da8:	462a      	mov	r2, r5
 8008daa:	4633      	mov	r3, r6
 8008dac:	f7f7 feb4 	bl	8000b18 <__aeabi_dcmpgt>
 8008db0:	2800      	cmp	r0, #0
 8008db2:	f040 828b 	bne.w	80092cc <_dtoa_r+0x93c>
 8008db6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008dba:	462a      	mov	r2, r5
 8008dbc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008dc0:	f7f7 fe8c 	bl	8000adc <__aeabi_dcmplt>
 8008dc4:	2800      	cmp	r0, #0
 8008dc6:	f040 8128 	bne.w	800901a <_dtoa_r+0x68a>
 8008dca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008dce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008dd2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	f2c0 815a 	blt.w	800908e <_dtoa_r+0x6fe>
 8008dda:	2f0e      	cmp	r7, #14
 8008ddc:	f300 8157 	bgt.w	800908e <_dtoa_r+0x6fe>
 8008de0:	4b5a      	ldr	r3, [pc, #360]	@ (8008f4c <_dtoa_r+0x5bc>)
 8008de2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008de6:	ed93 7b00 	vldr	d7, [r3]
 8008dea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	ed8d 7b00 	vstr	d7, [sp]
 8008df2:	da03      	bge.n	8008dfc <_dtoa_r+0x46c>
 8008df4:	9b07      	ldr	r3, [sp, #28]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	f340 8101 	ble.w	8008ffe <_dtoa_r+0x66e>
 8008dfc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008e00:	4656      	mov	r6, sl
 8008e02:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e06:	4620      	mov	r0, r4
 8008e08:	4629      	mov	r1, r5
 8008e0a:	f7f7 fd1f 	bl	800084c <__aeabi_ddiv>
 8008e0e:	f7f7 fea3 	bl	8000b58 <__aeabi_d2iz>
 8008e12:	4680      	mov	r8, r0
 8008e14:	f7f7 fb86 	bl	8000524 <__aeabi_i2d>
 8008e18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e1c:	f7f7 fbec 	bl	80005f8 <__aeabi_dmul>
 8008e20:	4602      	mov	r2, r0
 8008e22:	460b      	mov	r3, r1
 8008e24:	4620      	mov	r0, r4
 8008e26:	4629      	mov	r1, r5
 8008e28:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008e2c:	f7f7 fa2c 	bl	8000288 <__aeabi_dsub>
 8008e30:	f806 4b01 	strb.w	r4, [r6], #1
 8008e34:	9d07      	ldr	r5, [sp, #28]
 8008e36:	eba6 040a 	sub.w	r4, r6, sl
 8008e3a:	42a5      	cmp	r5, r4
 8008e3c:	4602      	mov	r2, r0
 8008e3e:	460b      	mov	r3, r1
 8008e40:	f040 8117 	bne.w	8009072 <_dtoa_r+0x6e2>
 8008e44:	f7f7 fa22 	bl	800028c <__adddf3>
 8008e48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e4c:	4604      	mov	r4, r0
 8008e4e:	460d      	mov	r5, r1
 8008e50:	f7f7 fe62 	bl	8000b18 <__aeabi_dcmpgt>
 8008e54:	2800      	cmp	r0, #0
 8008e56:	f040 80f9 	bne.w	800904c <_dtoa_r+0x6bc>
 8008e5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e5e:	4620      	mov	r0, r4
 8008e60:	4629      	mov	r1, r5
 8008e62:	f7f7 fe31 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e66:	b118      	cbz	r0, 8008e70 <_dtoa_r+0x4e0>
 8008e68:	f018 0f01 	tst.w	r8, #1
 8008e6c:	f040 80ee 	bne.w	800904c <_dtoa_r+0x6bc>
 8008e70:	4649      	mov	r1, r9
 8008e72:	4658      	mov	r0, fp
 8008e74:	f000 ffdc 	bl	8009e30 <_Bfree>
 8008e78:	2300      	movs	r3, #0
 8008e7a:	7033      	strb	r3, [r6, #0]
 8008e7c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008e7e:	3701      	adds	r7, #1
 8008e80:	601f      	str	r7, [r3, #0]
 8008e82:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	f000 831d 	beq.w	80094c4 <_dtoa_r+0xb34>
 8008e8a:	601e      	str	r6, [r3, #0]
 8008e8c:	e31a      	b.n	80094c4 <_dtoa_r+0xb34>
 8008e8e:	07e2      	lsls	r2, r4, #31
 8008e90:	d505      	bpl.n	8008e9e <_dtoa_r+0x50e>
 8008e92:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008e96:	f7f7 fbaf 	bl	80005f8 <__aeabi_dmul>
 8008e9a:	3601      	adds	r6, #1
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	1064      	asrs	r4, r4, #1
 8008ea0:	3508      	adds	r5, #8
 8008ea2:	e73f      	b.n	8008d24 <_dtoa_r+0x394>
 8008ea4:	2602      	movs	r6, #2
 8008ea6:	e742      	b.n	8008d2e <_dtoa_r+0x39e>
 8008ea8:	9c07      	ldr	r4, [sp, #28]
 8008eaa:	9704      	str	r7, [sp, #16]
 8008eac:	e761      	b.n	8008d72 <_dtoa_r+0x3e2>
 8008eae:	4b27      	ldr	r3, [pc, #156]	@ (8008f4c <_dtoa_r+0x5bc>)
 8008eb0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008eb2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008eb6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008eba:	4454      	add	r4, sl
 8008ebc:	2900      	cmp	r1, #0
 8008ebe:	d053      	beq.n	8008f68 <_dtoa_r+0x5d8>
 8008ec0:	4928      	ldr	r1, [pc, #160]	@ (8008f64 <_dtoa_r+0x5d4>)
 8008ec2:	2000      	movs	r0, #0
 8008ec4:	f7f7 fcc2 	bl	800084c <__aeabi_ddiv>
 8008ec8:	4633      	mov	r3, r6
 8008eca:	462a      	mov	r2, r5
 8008ecc:	f7f7 f9dc 	bl	8000288 <__aeabi_dsub>
 8008ed0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008ed4:	4656      	mov	r6, sl
 8008ed6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008eda:	f7f7 fe3d 	bl	8000b58 <__aeabi_d2iz>
 8008ede:	4605      	mov	r5, r0
 8008ee0:	f7f7 fb20 	bl	8000524 <__aeabi_i2d>
 8008ee4:	4602      	mov	r2, r0
 8008ee6:	460b      	mov	r3, r1
 8008ee8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008eec:	f7f7 f9cc 	bl	8000288 <__aeabi_dsub>
 8008ef0:	3530      	adds	r5, #48	@ 0x30
 8008ef2:	4602      	mov	r2, r0
 8008ef4:	460b      	mov	r3, r1
 8008ef6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008efa:	f806 5b01 	strb.w	r5, [r6], #1
 8008efe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008f02:	f7f7 fdeb 	bl	8000adc <__aeabi_dcmplt>
 8008f06:	2800      	cmp	r0, #0
 8008f08:	d171      	bne.n	8008fee <_dtoa_r+0x65e>
 8008f0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f0e:	4911      	ldr	r1, [pc, #68]	@ (8008f54 <_dtoa_r+0x5c4>)
 8008f10:	2000      	movs	r0, #0
 8008f12:	f7f7 f9b9 	bl	8000288 <__aeabi_dsub>
 8008f16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008f1a:	f7f7 fddf 	bl	8000adc <__aeabi_dcmplt>
 8008f1e:	2800      	cmp	r0, #0
 8008f20:	f040 8095 	bne.w	800904e <_dtoa_r+0x6be>
 8008f24:	42a6      	cmp	r6, r4
 8008f26:	f43f af50 	beq.w	8008dca <_dtoa_r+0x43a>
 8008f2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008f2e:	4b0a      	ldr	r3, [pc, #40]	@ (8008f58 <_dtoa_r+0x5c8>)
 8008f30:	2200      	movs	r2, #0
 8008f32:	f7f7 fb61 	bl	80005f8 <__aeabi_dmul>
 8008f36:	4b08      	ldr	r3, [pc, #32]	@ (8008f58 <_dtoa_r+0x5c8>)
 8008f38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f42:	f7f7 fb59 	bl	80005f8 <__aeabi_dmul>
 8008f46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f4a:	e7c4      	b.n	8008ed6 <_dtoa_r+0x546>
 8008f4c:	0800b910 	.word	0x0800b910
 8008f50:	0800b8e8 	.word	0x0800b8e8
 8008f54:	3ff00000 	.word	0x3ff00000
 8008f58:	40240000 	.word	0x40240000
 8008f5c:	401c0000 	.word	0x401c0000
 8008f60:	40140000 	.word	0x40140000
 8008f64:	3fe00000 	.word	0x3fe00000
 8008f68:	4631      	mov	r1, r6
 8008f6a:	4628      	mov	r0, r5
 8008f6c:	f7f7 fb44 	bl	80005f8 <__aeabi_dmul>
 8008f70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008f74:	9415      	str	r4, [sp, #84]	@ 0x54
 8008f76:	4656      	mov	r6, sl
 8008f78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f7c:	f7f7 fdec 	bl	8000b58 <__aeabi_d2iz>
 8008f80:	4605      	mov	r5, r0
 8008f82:	f7f7 facf 	bl	8000524 <__aeabi_i2d>
 8008f86:	4602      	mov	r2, r0
 8008f88:	460b      	mov	r3, r1
 8008f8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f8e:	f7f7 f97b 	bl	8000288 <__aeabi_dsub>
 8008f92:	3530      	adds	r5, #48	@ 0x30
 8008f94:	f806 5b01 	strb.w	r5, [r6], #1
 8008f98:	4602      	mov	r2, r0
 8008f9a:	460b      	mov	r3, r1
 8008f9c:	42a6      	cmp	r6, r4
 8008f9e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008fa2:	f04f 0200 	mov.w	r2, #0
 8008fa6:	d124      	bne.n	8008ff2 <_dtoa_r+0x662>
 8008fa8:	4bac      	ldr	r3, [pc, #688]	@ (800925c <_dtoa_r+0x8cc>)
 8008faa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008fae:	f7f7 f96d 	bl	800028c <__adddf3>
 8008fb2:	4602      	mov	r2, r0
 8008fb4:	460b      	mov	r3, r1
 8008fb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fba:	f7f7 fdad 	bl	8000b18 <__aeabi_dcmpgt>
 8008fbe:	2800      	cmp	r0, #0
 8008fc0:	d145      	bne.n	800904e <_dtoa_r+0x6be>
 8008fc2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008fc6:	49a5      	ldr	r1, [pc, #660]	@ (800925c <_dtoa_r+0x8cc>)
 8008fc8:	2000      	movs	r0, #0
 8008fca:	f7f7 f95d 	bl	8000288 <__aeabi_dsub>
 8008fce:	4602      	mov	r2, r0
 8008fd0:	460b      	mov	r3, r1
 8008fd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fd6:	f7f7 fd81 	bl	8000adc <__aeabi_dcmplt>
 8008fda:	2800      	cmp	r0, #0
 8008fdc:	f43f aef5 	beq.w	8008dca <_dtoa_r+0x43a>
 8008fe0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008fe2:	1e73      	subs	r3, r6, #1
 8008fe4:	9315      	str	r3, [sp, #84]	@ 0x54
 8008fe6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008fea:	2b30      	cmp	r3, #48	@ 0x30
 8008fec:	d0f8      	beq.n	8008fe0 <_dtoa_r+0x650>
 8008fee:	9f04      	ldr	r7, [sp, #16]
 8008ff0:	e73e      	b.n	8008e70 <_dtoa_r+0x4e0>
 8008ff2:	4b9b      	ldr	r3, [pc, #620]	@ (8009260 <_dtoa_r+0x8d0>)
 8008ff4:	f7f7 fb00 	bl	80005f8 <__aeabi_dmul>
 8008ff8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ffc:	e7bc      	b.n	8008f78 <_dtoa_r+0x5e8>
 8008ffe:	d10c      	bne.n	800901a <_dtoa_r+0x68a>
 8009000:	4b98      	ldr	r3, [pc, #608]	@ (8009264 <_dtoa_r+0x8d4>)
 8009002:	2200      	movs	r2, #0
 8009004:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009008:	f7f7 faf6 	bl	80005f8 <__aeabi_dmul>
 800900c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009010:	f7f7 fd78 	bl	8000b04 <__aeabi_dcmpge>
 8009014:	2800      	cmp	r0, #0
 8009016:	f000 8157 	beq.w	80092c8 <_dtoa_r+0x938>
 800901a:	2400      	movs	r4, #0
 800901c:	4625      	mov	r5, r4
 800901e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009020:	43db      	mvns	r3, r3
 8009022:	9304      	str	r3, [sp, #16]
 8009024:	4656      	mov	r6, sl
 8009026:	2700      	movs	r7, #0
 8009028:	4621      	mov	r1, r4
 800902a:	4658      	mov	r0, fp
 800902c:	f000 ff00 	bl	8009e30 <_Bfree>
 8009030:	2d00      	cmp	r5, #0
 8009032:	d0dc      	beq.n	8008fee <_dtoa_r+0x65e>
 8009034:	b12f      	cbz	r7, 8009042 <_dtoa_r+0x6b2>
 8009036:	42af      	cmp	r7, r5
 8009038:	d003      	beq.n	8009042 <_dtoa_r+0x6b2>
 800903a:	4639      	mov	r1, r7
 800903c:	4658      	mov	r0, fp
 800903e:	f000 fef7 	bl	8009e30 <_Bfree>
 8009042:	4629      	mov	r1, r5
 8009044:	4658      	mov	r0, fp
 8009046:	f000 fef3 	bl	8009e30 <_Bfree>
 800904a:	e7d0      	b.n	8008fee <_dtoa_r+0x65e>
 800904c:	9704      	str	r7, [sp, #16]
 800904e:	4633      	mov	r3, r6
 8009050:	461e      	mov	r6, r3
 8009052:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009056:	2a39      	cmp	r2, #57	@ 0x39
 8009058:	d107      	bne.n	800906a <_dtoa_r+0x6da>
 800905a:	459a      	cmp	sl, r3
 800905c:	d1f8      	bne.n	8009050 <_dtoa_r+0x6c0>
 800905e:	9a04      	ldr	r2, [sp, #16]
 8009060:	3201      	adds	r2, #1
 8009062:	9204      	str	r2, [sp, #16]
 8009064:	2230      	movs	r2, #48	@ 0x30
 8009066:	f88a 2000 	strb.w	r2, [sl]
 800906a:	781a      	ldrb	r2, [r3, #0]
 800906c:	3201      	adds	r2, #1
 800906e:	701a      	strb	r2, [r3, #0]
 8009070:	e7bd      	b.n	8008fee <_dtoa_r+0x65e>
 8009072:	4b7b      	ldr	r3, [pc, #492]	@ (8009260 <_dtoa_r+0x8d0>)
 8009074:	2200      	movs	r2, #0
 8009076:	f7f7 fabf 	bl	80005f8 <__aeabi_dmul>
 800907a:	2200      	movs	r2, #0
 800907c:	2300      	movs	r3, #0
 800907e:	4604      	mov	r4, r0
 8009080:	460d      	mov	r5, r1
 8009082:	f7f7 fd21 	bl	8000ac8 <__aeabi_dcmpeq>
 8009086:	2800      	cmp	r0, #0
 8009088:	f43f aebb 	beq.w	8008e02 <_dtoa_r+0x472>
 800908c:	e6f0      	b.n	8008e70 <_dtoa_r+0x4e0>
 800908e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009090:	2a00      	cmp	r2, #0
 8009092:	f000 80db 	beq.w	800924c <_dtoa_r+0x8bc>
 8009096:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009098:	2a01      	cmp	r2, #1
 800909a:	f300 80bf 	bgt.w	800921c <_dtoa_r+0x88c>
 800909e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80090a0:	2a00      	cmp	r2, #0
 80090a2:	f000 80b7 	beq.w	8009214 <_dtoa_r+0x884>
 80090a6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80090aa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80090ac:	4646      	mov	r6, r8
 80090ae:	9a08      	ldr	r2, [sp, #32]
 80090b0:	2101      	movs	r1, #1
 80090b2:	441a      	add	r2, r3
 80090b4:	4658      	mov	r0, fp
 80090b6:	4498      	add	r8, r3
 80090b8:	9208      	str	r2, [sp, #32]
 80090ba:	f000 ffb7 	bl	800a02c <__i2b>
 80090be:	4605      	mov	r5, r0
 80090c0:	b15e      	cbz	r6, 80090da <_dtoa_r+0x74a>
 80090c2:	9b08      	ldr	r3, [sp, #32]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	dd08      	ble.n	80090da <_dtoa_r+0x74a>
 80090c8:	42b3      	cmp	r3, r6
 80090ca:	9a08      	ldr	r2, [sp, #32]
 80090cc:	bfa8      	it	ge
 80090ce:	4633      	movge	r3, r6
 80090d0:	eba8 0803 	sub.w	r8, r8, r3
 80090d4:	1af6      	subs	r6, r6, r3
 80090d6:	1ad3      	subs	r3, r2, r3
 80090d8:	9308      	str	r3, [sp, #32]
 80090da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090dc:	b1f3      	cbz	r3, 800911c <_dtoa_r+0x78c>
 80090de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	f000 80b7 	beq.w	8009254 <_dtoa_r+0x8c4>
 80090e6:	b18c      	cbz	r4, 800910c <_dtoa_r+0x77c>
 80090e8:	4629      	mov	r1, r5
 80090ea:	4622      	mov	r2, r4
 80090ec:	4658      	mov	r0, fp
 80090ee:	f001 f85d 	bl	800a1ac <__pow5mult>
 80090f2:	464a      	mov	r2, r9
 80090f4:	4601      	mov	r1, r0
 80090f6:	4605      	mov	r5, r0
 80090f8:	4658      	mov	r0, fp
 80090fa:	f000 ffad 	bl	800a058 <__multiply>
 80090fe:	4649      	mov	r1, r9
 8009100:	9004      	str	r0, [sp, #16]
 8009102:	4658      	mov	r0, fp
 8009104:	f000 fe94 	bl	8009e30 <_Bfree>
 8009108:	9b04      	ldr	r3, [sp, #16]
 800910a:	4699      	mov	r9, r3
 800910c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800910e:	1b1a      	subs	r2, r3, r4
 8009110:	d004      	beq.n	800911c <_dtoa_r+0x78c>
 8009112:	4649      	mov	r1, r9
 8009114:	4658      	mov	r0, fp
 8009116:	f001 f849 	bl	800a1ac <__pow5mult>
 800911a:	4681      	mov	r9, r0
 800911c:	2101      	movs	r1, #1
 800911e:	4658      	mov	r0, fp
 8009120:	f000 ff84 	bl	800a02c <__i2b>
 8009124:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009126:	4604      	mov	r4, r0
 8009128:	2b00      	cmp	r3, #0
 800912a:	f000 81cf 	beq.w	80094cc <_dtoa_r+0xb3c>
 800912e:	461a      	mov	r2, r3
 8009130:	4601      	mov	r1, r0
 8009132:	4658      	mov	r0, fp
 8009134:	f001 f83a 	bl	800a1ac <__pow5mult>
 8009138:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800913a:	2b01      	cmp	r3, #1
 800913c:	4604      	mov	r4, r0
 800913e:	f300 8095 	bgt.w	800926c <_dtoa_r+0x8dc>
 8009142:	9b02      	ldr	r3, [sp, #8]
 8009144:	2b00      	cmp	r3, #0
 8009146:	f040 8087 	bne.w	8009258 <_dtoa_r+0x8c8>
 800914a:	9b03      	ldr	r3, [sp, #12]
 800914c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009150:	2b00      	cmp	r3, #0
 8009152:	f040 8089 	bne.w	8009268 <_dtoa_r+0x8d8>
 8009156:	9b03      	ldr	r3, [sp, #12]
 8009158:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800915c:	0d1b      	lsrs	r3, r3, #20
 800915e:	051b      	lsls	r3, r3, #20
 8009160:	b12b      	cbz	r3, 800916e <_dtoa_r+0x7de>
 8009162:	9b08      	ldr	r3, [sp, #32]
 8009164:	3301      	adds	r3, #1
 8009166:	9308      	str	r3, [sp, #32]
 8009168:	f108 0801 	add.w	r8, r8, #1
 800916c:	2301      	movs	r3, #1
 800916e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009170:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009172:	2b00      	cmp	r3, #0
 8009174:	f000 81b0 	beq.w	80094d8 <_dtoa_r+0xb48>
 8009178:	6923      	ldr	r3, [r4, #16]
 800917a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800917e:	6918      	ldr	r0, [r3, #16]
 8009180:	f000 ff08 	bl	8009f94 <__hi0bits>
 8009184:	f1c0 0020 	rsb	r0, r0, #32
 8009188:	9b08      	ldr	r3, [sp, #32]
 800918a:	4418      	add	r0, r3
 800918c:	f010 001f 	ands.w	r0, r0, #31
 8009190:	d077      	beq.n	8009282 <_dtoa_r+0x8f2>
 8009192:	f1c0 0320 	rsb	r3, r0, #32
 8009196:	2b04      	cmp	r3, #4
 8009198:	dd6b      	ble.n	8009272 <_dtoa_r+0x8e2>
 800919a:	9b08      	ldr	r3, [sp, #32]
 800919c:	f1c0 001c 	rsb	r0, r0, #28
 80091a0:	4403      	add	r3, r0
 80091a2:	4480      	add	r8, r0
 80091a4:	4406      	add	r6, r0
 80091a6:	9308      	str	r3, [sp, #32]
 80091a8:	f1b8 0f00 	cmp.w	r8, #0
 80091ac:	dd05      	ble.n	80091ba <_dtoa_r+0x82a>
 80091ae:	4649      	mov	r1, r9
 80091b0:	4642      	mov	r2, r8
 80091b2:	4658      	mov	r0, fp
 80091b4:	f001 f854 	bl	800a260 <__lshift>
 80091b8:	4681      	mov	r9, r0
 80091ba:	9b08      	ldr	r3, [sp, #32]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	dd05      	ble.n	80091cc <_dtoa_r+0x83c>
 80091c0:	4621      	mov	r1, r4
 80091c2:	461a      	mov	r2, r3
 80091c4:	4658      	mov	r0, fp
 80091c6:	f001 f84b 	bl	800a260 <__lshift>
 80091ca:	4604      	mov	r4, r0
 80091cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d059      	beq.n	8009286 <_dtoa_r+0x8f6>
 80091d2:	4621      	mov	r1, r4
 80091d4:	4648      	mov	r0, r9
 80091d6:	f001 f8af 	bl	800a338 <__mcmp>
 80091da:	2800      	cmp	r0, #0
 80091dc:	da53      	bge.n	8009286 <_dtoa_r+0x8f6>
 80091de:	1e7b      	subs	r3, r7, #1
 80091e0:	9304      	str	r3, [sp, #16]
 80091e2:	4649      	mov	r1, r9
 80091e4:	2300      	movs	r3, #0
 80091e6:	220a      	movs	r2, #10
 80091e8:	4658      	mov	r0, fp
 80091ea:	f000 fe43 	bl	8009e74 <__multadd>
 80091ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80091f0:	4681      	mov	r9, r0
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	f000 8172 	beq.w	80094dc <_dtoa_r+0xb4c>
 80091f8:	2300      	movs	r3, #0
 80091fa:	4629      	mov	r1, r5
 80091fc:	220a      	movs	r2, #10
 80091fe:	4658      	mov	r0, fp
 8009200:	f000 fe38 	bl	8009e74 <__multadd>
 8009204:	9b00      	ldr	r3, [sp, #0]
 8009206:	2b00      	cmp	r3, #0
 8009208:	4605      	mov	r5, r0
 800920a:	dc67      	bgt.n	80092dc <_dtoa_r+0x94c>
 800920c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800920e:	2b02      	cmp	r3, #2
 8009210:	dc41      	bgt.n	8009296 <_dtoa_r+0x906>
 8009212:	e063      	b.n	80092dc <_dtoa_r+0x94c>
 8009214:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009216:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800921a:	e746      	b.n	80090aa <_dtoa_r+0x71a>
 800921c:	9b07      	ldr	r3, [sp, #28]
 800921e:	1e5c      	subs	r4, r3, #1
 8009220:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009222:	42a3      	cmp	r3, r4
 8009224:	bfbf      	itttt	lt
 8009226:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009228:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800922a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800922c:	1ae3      	sublt	r3, r4, r3
 800922e:	bfb4      	ite	lt
 8009230:	18d2      	addlt	r2, r2, r3
 8009232:	1b1c      	subge	r4, r3, r4
 8009234:	9b07      	ldr	r3, [sp, #28]
 8009236:	bfbc      	itt	lt
 8009238:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800923a:	2400      	movlt	r4, #0
 800923c:	2b00      	cmp	r3, #0
 800923e:	bfb5      	itete	lt
 8009240:	eba8 0603 	sublt.w	r6, r8, r3
 8009244:	9b07      	ldrge	r3, [sp, #28]
 8009246:	2300      	movlt	r3, #0
 8009248:	4646      	movge	r6, r8
 800924a:	e730      	b.n	80090ae <_dtoa_r+0x71e>
 800924c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800924e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009250:	4646      	mov	r6, r8
 8009252:	e735      	b.n	80090c0 <_dtoa_r+0x730>
 8009254:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009256:	e75c      	b.n	8009112 <_dtoa_r+0x782>
 8009258:	2300      	movs	r3, #0
 800925a:	e788      	b.n	800916e <_dtoa_r+0x7de>
 800925c:	3fe00000 	.word	0x3fe00000
 8009260:	40240000 	.word	0x40240000
 8009264:	40140000 	.word	0x40140000
 8009268:	9b02      	ldr	r3, [sp, #8]
 800926a:	e780      	b.n	800916e <_dtoa_r+0x7de>
 800926c:	2300      	movs	r3, #0
 800926e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009270:	e782      	b.n	8009178 <_dtoa_r+0x7e8>
 8009272:	d099      	beq.n	80091a8 <_dtoa_r+0x818>
 8009274:	9a08      	ldr	r2, [sp, #32]
 8009276:	331c      	adds	r3, #28
 8009278:	441a      	add	r2, r3
 800927a:	4498      	add	r8, r3
 800927c:	441e      	add	r6, r3
 800927e:	9208      	str	r2, [sp, #32]
 8009280:	e792      	b.n	80091a8 <_dtoa_r+0x818>
 8009282:	4603      	mov	r3, r0
 8009284:	e7f6      	b.n	8009274 <_dtoa_r+0x8e4>
 8009286:	9b07      	ldr	r3, [sp, #28]
 8009288:	9704      	str	r7, [sp, #16]
 800928a:	2b00      	cmp	r3, #0
 800928c:	dc20      	bgt.n	80092d0 <_dtoa_r+0x940>
 800928e:	9300      	str	r3, [sp, #0]
 8009290:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009292:	2b02      	cmp	r3, #2
 8009294:	dd1e      	ble.n	80092d4 <_dtoa_r+0x944>
 8009296:	9b00      	ldr	r3, [sp, #0]
 8009298:	2b00      	cmp	r3, #0
 800929a:	f47f aec0 	bne.w	800901e <_dtoa_r+0x68e>
 800929e:	4621      	mov	r1, r4
 80092a0:	2205      	movs	r2, #5
 80092a2:	4658      	mov	r0, fp
 80092a4:	f000 fde6 	bl	8009e74 <__multadd>
 80092a8:	4601      	mov	r1, r0
 80092aa:	4604      	mov	r4, r0
 80092ac:	4648      	mov	r0, r9
 80092ae:	f001 f843 	bl	800a338 <__mcmp>
 80092b2:	2800      	cmp	r0, #0
 80092b4:	f77f aeb3 	ble.w	800901e <_dtoa_r+0x68e>
 80092b8:	4656      	mov	r6, sl
 80092ba:	2331      	movs	r3, #49	@ 0x31
 80092bc:	f806 3b01 	strb.w	r3, [r6], #1
 80092c0:	9b04      	ldr	r3, [sp, #16]
 80092c2:	3301      	adds	r3, #1
 80092c4:	9304      	str	r3, [sp, #16]
 80092c6:	e6ae      	b.n	8009026 <_dtoa_r+0x696>
 80092c8:	9c07      	ldr	r4, [sp, #28]
 80092ca:	9704      	str	r7, [sp, #16]
 80092cc:	4625      	mov	r5, r4
 80092ce:	e7f3      	b.n	80092b8 <_dtoa_r+0x928>
 80092d0:	9b07      	ldr	r3, [sp, #28]
 80092d2:	9300      	str	r3, [sp, #0]
 80092d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	f000 8104 	beq.w	80094e4 <_dtoa_r+0xb54>
 80092dc:	2e00      	cmp	r6, #0
 80092de:	dd05      	ble.n	80092ec <_dtoa_r+0x95c>
 80092e0:	4629      	mov	r1, r5
 80092e2:	4632      	mov	r2, r6
 80092e4:	4658      	mov	r0, fp
 80092e6:	f000 ffbb 	bl	800a260 <__lshift>
 80092ea:	4605      	mov	r5, r0
 80092ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d05a      	beq.n	80093a8 <_dtoa_r+0xa18>
 80092f2:	6869      	ldr	r1, [r5, #4]
 80092f4:	4658      	mov	r0, fp
 80092f6:	f000 fd5b 	bl	8009db0 <_Balloc>
 80092fa:	4606      	mov	r6, r0
 80092fc:	b928      	cbnz	r0, 800930a <_dtoa_r+0x97a>
 80092fe:	4b84      	ldr	r3, [pc, #528]	@ (8009510 <_dtoa_r+0xb80>)
 8009300:	4602      	mov	r2, r0
 8009302:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009306:	f7ff bb5a 	b.w	80089be <_dtoa_r+0x2e>
 800930a:	692a      	ldr	r2, [r5, #16]
 800930c:	3202      	adds	r2, #2
 800930e:	0092      	lsls	r2, r2, #2
 8009310:	f105 010c 	add.w	r1, r5, #12
 8009314:	300c      	adds	r0, #12
 8009316:	f7ff fa92 	bl	800883e <memcpy>
 800931a:	2201      	movs	r2, #1
 800931c:	4631      	mov	r1, r6
 800931e:	4658      	mov	r0, fp
 8009320:	f000 ff9e 	bl	800a260 <__lshift>
 8009324:	f10a 0301 	add.w	r3, sl, #1
 8009328:	9307      	str	r3, [sp, #28]
 800932a:	9b00      	ldr	r3, [sp, #0]
 800932c:	4453      	add	r3, sl
 800932e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009330:	9b02      	ldr	r3, [sp, #8]
 8009332:	f003 0301 	and.w	r3, r3, #1
 8009336:	462f      	mov	r7, r5
 8009338:	930a      	str	r3, [sp, #40]	@ 0x28
 800933a:	4605      	mov	r5, r0
 800933c:	9b07      	ldr	r3, [sp, #28]
 800933e:	4621      	mov	r1, r4
 8009340:	3b01      	subs	r3, #1
 8009342:	4648      	mov	r0, r9
 8009344:	9300      	str	r3, [sp, #0]
 8009346:	f7ff fa99 	bl	800887c <quorem>
 800934a:	4639      	mov	r1, r7
 800934c:	9002      	str	r0, [sp, #8]
 800934e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009352:	4648      	mov	r0, r9
 8009354:	f000 fff0 	bl	800a338 <__mcmp>
 8009358:	462a      	mov	r2, r5
 800935a:	9008      	str	r0, [sp, #32]
 800935c:	4621      	mov	r1, r4
 800935e:	4658      	mov	r0, fp
 8009360:	f001 f806 	bl	800a370 <__mdiff>
 8009364:	68c2      	ldr	r2, [r0, #12]
 8009366:	4606      	mov	r6, r0
 8009368:	bb02      	cbnz	r2, 80093ac <_dtoa_r+0xa1c>
 800936a:	4601      	mov	r1, r0
 800936c:	4648      	mov	r0, r9
 800936e:	f000 ffe3 	bl	800a338 <__mcmp>
 8009372:	4602      	mov	r2, r0
 8009374:	4631      	mov	r1, r6
 8009376:	4658      	mov	r0, fp
 8009378:	920e      	str	r2, [sp, #56]	@ 0x38
 800937a:	f000 fd59 	bl	8009e30 <_Bfree>
 800937e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009380:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009382:	9e07      	ldr	r6, [sp, #28]
 8009384:	ea43 0102 	orr.w	r1, r3, r2
 8009388:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800938a:	4319      	orrs	r1, r3
 800938c:	d110      	bne.n	80093b0 <_dtoa_r+0xa20>
 800938e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009392:	d029      	beq.n	80093e8 <_dtoa_r+0xa58>
 8009394:	9b08      	ldr	r3, [sp, #32]
 8009396:	2b00      	cmp	r3, #0
 8009398:	dd02      	ble.n	80093a0 <_dtoa_r+0xa10>
 800939a:	9b02      	ldr	r3, [sp, #8]
 800939c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80093a0:	9b00      	ldr	r3, [sp, #0]
 80093a2:	f883 8000 	strb.w	r8, [r3]
 80093a6:	e63f      	b.n	8009028 <_dtoa_r+0x698>
 80093a8:	4628      	mov	r0, r5
 80093aa:	e7bb      	b.n	8009324 <_dtoa_r+0x994>
 80093ac:	2201      	movs	r2, #1
 80093ae:	e7e1      	b.n	8009374 <_dtoa_r+0x9e4>
 80093b0:	9b08      	ldr	r3, [sp, #32]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	db04      	blt.n	80093c0 <_dtoa_r+0xa30>
 80093b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80093b8:	430b      	orrs	r3, r1
 80093ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80093bc:	430b      	orrs	r3, r1
 80093be:	d120      	bne.n	8009402 <_dtoa_r+0xa72>
 80093c0:	2a00      	cmp	r2, #0
 80093c2:	dded      	ble.n	80093a0 <_dtoa_r+0xa10>
 80093c4:	4649      	mov	r1, r9
 80093c6:	2201      	movs	r2, #1
 80093c8:	4658      	mov	r0, fp
 80093ca:	f000 ff49 	bl	800a260 <__lshift>
 80093ce:	4621      	mov	r1, r4
 80093d0:	4681      	mov	r9, r0
 80093d2:	f000 ffb1 	bl	800a338 <__mcmp>
 80093d6:	2800      	cmp	r0, #0
 80093d8:	dc03      	bgt.n	80093e2 <_dtoa_r+0xa52>
 80093da:	d1e1      	bne.n	80093a0 <_dtoa_r+0xa10>
 80093dc:	f018 0f01 	tst.w	r8, #1
 80093e0:	d0de      	beq.n	80093a0 <_dtoa_r+0xa10>
 80093e2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80093e6:	d1d8      	bne.n	800939a <_dtoa_r+0xa0a>
 80093e8:	9a00      	ldr	r2, [sp, #0]
 80093ea:	2339      	movs	r3, #57	@ 0x39
 80093ec:	7013      	strb	r3, [r2, #0]
 80093ee:	4633      	mov	r3, r6
 80093f0:	461e      	mov	r6, r3
 80093f2:	3b01      	subs	r3, #1
 80093f4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80093f8:	2a39      	cmp	r2, #57	@ 0x39
 80093fa:	d052      	beq.n	80094a2 <_dtoa_r+0xb12>
 80093fc:	3201      	adds	r2, #1
 80093fe:	701a      	strb	r2, [r3, #0]
 8009400:	e612      	b.n	8009028 <_dtoa_r+0x698>
 8009402:	2a00      	cmp	r2, #0
 8009404:	dd07      	ble.n	8009416 <_dtoa_r+0xa86>
 8009406:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800940a:	d0ed      	beq.n	80093e8 <_dtoa_r+0xa58>
 800940c:	9a00      	ldr	r2, [sp, #0]
 800940e:	f108 0301 	add.w	r3, r8, #1
 8009412:	7013      	strb	r3, [r2, #0]
 8009414:	e608      	b.n	8009028 <_dtoa_r+0x698>
 8009416:	9b07      	ldr	r3, [sp, #28]
 8009418:	9a07      	ldr	r2, [sp, #28]
 800941a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800941e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009420:	4293      	cmp	r3, r2
 8009422:	d028      	beq.n	8009476 <_dtoa_r+0xae6>
 8009424:	4649      	mov	r1, r9
 8009426:	2300      	movs	r3, #0
 8009428:	220a      	movs	r2, #10
 800942a:	4658      	mov	r0, fp
 800942c:	f000 fd22 	bl	8009e74 <__multadd>
 8009430:	42af      	cmp	r7, r5
 8009432:	4681      	mov	r9, r0
 8009434:	f04f 0300 	mov.w	r3, #0
 8009438:	f04f 020a 	mov.w	r2, #10
 800943c:	4639      	mov	r1, r7
 800943e:	4658      	mov	r0, fp
 8009440:	d107      	bne.n	8009452 <_dtoa_r+0xac2>
 8009442:	f000 fd17 	bl	8009e74 <__multadd>
 8009446:	4607      	mov	r7, r0
 8009448:	4605      	mov	r5, r0
 800944a:	9b07      	ldr	r3, [sp, #28]
 800944c:	3301      	adds	r3, #1
 800944e:	9307      	str	r3, [sp, #28]
 8009450:	e774      	b.n	800933c <_dtoa_r+0x9ac>
 8009452:	f000 fd0f 	bl	8009e74 <__multadd>
 8009456:	4629      	mov	r1, r5
 8009458:	4607      	mov	r7, r0
 800945a:	2300      	movs	r3, #0
 800945c:	220a      	movs	r2, #10
 800945e:	4658      	mov	r0, fp
 8009460:	f000 fd08 	bl	8009e74 <__multadd>
 8009464:	4605      	mov	r5, r0
 8009466:	e7f0      	b.n	800944a <_dtoa_r+0xaba>
 8009468:	9b00      	ldr	r3, [sp, #0]
 800946a:	2b00      	cmp	r3, #0
 800946c:	bfcc      	ite	gt
 800946e:	461e      	movgt	r6, r3
 8009470:	2601      	movle	r6, #1
 8009472:	4456      	add	r6, sl
 8009474:	2700      	movs	r7, #0
 8009476:	4649      	mov	r1, r9
 8009478:	2201      	movs	r2, #1
 800947a:	4658      	mov	r0, fp
 800947c:	f000 fef0 	bl	800a260 <__lshift>
 8009480:	4621      	mov	r1, r4
 8009482:	4681      	mov	r9, r0
 8009484:	f000 ff58 	bl	800a338 <__mcmp>
 8009488:	2800      	cmp	r0, #0
 800948a:	dcb0      	bgt.n	80093ee <_dtoa_r+0xa5e>
 800948c:	d102      	bne.n	8009494 <_dtoa_r+0xb04>
 800948e:	f018 0f01 	tst.w	r8, #1
 8009492:	d1ac      	bne.n	80093ee <_dtoa_r+0xa5e>
 8009494:	4633      	mov	r3, r6
 8009496:	461e      	mov	r6, r3
 8009498:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800949c:	2a30      	cmp	r2, #48	@ 0x30
 800949e:	d0fa      	beq.n	8009496 <_dtoa_r+0xb06>
 80094a0:	e5c2      	b.n	8009028 <_dtoa_r+0x698>
 80094a2:	459a      	cmp	sl, r3
 80094a4:	d1a4      	bne.n	80093f0 <_dtoa_r+0xa60>
 80094a6:	9b04      	ldr	r3, [sp, #16]
 80094a8:	3301      	adds	r3, #1
 80094aa:	9304      	str	r3, [sp, #16]
 80094ac:	2331      	movs	r3, #49	@ 0x31
 80094ae:	f88a 3000 	strb.w	r3, [sl]
 80094b2:	e5b9      	b.n	8009028 <_dtoa_r+0x698>
 80094b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80094b6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009514 <_dtoa_r+0xb84>
 80094ba:	b11b      	cbz	r3, 80094c4 <_dtoa_r+0xb34>
 80094bc:	f10a 0308 	add.w	r3, sl, #8
 80094c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80094c2:	6013      	str	r3, [r2, #0]
 80094c4:	4650      	mov	r0, sl
 80094c6:	b019      	add	sp, #100	@ 0x64
 80094c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094ce:	2b01      	cmp	r3, #1
 80094d0:	f77f ae37 	ble.w	8009142 <_dtoa_r+0x7b2>
 80094d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80094d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80094d8:	2001      	movs	r0, #1
 80094da:	e655      	b.n	8009188 <_dtoa_r+0x7f8>
 80094dc:	9b00      	ldr	r3, [sp, #0]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	f77f aed6 	ble.w	8009290 <_dtoa_r+0x900>
 80094e4:	4656      	mov	r6, sl
 80094e6:	4621      	mov	r1, r4
 80094e8:	4648      	mov	r0, r9
 80094ea:	f7ff f9c7 	bl	800887c <quorem>
 80094ee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80094f2:	f806 8b01 	strb.w	r8, [r6], #1
 80094f6:	9b00      	ldr	r3, [sp, #0]
 80094f8:	eba6 020a 	sub.w	r2, r6, sl
 80094fc:	4293      	cmp	r3, r2
 80094fe:	ddb3      	ble.n	8009468 <_dtoa_r+0xad8>
 8009500:	4649      	mov	r1, r9
 8009502:	2300      	movs	r3, #0
 8009504:	220a      	movs	r2, #10
 8009506:	4658      	mov	r0, fp
 8009508:	f000 fcb4 	bl	8009e74 <__multadd>
 800950c:	4681      	mov	r9, r0
 800950e:	e7ea      	b.n	80094e6 <_dtoa_r+0xb56>
 8009510:	0800b80d 	.word	0x0800b80d
 8009514:	0800b791 	.word	0x0800b791

08009518 <_free_r>:
 8009518:	b538      	push	{r3, r4, r5, lr}
 800951a:	4605      	mov	r5, r0
 800951c:	2900      	cmp	r1, #0
 800951e:	d041      	beq.n	80095a4 <_free_r+0x8c>
 8009520:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009524:	1f0c      	subs	r4, r1, #4
 8009526:	2b00      	cmp	r3, #0
 8009528:	bfb8      	it	lt
 800952a:	18e4      	addlt	r4, r4, r3
 800952c:	f000 fc34 	bl	8009d98 <__malloc_lock>
 8009530:	4a1d      	ldr	r2, [pc, #116]	@ (80095a8 <_free_r+0x90>)
 8009532:	6813      	ldr	r3, [r2, #0]
 8009534:	b933      	cbnz	r3, 8009544 <_free_r+0x2c>
 8009536:	6063      	str	r3, [r4, #4]
 8009538:	6014      	str	r4, [r2, #0]
 800953a:	4628      	mov	r0, r5
 800953c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009540:	f000 bc30 	b.w	8009da4 <__malloc_unlock>
 8009544:	42a3      	cmp	r3, r4
 8009546:	d908      	bls.n	800955a <_free_r+0x42>
 8009548:	6820      	ldr	r0, [r4, #0]
 800954a:	1821      	adds	r1, r4, r0
 800954c:	428b      	cmp	r3, r1
 800954e:	bf01      	itttt	eq
 8009550:	6819      	ldreq	r1, [r3, #0]
 8009552:	685b      	ldreq	r3, [r3, #4]
 8009554:	1809      	addeq	r1, r1, r0
 8009556:	6021      	streq	r1, [r4, #0]
 8009558:	e7ed      	b.n	8009536 <_free_r+0x1e>
 800955a:	461a      	mov	r2, r3
 800955c:	685b      	ldr	r3, [r3, #4]
 800955e:	b10b      	cbz	r3, 8009564 <_free_r+0x4c>
 8009560:	42a3      	cmp	r3, r4
 8009562:	d9fa      	bls.n	800955a <_free_r+0x42>
 8009564:	6811      	ldr	r1, [r2, #0]
 8009566:	1850      	adds	r0, r2, r1
 8009568:	42a0      	cmp	r0, r4
 800956a:	d10b      	bne.n	8009584 <_free_r+0x6c>
 800956c:	6820      	ldr	r0, [r4, #0]
 800956e:	4401      	add	r1, r0
 8009570:	1850      	adds	r0, r2, r1
 8009572:	4283      	cmp	r3, r0
 8009574:	6011      	str	r1, [r2, #0]
 8009576:	d1e0      	bne.n	800953a <_free_r+0x22>
 8009578:	6818      	ldr	r0, [r3, #0]
 800957a:	685b      	ldr	r3, [r3, #4]
 800957c:	6053      	str	r3, [r2, #4]
 800957e:	4408      	add	r0, r1
 8009580:	6010      	str	r0, [r2, #0]
 8009582:	e7da      	b.n	800953a <_free_r+0x22>
 8009584:	d902      	bls.n	800958c <_free_r+0x74>
 8009586:	230c      	movs	r3, #12
 8009588:	602b      	str	r3, [r5, #0]
 800958a:	e7d6      	b.n	800953a <_free_r+0x22>
 800958c:	6820      	ldr	r0, [r4, #0]
 800958e:	1821      	adds	r1, r4, r0
 8009590:	428b      	cmp	r3, r1
 8009592:	bf04      	itt	eq
 8009594:	6819      	ldreq	r1, [r3, #0]
 8009596:	685b      	ldreq	r3, [r3, #4]
 8009598:	6063      	str	r3, [r4, #4]
 800959a:	bf04      	itt	eq
 800959c:	1809      	addeq	r1, r1, r0
 800959e:	6021      	streq	r1, [r4, #0]
 80095a0:	6054      	str	r4, [r2, #4]
 80095a2:	e7ca      	b.n	800953a <_free_r+0x22>
 80095a4:	bd38      	pop	{r3, r4, r5, pc}
 80095a6:	bf00      	nop
 80095a8:	20000774 	.word	0x20000774

080095ac <rshift>:
 80095ac:	6903      	ldr	r3, [r0, #16]
 80095ae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80095b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80095b6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80095ba:	f100 0414 	add.w	r4, r0, #20
 80095be:	dd45      	ble.n	800964c <rshift+0xa0>
 80095c0:	f011 011f 	ands.w	r1, r1, #31
 80095c4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80095c8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80095cc:	d10c      	bne.n	80095e8 <rshift+0x3c>
 80095ce:	f100 0710 	add.w	r7, r0, #16
 80095d2:	4629      	mov	r1, r5
 80095d4:	42b1      	cmp	r1, r6
 80095d6:	d334      	bcc.n	8009642 <rshift+0x96>
 80095d8:	1a9b      	subs	r3, r3, r2
 80095da:	009b      	lsls	r3, r3, #2
 80095dc:	1eea      	subs	r2, r5, #3
 80095de:	4296      	cmp	r6, r2
 80095e0:	bf38      	it	cc
 80095e2:	2300      	movcc	r3, #0
 80095e4:	4423      	add	r3, r4
 80095e6:	e015      	b.n	8009614 <rshift+0x68>
 80095e8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80095ec:	f1c1 0820 	rsb	r8, r1, #32
 80095f0:	40cf      	lsrs	r7, r1
 80095f2:	f105 0e04 	add.w	lr, r5, #4
 80095f6:	46a1      	mov	r9, r4
 80095f8:	4576      	cmp	r6, lr
 80095fa:	46f4      	mov	ip, lr
 80095fc:	d815      	bhi.n	800962a <rshift+0x7e>
 80095fe:	1a9a      	subs	r2, r3, r2
 8009600:	0092      	lsls	r2, r2, #2
 8009602:	3a04      	subs	r2, #4
 8009604:	3501      	adds	r5, #1
 8009606:	42ae      	cmp	r6, r5
 8009608:	bf38      	it	cc
 800960a:	2200      	movcc	r2, #0
 800960c:	18a3      	adds	r3, r4, r2
 800960e:	50a7      	str	r7, [r4, r2]
 8009610:	b107      	cbz	r7, 8009614 <rshift+0x68>
 8009612:	3304      	adds	r3, #4
 8009614:	1b1a      	subs	r2, r3, r4
 8009616:	42a3      	cmp	r3, r4
 8009618:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800961c:	bf08      	it	eq
 800961e:	2300      	moveq	r3, #0
 8009620:	6102      	str	r2, [r0, #16]
 8009622:	bf08      	it	eq
 8009624:	6143      	streq	r3, [r0, #20]
 8009626:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800962a:	f8dc c000 	ldr.w	ip, [ip]
 800962e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009632:	ea4c 0707 	orr.w	r7, ip, r7
 8009636:	f849 7b04 	str.w	r7, [r9], #4
 800963a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800963e:	40cf      	lsrs	r7, r1
 8009640:	e7da      	b.n	80095f8 <rshift+0x4c>
 8009642:	f851 cb04 	ldr.w	ip, [r1], #4
 8009646:	f847 cf04 	str.w	ip, [r7, #4]!
 800964a:	e7c3      	b.n	80095d4 <rshift+0x28>
 800964c:	4623      	mov	r3, r4
 800964e:	e7e1      	b.n	8009614 <rshift+0x68>

08009650 <__hexdig_fun>:
 8009650:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009654:	2b09      	cmp	r3, #9
 8009656:	d802      	bhi.n	800965e <__hexdig_fun+0xe>
 8009658:	3820      	subs	r0, #32
 800965a:	b2c0      	uxtb	r0, r0
 800965c:	4770      	bx	lr
 800965e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009662:	2b05      	cmp	r3, #5
 8009664:	d801      	bhi.n	800966a <__hexdig_fun+0x1a>
 8009666:	3847      	subs	r0, #71	@ 0x47
 8009668:	e7f7      	b.n	800965a <__hexdig_fun+0xa>
 800966a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800966e:	2b05      	cmp	r3, #5
 8009670:	d801      	bhi.n	8009676 <__hexdig_fun+0x26>
 8009672:	3827      	subs	r0, #39	@ 0x27
 8009674:	e7f1      	b.n	800965a <__hexdig_fun+0xa>
 8009676:	2000      	movs	r0, #0
 8009678:	4770      	bx	lr
	...

0800967c <__gethex>:
 800967c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009680:	b085      	sub	sp, #20
 8009682:	468a      	mov	sl, r1
 8009684:	9302      	str	r3, [sp, #8]
 8009686:	680b      	ldr	r3, [r1, #0]
 8009688:	9001      	str	r0, [sp, #4]
 800968a:	4690      	mov	r8, r2
 800968c:	1c9c      	adds	r4, r3, #2
 800968e:	46a1      	mov	r9, r4
 8009690:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009694:	2830      	cmp	r0, #48	@ 0x30
 8009696:	d0fa      	beq.n	800968e <__gethex+0x12>
 8009698:	eba9 0303 	sub.w	r3, r9, r3
 800969c:	f1a3 0b02 	sub.w	fp, r3, #2
 80096a0:	f7ff ffd6 	bl	8009650 <__hexdig_fun>
 80096a4:	4605      	mov	r5, r0
 80096a6:	2800      	cmp	r0, #0
 80096a8:	d168      	bne.n	800977c <__gethex+0x100>
 80096aa:	49a0      	ldr	r1, [pc, #640]	@ (800992c <__gethex+0x2b0>)
 80096ac:	2201      	movs	r2, #1
 80096ae:	4648      	mov	r0, r9
 80096b0:	f7ff f83b 	bl	800872a <strncmp>
 80096b4:	4607      	mov	r7, r0
 80096b6:	2800      	cmp	r0, #0
 80096b8:	d167      	bne.n	800978a <__gethex+0x10e>
 80096ba:	f899 0001 	ldrb.w	r0, [r9, #1]
 80096be:	4626      	mov	r6, r4
 80096c0:	f7ff ffc6 	bl	8009650 <__hexdig_fun>
 80096c4:	2800      	cmp	r0, #0
 80096c6:	d062      	beq.n	800978e <__gethex+0x112>
 80096c8:	4623      	mov	r3, r4
 80096ca:	7818      	ldrb	r0, [r3, #0]
 80096cc:	2830      	cmp	r0, #48	@ 0x30
 80096ce:	4699      	mov	r9, r3
 80096d0:	f103 0301 	add.w	r3, r3, #1
 80096d4:	d0f9      	beq.n	80096ca <__gethex+0x4e>
 80096d6:	f7ff ffbb 	bl	8009650 <__hexdig_fun>
 80096da:	fab0 f580 	clz	r5, r0
 80096de:	096d      	lsrs	r5, r5, #5
 80096e0:	f04f 0b01 	mov.w	fp, #1
 80096e4:	464a      	mov	r2, r9
 80096e6:	4616      	mov	r6, r2
 80096e8:	3201      	adds	r2, #1
 80096ea:	7830      	ldrb	r0, [r6, #0]
 80096ec:	f7ff ffb0 	bl	8009650 <__hexdig_fun>
 80096f0:	2800      	cmp	r0, #0
 80096f2:	d1f8      	bne.n	80096e6 <__gethex+0x6a>
 80096f4:	498d      	ldr	r1, [pc, #564]	@ (800992c <__gethex+0x2b0>)
 80096f6:	2201      	movs	r2, #1
 80096f8:	4630      	mov	r0, r6
 80096fa:	f7ff f816 	bl	800872a <strncmp>
 80096fe:	2800      	cmp	r0, #0
 8009700:	d13f      	bne.n	8009782 <__gethex+0x106>
 8009702:	b944      	cbnz	r4, 8009716 <__gethex+0x9a>
 8009704:	1c74      	adds	r4, r6, #1
 8009706:	4622      	mov	r2, r4
 8009708:	4616      	mov	r6, r2
 800970a:	3201      	adds	r2, #1
 800970c:	7830      	ldrb	r0, [r6, #0]
 800970e:	f7ff ff9f 	bl	8009650 <__hexdig_fun>
 8009712:	2800      	cmp	r0, #0
 8009714:	d1f8      	bne.n	8009708 <__gethex+0x8c>
 8009716:	1ba4      	subs	r4, r4, r6
 8009718:	00a7      	lsls	r7, r4, #2
 800971a:	7833      	ldrb	r3, [r6, #0]
 800971c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009720:	2b50      	cmp	r3, #80	@ 0x50
 8009722:	d13e      	bne.n	80097a2 <__gethex+0x126>
 8009724:	7873      	ldrb	r3, [r6, #1]
 8009726:	2b2b      	cmp	r3, #43	@ 0x2b
 8009728:	d033      	beq.n	8009792 <__gethex+0x116>
 800972a:	2b2d      	cmp	r3, #45	@ 0x2d
 800972c:	d034      	beq.n	8009798 <__gethex+0x11c>
 800972e:	1c71      	adds	r1, r6, #1
 8009730:	2400      	movs	r4, #0
 8009732:	7808      	ldrb	r0, [r1, #0]
 8009734:	f7ff ff8c 	bl	8009650 <__hexdig_fun>
 8009738:	1e43      	subs	r3, r0, #1
 800973a:	b2db      	uxtb	r3, r3
 800973c:	2b18      	cmp	r3, #24
 800973e:	d830      	bhi.n	80097a2 <__gethex+0x126>
 8009740:	f1a0 0210 	sub.w	r2, r0, #16
 8009744:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009748:	f7ff ff82 	bl	8009650 <__hexdig_fun>
 800974c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009750:	fa5f fc8c 	uxtb.w	ip, ip
 8009754:	f1bc 0f18 	cmp.w	ip, #24
 8009758:	f04f 030a 	mov.w	r3, #10
 800975c:	d91e      	bls.n	800979c <__gethex+0x120>
 800975e:	b104      	cbz	r4, 8009762 <__gethex+0xe6>
 8009760:	4252      	negs	r2, r2
 8009762:	4417      	add	r7, r2
 8009764:	f8ca 1000 	str.w	r1, [sl]
 8009768:	b1ed      	cbz	r5, 80097a6 <__gethex+0x12a>
 800976a:	f1bb 0f00 	cmp.w	fp, #0
 800976e:	bf0c      	ite	eq
 8009770:	2506      	moveq	r5, #6
 8009772:	2500      	movne	r5, #0
 8009774:	4628      	mov	r0, r5
 8009776:	b005      	add	sp, #20
 8009778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800977c:	2500      	movs	r5, #0
 800977e:	462c      	mov	r4, r5
 8009780:	e7b0      	b.n	80096e4 <__gethex+0x68>
 8009782:	2c00      	cmp	r4, #0
 8009784:	d1c7      	bne.n	8009716 <__gethex+0x9a>
 8009786:	4627      	mov	r7, r4
 8009788:	e7c7      	b.n	800971a <__gethex+0x9e>
 800978a:	464e      	mov	r6, r9
 800978c:	462f      	mov	r7, r5
 800978e:	2501      	movs	r5, #1
 8009790:	e7c3      	b.n	800971a <__gethex+0x9e>
 8009792:	2400      	movs	r4, #0
 8009794:	1cb1      	adds	r1, r6, #2
 8009796:	e7cc      	b.n	8009732 <__gethex+0xb6>
 8009798:	2401      	movs	r4, #1
 800979a:	e7fb      	b.n	8009794 <__gethex+0x118>
 800979c:	fb03 0002 	mla	r0, r3, r2, r0
 80097a0:	e7ce      	b.n	8009740 <__gethex+0xc4>
 80097a2:	4631      	mov	r1, r6
 80097a4:	e7de      	b.n	8009764 <__gethex+0xe8>
 80097a6:	eba6 0309 	sub.w	r3, r6, r9
 80097aa:	3b01      	subs	r3, #1
 80097ac:	4629      	mov	r1, r5
 80097ae:	2b07      	cmp	r3, #7
 80097b0:	dc0a      	bgt.n	80097c8 <__gethex+0x14c>
 80097b2:	9801      	ldr	r0, [sp, #4]
 80097b4:	f000 fafc 	bl	8009db0 <_Balloc>
 80097b8:	4604      	mov	r4, r0
 80097ba:	b940      	cbnz	r0, 80097ce <__gethex+0x152>
 80097bc:	4b5c      	ldr	r3, [pc, #368]	@ (8009930 <__gethex+0x2b4>)
 80097be:	4602      	mov	r2, r0
 80097c0:	21e4      	movs	r1, #228	@ 0xe4
 80097c2:	485c      	ldr	r0, [pc, #368]	@ (8009934 <__gethex+0x2b8>)
 80097c4:	f001 fc32 	bl	800b02c <__assert_func>
 80097c8:	3101      	adds	r1, #1
 80097ca:	105b      	asrs	r3, r3, #1
 80097cc:	e7ef      	b.n	80097ae <__gethex+0x132>
 80097ce:	f100 0a14 	add.w	sl, r0, #20
 80097d2:	2300      	movs	r3, #0
 80097d4:	4655      	mov	r5, sl
 80097d6:	469b      	mov	fp, r3
 80097d8:	45b1      	cmp	r9, r6
 80097da:	d337      	bcc.n	800984c <__gethex+0x1d0>
 80097dc:	f845 bb04 	str.w	fp, [r5], #4
 80097e0:	eba5 050a 	sub.w	r5, r5, sl
 80097e4:	10ad      	asrs	r5, r5, #2
 80097e6:	6125      	str	r5, [r4, #16]
 80097e8:	4658      	mov	r0, fp
 80097ea:	f000 fbd3 	bl	8009f94 <__hi0bits>
 80097ee:	016d      	lsls	r5, r5, #5
 80097f0:	f8d8 6000 	ldr.w	r6, [r8]
 80097f4:	1a2d      	subs	r5, r5, r0
 80097f6:	42b5      	cmp	r5, r6
 80097f8:	dd54      	ble.n	80098a4 <__gethex+0x228>
 80097fa:	1bad      	subs	r5, r5, r6
 80097fc:	4629      	mov	r1, r5
 80097fe:	4620      	mov	r0, r4
 8009800:	f000 ff67 	bl	800a6d2 <__any_on>
 8009804:	4681      	mov	r9, r0
 8009806:	b178      	cbz	r0, 8009828 <__gethex+0x1ac>
 8009808:	1e6b      	subs	r3, r5, #1
 800980a:	1159      	asrs	r1, r3, #5
 800980c:	f003 021f 	and.w	r2, r3, #31
 8009810:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009814:	f04f 0901 	mov.w	r9, #1
 8009818:	fa09 f202 	lsl.w	r2, r9, r2
 800981c:	420a      	tst	r2, r1
 800981e:	d003      	beq.n	8009828 <__gethex+0x1ac>
 8009820:	454b      	cmp	r3, r9
 8009822:	dc36      	bgt.n	8009892 <__gethex+0x216>
 8009824:	f04f 0902 	mov.w	r9, #2
 8009828:	4629      	mov	r1, r5
 800982a:	4620      	mov	r0, r4
 800982c:	f7ff febe 	bl	80095ac <rshift>
 8009830:	442f      	add	r7, r5
 8009832:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009836:	42bb      	cmp	r3, r7
 8009838:	da42      	bge.n	80098c0 <__gethex+0x244>
 800983a:	9801      	ldr	r0, [sp, #4]
 800983c:	4621      	mov	r1, r4
 800983e:	f000 faf7 	bl	8009e30 <_Bfree>
 8009842:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009844:	2300      	movs	r3, #0
 8009846:	6013      	str	r3, [r2, #0]
 8009848:	25a3      	movs	r5, #163	@ 0xa3
 800984a:	e793      	b.n	8009774 <__gethex+0xf8>
 800984c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009850:	2a2e      	cmp	r2, #46	@ 0x2e
 8009852:	d012      	beq.n	800987a <__gethex+0x1fe>
 8009854:	2b20      	cmp	r3, #32
 8009856:	d104      	bne.n	8009862 <__gethex+0x1e6>
 8009858:	f845 bb04 	str.w	fp, [r5], #4
 800985c:	f04f 0b00 	mov.w	fp, #0
 8009860:	465b      	mov	r3, fp
 8009862:	7830      	ldrb	r0, [r6, #0]
 8009864:	9303      	str	r3, [sp, #12]
 8009866:	f7ff fef3 	bl	8009650 <__hexdig_fun>
 800986a:	9b03      	ldr	r3, [sp, #12]
 800986c:	f000 000f 	and.w	r0, r0, #15
 8009870:	4098      	lsls	r0, r3
 8009872:	ea4b 0b00 	orr.w	fp, fp, r0
 8009876:	3304      	adds	r3, #4
 8009878:	e7ae      	b.n	80097d8 <__gethex+0x15c>
 800987a:	45b1      	cmp	r9, r6
 800987c:	d8ea      	bhi.n	8009854 <__gethex+0x1d8>
 800987e:	492b      	ldr	r1, [pc, #172]	@ (800992c <__gethex+0x2b0>)
 8009880:	9303      	str	r3, [sp, #12]
 8009882:	2201      	movs	r2, #1
 8009884:	4630      	mov	r0, r6
 8009886:	f7fe ff50 	bl	800872a <strncmp>
 800988a:	9b03      	ldr	r3, [sp, #12]
 800988c:	2800      	cmp	r0, #0
 800988e:	d1e1      	bne.n	8009854 <__gethex+0x1d8>
 8009890:	e7a2      	b.n	80097d8 <__gethex+0x15c>
 8009892:	1ea9      	subs	r1, r5, #2
 8009894:	4620      	mov	r0, r4
 8009896:	f000 ff1c 	bl	800a6d2 <__any_on>
 800989a:	2800      	cmp	r0, #0
 800989c:	d0c2      	beq.n	8009824 <__gethex+0x1a8>
 800989e:	f04f 0903 	mov.w	r9, #3
 80098a2:	e7c1      	b.n	8009828 <__gethex+0x1ac>
 80098a4:	da09      	bge.n	80098ba <__gethex+0x23e>
 80098a6:	1b75      	subs	r5, r6, r5
 80098a8:	4621      	mov	r1, r4
 80098aa:	9801      	ldr	r0, [sp, #4]
 80098ac:	462a      	mov	r2, r5
 80098ae:	f000 fcd7 	bl	800a260 <__lshift>
 80098b2:	1b7f      	subs	r7, r7, r5
 80098b4:	4604      	mov	r4, r0
 80098b6:	f100 0a14 	add.w	sl, r0, #20
 80098ba:	f04f 0900 	mov.w	r9, #0
 80098be:	e7b8      	b.n	8009832 <__gethex+0x1b6>
 80098c0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80098c4:	42bd      	cmp	r5, r7
 80098c6:	dd6f      	ble.n	80099a8 <__gethex+0x32c>
 80098c8:	1bed      	subs	r5, r5, r7
 80098ca:	42ae      	cmp	r6, r5
 80098cc:	dc34      	bgt.n	8009938 <__gethex+0x2bc>
 80098ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80098d2:	2b02      	cmp	r3, #2
 80098d4:	d022      	beq.n	800991c <__gethex+0x2a0>
 80098d6:	2b03      	cmp	r3, #3
 80098d8:	d024      	beq.n	8009924 <__gethex+0x2a8>
 80098da:	2b01      	cmp	r3, #1
 80098dc:	d115      	bne.n	800990a <__gethex+0x28e>
 80098de:	42ae      	cmp	r6, r5
 80098e0:	d113      	bne.n	800990a <__gethex+0x28e>
 80098e2:	2e01      	cmp	r6, #1
 80098e4:	d10b      	bne.n	80098fe <__gethex+0x282>
 80098e6:	9a02      	ldr	r2, [sp, #8]
 80098e8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80098ec:	6013      	str	r3, [r2, #0]
 80098ee:	2301      	movs	r3, #1
 80098f0:	6123      	str	r3, [r4, #16]
 80098f2:	f8ca 3000 	str.w	r3, [sl]
 80098f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098f8:	2562      	movs	r5, #98	@ 0x62
 80098fa:	601c      	str	r4, [r3, #0]
 80098fc:	e73a      	b.n	8009774 <__gethex+0xf8>
 80098fe:	1e71      	subs	r1, r6, #1
 8009900:	4620      	mov	r0, r4
 8009902:	f000 fee6 	bl	800a6d2 <__any_on>
 8009906:	2800      	cmp	r0, #0
 8009908:	d1ed      	bne.n	80098e6 <__gethex+0x26a>
 800990a:	9801      	ldr	r0, [sp, #4]
 800990c:	4621      	mov	r1, r4
 800990e:	f000 fa8f 	bl	8009e30 <_Bfree>
 8009912:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009914:	2300      	movs	r3, #0
 8009916:	6013      	str	r3, [r2, #0]
 8009918:	2550      	movs	r5, #80	@ 0x50
 800991a:	e72b      	b.n	8009774 <__gethex+0xf8>
 800991c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800991e:	2b00      	cmp	r3, #0
 8009920:	d1f3      	bne.n	800990a <__gethex+0x28e>
 8009922:	e7e0      	b.n	80098e6 <__gethex+0x26a>
 8009924:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009926:	2b00      	cmp	r3, #0
 8009928:	d1dd      	bne.n	80098e6 <__gethex+0x26a>
 800992a:	e7ee      	b.n	800990a <__gethex+0x28e>
 800992c:	0800b6f8 	.word	0x0800b6f8
 8009930:	0800b80d 	.word	0x0800b80d
 8009934:	0800b81e 	.word	0x0800b81e
 8009938:	1e6f      	subs	r7, r5, #1
 800993a:	f1b9 0f00 	cmp.w	r9, #0
 800993e:	d130      	bne.n	80099a2 <__gethex+0x326>
 8009940:	b127      	cbz	r7, 800994c <__gethex+0x2d0>
 8009942:	4639      	mov	r1, r7
 8009944:	4620      	mov	r0, r4
 8009946:	f000 fec4 	bl	800a6d2 <__any_on>
 800994a:	4681      	mov	r9, r0
 800994c:	117a      	asrs	r2, r7, #5
 800994e:	2301      	movs	r3, #1
 8009950:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009954:	f007 071f 	and.w	r7, r7, #31
 8009958:	40bb      	lsls	r3, r7
 800995a:	4213      	tst	r3, r2
 800995c:	4629      	mov	r1, r5
 800995e:	4620      	mov	r0, r4
 8009960:	bf18      	it	ne
 8009962:	f049 0902 	orrne.w	r9, r9, #2
 8009966:	f7ff fe21 	bl	80095ac <rshift>
 800996a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800996e:	1b76      	subs	r6, r6, r5
 8009970:	2502      	movs	r5, #2
 8009972:	f1b9 0f00 	cmp.w	r9, #0
 8009976:	d047      	beq.n	8009a08 <__gethex+0x38c>
 8009978:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800997c:	2b02      	cmp	r3, #2
 800997e:	d015      	beq.n	80099ac <__gethex+0x330>
 8009980:	2b03      	cmp	r3, #3
 8009982:	d017      	beq.n	80099b4 <__gethex+0x338>
 8009984:	2b01      	cmp	r3, #1
 8009986:	d109      	bne.n	800999c <__gethex+0x320>
 8009988:	f019 0f02 	tst.w	r9, #2
 800998c:	d006      	beq.n	800999c <__gethex+0x320>
 800998e:	f8da 3000 	ldr.w	r3, [sl]
 8009992:	ea49 0903 	orr.w	r9, r9, r3
 8009996:	f019 0f01 	tst.w	r9, #1
 800999a:	d10e      	bne.n	80099ba <__gethex+0x33e>
 800999c:	f045 0510 	orr.w	r5, r5, #16
 80099a0:	e032      	b.n	8009a08 <__gethex+0x38c>
 80099a2:	f04f 0901 	mov.w	r9, #1
 80099a6:	e7d1      	b.n	800994c <__gethex+0x2d0>
 80099a8:	2501      	movs	r5, #1
 80099aa:	e7e2      	b.n	8009972 <__gethex+0x2f6>
 80099ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099ae:	f1c3 0301 	rsb	r3, r3, #1
 80099b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80099b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d0f0      	beq.n	800999c <__gethex+0x320>
 80099ba:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80099be:	f104 0314 	add.w	r3, r4, #20
 80099c2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80099c6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80099ca:	f04f 0c00 	mov.w	ip, #0
 80099ce:	4618      	mov	r0, r3
 80099d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80099d4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80099d8:	d01b      	beq.n	8009a12 <__gethex+0x396>
 80099da:	3201      	adds	r2, #1
 80099dc:	6002      	str	r2, [r0, #0]
 80099de:	2d02      	cmp	r5, #2
 80099e0:	f104 0314 	add.w	r3, r4, #20
 80099e4:	d13c      	bne.n	8009a60 <__gethex+0x3e4>
 80099e6:	f8d8 2000 	ldr.w	r2, [r8]
 80099ea:	3a01      	subs	r2, #1
 80099ec:	42b2      	cmp	r2, r6
 80099ee:	d109      	bne.n	8009a04 <__gethex+0x388>
 80099f0:	1171      	asrs	r1, r6, #5
 80099f2:	2201      	movs	r2, #1
 80099f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80099f8:	f006 061f 	and.w	r6, r6, #31
 80099fc:	fa02 f606 	lsl.w	r6, r2, r6
 8009a00:	421e      	tst	r6, r3
 8009a02:	d13a      	bne.n	8009a7a <__gethex+0x3fe>
 8009a04:	f045 0520 	orr.w	r5, r5, #32
 8009a08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a0a:	601c      	str	r4, [r3, #0]
 8009a0c:	9b02      	ldr	r3, [sp, #8]
 8009a0e:	601f      	str	r7, [r3, #0]
 8009a10:	e6b0      	b.n	8009774 <__gethex+0xf8>
 8009a12:	4299      	cmp	r1, r3
 8009a14:	f843 cc04 	str.w	ip, [r3, #-4]
 8009a18:	d8d9      	bhi.n	80099ce <__gethex+0x352>
 8009a1a:	68a3      	ldr	r3, [r4, #8]
 8009a1c:	459b      	cmp	fp, r3
 8009a1e:	db17      	blt.n	8009a50 <__gethex+0x3d4>
 8009a20:	6861      	ldr	r1, [r4, #4]
 8009a22:	9801      	ldr	r0, [sp, #4]
 8009a24:	3101      	adds	r1, #1
 8009a26:	f000 f9c3 	bl	8009db0 <_Balloc>
 8009a2a:	4681      	mov	r9, r0
 8009a2c:	b918      	cbnz	r0, 8009a36 <__gethex+0x3ba>
 8009a2e:	4b1a      	ldr	r3, [pc, #104]	@ (8009a98 <__gethex+0x41c>)
 8009a30:	4602      	mov	r2, r0
 8009a32:	2184      	movs	r1, #132	@ 0x84
 8009a34:	e6c5      	b.n	80097c2 <__gethex+0x146>
 8009a36:	6922      	ldr	r2, [r4, #16]
 8009a38:	3202      	adds	r2, #2
 8009a3a:	f104 010c 	add.w	r1, r4, #12
 8009a3e:	0092      	lsls	r2, r2, #2
 8009a40:	300c      	adds	r0, #12
 8009a42:	f7fe fefc 	bl	800883e <memcpy>
 8009a46:	4621      	mov	r1, r4
 8009a48:	9801      	ldr	r0, [sp, #4]
 8009a4a:	f000 f9f1 	bl	8009e30 <_Bfree>
 8009a4e:	464c      	mov	r4, r9
 8009a50:	6923      	ldr	r3, [r4, #16]
 8009a52:	1c5a      	adds	r2, r3, #1
 8009a54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009a58:	6122      	str	r2, [r4, #16]
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	615a      	str	r2, [r3, #20]
 8009a5e:	e7be      	b.n	80099de <__gethex+0x362>
 8009a60:	6922      	ldr	r2, [r4, #16]
 8009a62:	455a      	cmp	r2, fp
 8009a64:	dd0b      	ble.n	8009a7e <__gethex+0x402>
 8009a66:	2101      	movs	r1, #1
 8009a68:	4620      	mov	r0, r4
 8009a6a:	f7ff fd9f 	bl	80095ac <rshift>
 8009a6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009a72:	3701      	adds	r7, #1
 8009a74:	42bb      	cmp	r3, r7
 8009a76:	f6ff aee0 	blt.w	800983a <__gethex+0x1be>
 8009a7a:	2501      	movs	r5, #1
 8009a7c:	e7c2      	b.n	8009a04 <__gethex+0x388>
 8009a7e:	f016 061f 	ands.w	r6, r6, #31
 8009a82:	d0fa      	beq.n	8009a7a <__gethex+0x3fe>
 8009a84:	4453      	add	r3, sl
 8009a86:	f1c6 0620 	rsb	r6, r6, #32
 8009a8a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009a8e:	f000 fa81 	bl	8009f94 <__hi0bits>
 8009a92:	42b0      	cmp	r0, r6
 8009a94:	dbe7      	blt.n	8009a66 <__gethex+0x3ea>
 8009a96:	e7f0      	b.n	8009a7a <__gethex+0x3fe>
 8009a98:	0800b80d 	.word	0x0800b80d

08009a9c <L_shift>:
 8009a9c:	f1c2 0208 	rsb	r2, r2, #8
 8009aa0:	0092      	lsls	r2, r2, #2
 8009aa2:	b570      	push	{r4, r5, r6, lr}
 8009aa4:	f1c2 0620 	rsb	r6, r2, #32
 8009aa8:	6843      	ldr	r3, [r0, #4]
 8009aaa:	6804      	ldr	r4, [r0, #0]
 8009aac:	fa03 f506 	lsl.w	r5, r3, r6
 8009ab0:	432c      	orrs	r4, r5
 8009ab2:	40d3      	lsrs	r3, r2
 8009ab4:	6004      	str	r4, [r0, #0]
 8009ab6:	f840 3f04 	str.w	r3, [r0, #4]!
 8009aba:	4288      	cmp	r0, r1
 8009abc:	d3f4      	bcc.n	8009aa8 <L_shift+0xc>
 8009abe:	bd70      	pop	{r4, r5, r6, pc}

08009ac0 <__match>:
 8009ac0:	b530      	push	{r4, r5, lr}
 8009ac2:	6803      	ldr	r3, [r0, #0]
 8009ac4:	3301      	adds	r3, #1
 8009ac6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009aca:	b914      	cbnz	r4, 8009ad2 <__match+0x12>
 8009acc:	6003      	str	r3, [r0, #0]
 8009ace:	2001      	movs	r0, #1
 8009ad0:	bd30      	pop	{r4, r5, pc}
 8009ad2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ad6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009ada:	2d19      	cmp	r5, #25
 8009adc:	bf98      	it	ls
 8009ade:	3220      	addls	r2, #32
 8009ae0:	42a2      	cmp	r2, r4
 8009ae2:	d0f0      	beq.n	8009ac6 <__match+0x6>
 8009ae4:	2000      	movs	r0, #0
 8009ae6:	e7f3      	b.n	8009ad0 <__match+0x10>

08009ae8 <__hexnan>:
 8009ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aec:	680b      	ldr	r3, [r1, #0]
 8009aee:	6801      	ldr	r1, [r0, #0]
 8009af0:	115e      	asrs	r6, r3, #5
 8009af2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009af6:	f013 031f 	ands.w	r3, r3, #31
 8009afa:	b087      	sub	sp, #28
 8009afc:	bf18      	it	ne
 8009afe:	3604      	addne	r6, #4
 8009b00:	2500      	movs	r5, #0
 8009b02:	1f37      	subs	r7, r6, #4
 8009b04:	4682      	mov	sl, r0
 8009b06:	4690      	mov	r8, r2
 8009b08:	9301      	str	r3, [sp, #4]
 8009b0a:	f846 5c04 	str.w	r5, [r6, #-4]
 8009b0e:	46b9      	mov	r9, r7
 8009b10:	463c      	mov	r4, r7
 8009b12:	9502      	str	r5, [sp, #8]
 8009b14:	46ab      	mov	fp, r5
 8009b16:	784a      	ldrb	r2, [r1, #1]
 8009b18:	1c4b      	adds	r3, r1, #1
 8009b1a:	9303      	str	r3, [sp, #12]
 8009b1c:	b342      	cbz	r2, 8009b70 <__hexnan+0x88>
 8009b1e:	4610      	mov	r0, r2
 8009b20:	9105      	str	r1, [sp, #20]
 8009b22:	9204      	str	r2, [sp, #16]
 8009b24:	f7ff fd94 	bl	8009650 <__hexdig_fun>
 8009b28:	2800      	cmp	r0, #0
 8009b2a:	d151      	bne.n	8009bd0 <__hexnan+0xe8>
 8009b2c:	9a04      	ldr	r2, [sp, #16]
 8009b2e:	9905      	ldr	r1, [sp, #20]
 8009b30:	2a20      	cmp	r2, #32
 8009b32:	d818      	bhi.n	8009b66 <__hexnan+0x7e>
 8009b34:	9b02      	ldr	r3, [sp, #8]
 8009b36:	459b      	cmp	fp, r3
 8009b38:	dd13      	ble.n	8009b62 <__hexnan+0x7a>
 8009b3a:	454c      	cmp	r4, r9
 8009b3c:	d206      	bcs.n	8009b4c <__hexnan+0x64>
 8009b3e:	2d07      	cmp	r5, #7
 8009b40:	dc04      	bgt.n	8009b4c <__hexnan+0x64>
 8009b42:	462a      	mov	r2, r5
 8009b44:	4649      	mov	r1, r9
 8009b46:	4620      	mov	r0, r4
 8009b48:	f7ff ffa8 	bl	8009a9c <L_shift>
 8009b4c:	4544      	cmp	r4, r8
 8009b4e:	d952      	bls.n	8009bf6 <__hexnan+0x10e>
 8009b50:	2300      	movs	r3, #0
 8009b52:	f1a4 0904 	sub.w	r9, r4, #4
 8009b56:	f844 3c04 	str.w	r3, [r4, #-4]
 8009b5a:	f8cd b008 	str.w	fp, [sp, #8]
 8009b5e:	464c      	mov	r4, r9
 8009b60:	461d      	mov	r5, r3
 8009b62:	9903      	ldr	r1, [sp, #12]
 8009b64:	e7d7      	b.n	8009b16 <__hexnan+0x2e>
 8009b66:	2a29      	cmp	r2, #41	@ 0x29
 8009b68:	d157      	bne.n	8009c1a <__hexnan+0x132>
 8009b6a:	3102      	adds	r1, #2
 8009b6c:	f8ca 1000 	str.w	r1, [sl]
 8009b70:	f1bb 0f00 	cmp.w	fp, #0
 8009b74:	d051      	beq.n	8009c1a <__hexnan+0x132>
 8009b76:	454c      	cmp	r4, r9
 8009b78:	d206      	bcs.n	8009b88 <__hexnan+0xa0>
 8009b7a:	2d07      	cmp	r5, #7
 8009b7c:	dc04      	bgt.n	8009b88 <__hexnan+0xa0>
 8009b7e:	462a      	mov	r2, r5
 8009b80:	4649      	mov	r1, r9
 8009b82:	4620      	mov	r0, r4
 8009b84:	f7ff ff8a 	bl	8009a9c <L_shift>
 8009b88:	4544      	cmp	r4, r8
 8009b8a:	d936      	bls.n	8009bfa <__hexnan+0x112>
 8009b8c:	f1a8 0204 	sub.w	r2, r8, #4
 8009b90:	4623      	mov	r3, r4
 8009b92:	f853 1b04 	ldr.w	r1, [r3], #4
 8009b96:	f842 1f04 	str.w	r1, [r2, #4]!
 8009b9a:	429f      	cmp	r7, r3
 8009b9c:	d2f9      	bcs.n	8009b92 <__hexnan+0xaa>
 8009b9e:	1b3b      	subs	r3, r7, r4
 8009ba0:	f023 0303 	bic.w	r3, r3, #3
 8009ba4:	3304      	adds	r3, #4
 8009ba6:	3401      	adds	r4, #1
 8009ba8:	3e03      	subs	r6, #3
 8009baa:	42b4      	cmp	r4, r6
 8009bac:	bf88      	it	hi
 8009bae:	2304      	movhi	r3, #4
 8009bb0:	4443      	add	r3, r8
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	f843 2b04 	str.w	r2, [r3], #4
 8009bb8:	429f      	cmp	r7, r3
 8009bba:	d2fb      	bcs.n	8009bb4 <__hexnan+0xcc>
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	b91b      	cbnz	r3, 8009bc8 <__hexnan+0xe0>
 8009bc0:	4547      	cmp	r7, r8
 8009bc2:	d128      	bne.n	8009c16 <__hexnan+0x12e>
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	603b      	str	r3, [r7, #0]
 8009bc8:	2005      	movs	r0, #5
 8009bca:	b007      	add	sp, #28
 8009bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bd0:	3501      	adds	r5, #1
 8009bd2:	2d08      	cmp	r5, #8
 8009bd4:	f10b 0b01 	add.w	fp, fp, #1
 8009bd8:	dd06      	ble.n	8009be8 <__hexnan+0x100>
 8009bda:	4544      	cmp	r4, r8
 8009bdc:	d9c1      	bls.n	8009b62 <__hexnan+0x7a>
 8009bde:	2300      	movs	r3, #0
 8009be0:	f844 3c04 	str.w	r3, [r4, #-4]
 8009be4:	2501      	movs	r5, #1
 8009be6:	3c04      	subs	r4, #4
 8009be8:	6822      	ldr	r2, [r4, #0]
 8009bea:	f000 000f 	and.w	r0, r0, #15
 8009bee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009bf2:	6020      	str	r0, [r4, #0]
 8009bf4:	e7b5      	b.n	8009b62 <__hexnan+0x7a>
 8009bf6:	2508      	movs	r5, #8
 8009bf8:	e7b3      	b.n	8009b62 <__hexnan+0x7a>
 8009bfa:	9b01      	ldr	r3, [sp, #4]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d0dd      	beq.n	8009bbc <__hexnan+0xd4>
 8009c00:	f1c3 0320 	rsb	r3, r3, #32
 8009c04:	f04f 32ff 	mov.w	r2, #4294967295
 8009c08:	40da      	lsrs	r2, r3
 8009c0a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009c0e:	4013      	ands	r3, r2
 8009c10:	f846 3c04 	str.w	r3, [r6, #-4]
 8009c14:	e7d2      	b.n	8009bbc <__hexnan+0xd4>
 8009c16:	3f04      	subs	r7, #4
 8009c18:	e7d0      	b.n	8009bbc <__hexnan+0xd4>
 8009c1a:	2004      	movs	r0, #4
 8009c1c:	e7d5      	b.n	8009bca <__hexnan+0xe2>
	...

08009c20 <malloc>:
 8009c20:	4b02      	ldr	r3, [pc, #8]	@ (8009c2c <malloc+0xc>)
 8009c22:	4601      	mov	r1, r0
 8009c24:	6818      	ldr	r0, [r3, #0]
 8009c26:	f000 b825 	b.w	8009c74 <_malloc_r>
 8009c2a:	bf00      	nop
 8009c2c:	200001a8 	.word	0x200001a8

08009c30 <sbrk_aligned>:
 8009c30:	b570      	push	{r4, r5, r6, lr}
 8009c32:	4e0f      	ldr	r6, [pc, #60]	@ (8009c70 <sbrk_aligned+0x40>)
 8009c34:	460c      	mov	r4, r1
 8009c36:	6831      	ldr	r1, [r6, #0]
 8009c38:	4605      	mov	r5, r0
 8009c3a:	b911      	cbnz	r1, 8009c42 <sbrk_aligned+0x12>
 8009c3c:	f001 f9e6 	bl	800b00c <_sbrk_r>
 8009c40:	6030      	str	r0, [r6, #0]
 8009c42:	4621      	mov	r1, r4
 8009c44:	4628      	mov	r0, r5
 8009c46:	f001 f9e1 	bl	800b00c <_sbrk_r>
 8009c4a:	1c43      	adds	r3, r0, #1
 8009c4c:	d103      	bne.n	8009c56 <sbrk_aligned+0x26>
 8009c4e:	f04f 34ff 	mov.w	r4, #4294967295
 8009c52:	4620      	mov	r0, r4
 8009c54:	bd70      	pop	{r4, r5, r6, pc}
 8009c56:	1cc4      	adds	r4, r0, #3
 8009c58:	f024 0403 	bic.w	r4, r4, #3
 8009c5c:	42a0      	cmp	r0, r4
 8009c5e:	d0f8      	beq.n	8009c52 <sbrk_aligned+0x22>
 8009c60:	1a21      	subs	r1, r4, r0
 8009c62:	4628      	mov	r0, r5
 8009c64:	f001 f9d2 	bl	800b00c <_sbrk_r>
 8009c68:	3001      	adds	r0, #1
 8009c6a:	d1f2      	bne.n	8009c52 <sbrk_aligned+0x22>
 8009c6c:	e7ef      	b.n	8009c4e <sbrk_aligned+0x1e>
 8009c6e:	bf00      	nop
 8009c70:	20000770 	.word	0x20000770

08009c74 <_malloc_r>:
 8009c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c78:	1ccd      	adds	r5, r1, #3
 8009c7a:	f025 0503 	bic.w	r5, r5, #3
 8009c7e:	3508      	adds	r5, #8
 8009c80:	2d0c      	cmp	r5, #12
 8009c82:	bf38      	it	cc
 8009c84:	250c      	movcc	r5, #12
 8009c86:	2d00      	cmp	r5, #0
 8009c88:	4606      	mov	r6, r0
 8009c8a:	db01      	blt.n	8009c90 <_malloc_r+0x1c>
 8009c8c:	42a9      	cmp	r1, r5
 8009c8e:	d904      	bls.n	8009c9a <_malloc_r+0x26>
 8009c90:	230c      	movs	r3, #12
 8009c92:	6033      	str	r3, [r6, #0]
 8009c94:	2000      	movs	r0, #0
 8009c96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009d70 <_malloc_r+0xfc>
 8009c9e:	f000 f87b 	bl	8009d98 <__malloc_lock>
 8009ca2:	f8d8 3000 	ldr.w	r3, [r8]
 8009ca6:	461c      	mov	r4, r3
 8009ca8:	bb44      	cbnz	r4, 8009cfc <_malloc_r+0x88>
 8009caa:	4629      	mov	r1, r5
 8009cac:	4630      	mov	r0, r6
 8009cae:	f7ff ffbf 	bl	8009c30 <sbrk_aligned>
 8009cb2:	1c43      	adds	r3, r0, #1
 8009cb4:	4604      	mov	r4, r0
 8009cb6:	d158      	bne.n	8009d6a <_malloc_r+0xf6>
 8009cb8:	f8d8 4000 	ldr.w	r4, [r8]
 8009cbc:	4627      	mov	r7, r4
 8009cbe:	2f00      	cmp	r7, #0
 8009cc0:	d143      	bne.n	8009d4a <_malloc_r+0xd6>
 8009cc2:	2c00      	cmp	r4, #0
 8009cc4:	d04b      	beq.n	8009d5e <_malloc_r+0xea>
 8009cc6:	6823      	ldr	r3, [r4, #0]
 8009cc8:	4639      	mov	r1, r7
 8009cca:	4630      	mov	r0, r6
 8009ccc:	eb04 0903 	add.w	r9, r4, r3
 8009cd0:	f001 f99c 	bl	800b00c <_sbrk_r>
 8009cd4:	4581      	cmp	r9, r0
 8009cd6:	d142      	bne.n	8009d5e <_malloc_r+0xea>
 8009cd8:	6821      	ldr	r1, [r4, #0]
 8009cda:	1a6d      	subs	r5, r5, r1
 8009cdc:	4629      	mov	r1, r5
 8009cde:	4630      	mov	r0, r6
 8009ce0:	f7ff ffa6 	bl	8009c30 <sbrk_aligned>
 8009ce4:	3001      	adds	r0, #1
 8009ce6:	d03a      	beq.n	8009d5e <_malloc_r+0xea>
 8009ce8:	6823      	ldr	r3, [r4, #0]
 8009cea:	442b      	add	r3, r5
 8009cec:	6023      	str	r3, [r4, #0]
 8009cee:	f8d8 3000 	ldr.w	r3, [r8]
 8009cf2:	685a      	ldr	r2, [r3, #4]
 8009cf4:	bb62      	cbnz	r2, 8009d50 <_malloc_r+0xdc>
 8009cf6:	f8c8 7000 	str.w	r7, [r8]
 8009cfa:	e00f      	b.n	8009d1c <_malloc_r+0xa8>
 8009cfc:	6822      	ldr	r2, [r4, #0]
 8009cfe:	1b52      	subs	r2, r2, r5
 8009d00:	d420      	bmi.n	8009d44 <_malloc_r+0xd0>
 8009d02:	2a0b      	cmp	r2, #11
 8009d04:	d917      	bls.n	8009d36 <_malloc_r+0xc2>
 8009d06:	1961      	adds	r1, r4, r5
 8009d08:	42a3      	cmp	r3, r4
 8009d0a:	6025      	str	r5, [r4, #0]
 8009d0c:	bf18      	it	ne
 8009d0e:	6059      	strne	r1, [r3, #4]
 8009d10:	6863      	ldr	r3, [r4, #4]
 8009d12:	bf08      	it	eq
 8009d14:	f8c8 1000 	streq.w	r1, [r8]
 8009d18:	5162      	str	r2, [r4, r5]
 8009d1a:	604b      	str	r3, [r1, #4]
 8009d1c:	4630      	mov	r0, r6
 8009d1e:	f000 f841 	bl	8009da4 <__malloc_unlock>
 8009d22:	f104 000b 	add.w	r0, r4, #11
 8009d26:	1d23      	adds	r3, r4, #4
 8009d28:	f020 0007 	bic.w	r0, r0, #7
 8009d2c:	1ac2      	subs	r2, r0, r3
 8009d2e:	bf1c      	itt	ne
 8009d30:	1a1b      	subne	r3, r3, r0
 8009d32:	50a3      	strne	r3, [r4, r2]
 8009d34:	e7af      	b.n	8009c96 <_malloc_r+0x22>
 8009d36:	6862      	ldr	r2, [r4, #4]
 8009d38:	42a3      	cmp	r3, r4
 8009d3a:	bf0c      	ite	eq
 8009d3c:	f8c8 2000 	streq.w	r2, [r8]
 8009d40:	605a      	strne	r2, [r3, #4]
 8009d42:	e7eb      	b.n	8009d1c <_malloc_r+0xa8>
 8009d44:	4623      	mov	r3, r4
 8009d46:	6864      	ldr	r4, [r4, #4]
 8009d48:	e7ae      	b.n	8009ca8 <_malloc_r+0x34>
 8009d4a:	463c      	mov	r4, r7
 8009d4c:	687f      	ldr	r7, [r7, #4]
 8009d4e:	e7b6      	b.n	8009cbe <_malloc_r+0x4a>
 8009d50:	461a      	mov	r2, r3
 8009d52:	685b      	ldr	r3, [r3, #4]
 8009d54:	42a3      	cmp	r3, r4
 8009d56:	d1fb      	bne.n	8009d50 <_malloc_r+0xdc>
 8009d58:	2300      	movs	r3, #0
 8009d5a:	6053      	str	r3, [r2, #4]
 8009d5c:	e7de      	b.n	8009d1c <_malloc_r+0xa8>
 8009d5e:	230c      	movs	r3, #12
 8009d60:	6033      	str	r3, [r6, #0]
 8009d62:	4630      	mov	r0, r6
 8009d64:	f000 f81e 	bl	8009da4 <__malloc_unlock>
 8009d68:	e794      	b.n	8009c94 <_malloc_r+0x20>
 8009d6a:	6005      	str	r5, [r0, #0]
 8009d6c:	e7d6      	b.n	8009d1c <_malloc_r+0xa8>
 8009d6e:	bf00      	nop
 8009d70:	20000774 	.word	0x20000774

08009d74 <__ascii_mbtowc>:
 8009d74:	b082      	sub	sp, #8
 8009d76:	b901      	cbnz	r1, 8009d7a <__ascii_mbtowc+0x6>
 8009d78:	a901      	add	r1, sp, #4
 8009d7a:	b142      	cbz	r2, 8009d8e <__ascii_mbtowc+0x1a>
 8009d7c:	b14b      	cbz	r3, 8009d92 <__ascii_mbtowc+0x1e>
 8009d7e:	7813      	ldrb	r3, [r2, #0]
 8009d80:	600b      	str	r3, [r1, #0]
 8009d82:	7812      	ldrb	r2, [r2, #0]
 8009d84:	1e10      	subs	r0, r2, #0
 8009d86:	bf18      	it	ne
 8009d88:	2001      	movne	r0, #1
 8009d8a:	b002      	add	sp, #8
 8009d8c:	4770      	bx	lr
 8009d8e:	4610      	mov	r0, r2
 8009d90:	e7fb      	b.n	8009d8a <__ascii_mbtowc+0x16>
 8009d92:	f06f 0001 	mvn.w	r0, #1
 8009d96:	e7f8      	b.n	8009d8a <__ascii_mbtowc+0x16>

08009d98 <__malloc_lock>:
 8009d98:	4801      	ldr	r0, [pc, #4]	@ (8009da0 <__malloc_lock+0x8>)
 8009d9a:	f7fe bd4e 	b.w	800883a <__retarget_lock_acquire_recursive>
 8009d9e:	bf00      	nop
 8009da0:	2000076c 	.word	0x2000076c

08009da4 <__malloc_unlock>:
 8009da4:	4801      	ldr	r0, [pc, #4]	@ (8009dac <__malloc_unlock+0x8>)
 8009da6:	f7fe bd49 	b.w	800883c <__retarget_lock_release_recursive>
 8009daa:	bf00      	nop
 8009dac:	2000076c 	.word	0x2000076c

08009db0 <_Balloc>:
 8009db0:	b570      	push	{r4, r5, r6, lr}
 8009db2:	69c6      	ldr	r6, [r0, #28]
 8009db4:	4604      	mov	r4, r0
 8009db6:	460d      	mov	r5, r1
 8009db8:	b976      	cbnz	r6, 8009dd8 <_Balloc+0x28>
 8009dba:	2010      	movs	r0, #16
 8009dbc:	f7ff ff30 	bl	8009c20 <malloc>
 8009dc0:	4602      	mov	r2, r0
 8009dc2:	61e0      	str	r0, [r4, #28]
 8009dc4:	b920      	cbnz	r0, 8009dd0 <_Balloc+0x20>
 8009dc6:	4b18      	ldr	r3, [pc, #96]	@ (8009e28 <_Balloc+0x78>)
 8009dc8:	4818      	ldr	r0, [pc, #96]	@ (8009e2c <_Balloc+0x7c>)
 8009dca:	216b      	movs	r1, #107	@ 0x6b
 8009dcc:	f001 f92e 	bl	800b02c <__assert_func>
 8009dd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009dd4:	6006      	str	r6, [r0, #0]
 8009dd6:	60c6      	str	r6, [r0, #12]
 8009dd8:	69e6      	ldr	r6, [r4, #28]
 8009dda:	68f3      	ldr	r3, [r6, #12]
 8009ddc:	b183      	cbz	r3, 8009e00 <_Balloc+0x50>
 8009dde:	69e3      	ldr	r3, [r4, #28]
 8009de0:	68db      	ldr	r3, [r3, #12]
 8009de2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009de6:	b9b8      	cbnz	r0, 8009e18 <_Balloc+0x68>
 8009de8:	2101      	movs	r1, #1
 8009dea:	fa01 f605 	lsl.w	r6, r1, r5
 8009dee:	1d72      	adds	r2, r6, #5
 8009df0:	0092      	lsls	r2, r2, #2
 8009df2:	4620      	mov	r0, r4
 8009df4:	f001 f938 	bl	800b068 <_calloc_r>
 8009df8:	b160      	cbz	r0, 8009e14 <_Balloc+0x64>
 8009dfa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009dfe:	e00e      	b.n	8009e1e <_Balloc+0x6e>
 8009e00:	2221      	movs	r2, #33	@ 0x21
 8009e02:	2104      	movs	r1, #4
 8009e04:	4620      	mov	r0, r4
 8009e06:	f001 f92f 	bl	800b068 <_calloc_r>
 8009e0a:	69e3      	ldr	r3, [r4, #28]
 8009e0c:	60f0      	str	r0, [r6, #12]
 8009e0e:	68db      	ldr	r3, [r3, #12]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d1e4      	bne.n	8009dde <_Balloc+0x2e>
 8009e14:	2000      	movs	r0, #0
 8009e16:	bd70      	pop	{r4, r5, r6, pc}
 8009e18:	6802      	ldr	r2, [r0, #0]
 8009e1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009e1e:	2300      	movs	r3, #0
 8009e20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009e24:	e7f7      	b.n	8009e16 <_Balloc+0x66>
 8009e26:	bf00      	nop
 8009e28:	0800b79e 	.word	0x0800b79e
 8009e2c:	0800b87e 	.word	0x0800b87e

08009e30 <_Bfree>:
 8009e30:	b570      	push	{r4, r5, r6, lr}
 8009e32:	69c6      	ldr	r6, [r0, #28]
 8009e34:	4605      	mov	r5, r0
 8009e36:	460c      	mov	r4, r1
 8009e38:	b976      	cbnz	r6, 8009e58 <_Bfree+0x28>
 8009e3a:	2010      	movs	r0, #16
 8009e3c:	f7ff fef0 	bl	8009c20 <malloc>
 8009e40:	4602      	mov	r2, r0
 8009e42:	61e8      	str	r0, [r5, #28]
 8009e44:	b920      	cbnz	r0, 8009e50 <_Bfree+0x20>
 8009e46:	4b09      	ldr	r3, [pc, #36]	@ (8009e6c <_Bfree+0x3c>)
 8009e48:	4809      	ldr	r0, [pc, #36]	@ (8009e70 <_Bfree+0x40>)
 8009e4a:	218f      	movs	r1, #143	@ 0x8f
 8009e4c:	f001 f8ee 	bl	800b02c <__assert_func>
 8009e50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e54:	6006      	str	r6, [r0, #0]
 8009e56:	60c6      	str	r6, [r0, #12]
 8009e58:	b13c      	cbz	r4, 8009e6a <_Bfree+0x3a>
 8009e5a:	69eb      	ldr	r3, [r5, #28]
 8009e5c:	6862      	ldr	r2, [r4, #4]
 8009e5e:	68db      	ldr	r3, [r3, #12]
 8009e60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009e64:	6021      	str	r1, [r4, #0]
 8009e66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009e6a:	bd70      	pop	{r4, r5, r6, pc}
 8009e6c:	0800b79e 	.word	0x0800b79e
 8009e70:	0800b87e 	.word	0x0800b87e

08009e74 <__multadd>:
 8009e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e78:	690d      	ldr	r5, [r1, #16]
 8009e7a:	4607      	mov	r7, r0
 8009e7c:	460c      	mov	r4, r1
 8009e7e:	461e      	mov	r6, r3
 8009e80:	f101 0c14 	add.w	ip, r1, #20
 8009e84:	2000      	movs	r0, #0
 8009e86:	f8dc 3000 	ldr.w	r3, [ip]
 8009e8a:	b299      	uxth	r1, r3
 8009e8c:	fb02 6101 	mla	r1, r2, r1, r6
 8009e90:	0c1e      	lsrs	r6, r3, #16
 8009e92:	0c0b      	lsrs	r3, r1, #16
 8009e94:	fb02 3306 	mla	r3, r2, r6, r3
 8009e98:	b289      	uxth	r1, r1
 8009e9a:	3001      	adds	r0, #1
 8009e9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009ea0:	4285      	cmp	r5, r0
 8009ea2:	f84c 1b04 	str.w	r1, [ip], #4
 8009ea6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009eaa:	dcec      	bgt.n	8009e86 <__multadd+0x12>
 8009eac:	b30e      	cbz	r6, 8009ef2 <__multadd+0x7e>
 8009eae:	68a3      	ldr	r3, [r4, #8]
 8009eb0:	42ab      	cmp	r3, r5
 8009eb2:	dc19      	bgt.n	8009ee8 <__multadd+0x74>
 8009eb4:	6861      	ldr	r1, [r4, #4]
 8009eb6:	4638      	mov	r0, r7
 8009eb8:	3101      	adds	r1, #1
 8009eba:	f7ff ff79 	bl	8009db0 <_Balloc>
 8009ebe:	4680      	mov	r8, r0
 8009ec0:	b928      	cbnz	r0, 8009ece <__multadd+0x5a>
 8009ec2:	4602      	mov	r2, r0
 8009ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8009ef8 <__multadd+0x84>)
 8009ec6:	480d      	ldr	r0, [pc, #52]	@ (8009efc <__multadd+0x88>)
 8009ec8:	21ba      	movs	r1, #186	@ 0xba
 8009eca:	f001 f8af 	bl	800b02c <__assert_func>
 8009ece:	6922      	ldr	r2, [r4, #16]
 8009ed0:	3202      	adds	r2, #2
 8009ed2:	f104 010c 	add.w	r1, r4, #12
 8009ed6:	0092      	lsls	r2, r2, #2
 8009ed8:	300c      	adds	r0, #12
 8009eda:	f7fe fcb0 	bl	800883e <memcpy>
 8009ede:	4621      	mov	r1, r4
 8009ee0:	4638      	mov	r0, r7
 8009ee2:	f7ff ffa5 	bl	8009e30 <_Bfree>
 8009ee6:	4644      	mov	r4, r8
 8009ee8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009eec:	3501      	adds	r5, #1
 8009eee:	615e      	str	r6, [r3, #20]
 8009ef0:	6125      	str	r5, [r4, #16]
 8009ef2:	4620      	mov	r0, r4
 8009ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ef8:	0800b80d 	.word	0x0800b80d
 8009efc:	0800b87e 	.word	0x0800b87e

08009f00 <__s2b>:
 8009f00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f04:	460c      	mov	r4, r1
 8009f06:	4615      	mov	r5, r2
 8009f08:	461f      	mov	r7, r3
 8009f0a:	2209      	movs	r2, #9
 8009f0c:	3308      	adds	r3, #8
 8009f0e:	4606      	mov	r6, r0
 8009f10:	fb93 f3f2 	sdiv	r3, r3, r2
 8009f14:	2100      	movs	r1, #0
 8009f16:	2201      	movs	r2, #1
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	db09      	blt.n	8009f30 <__s2b+0x30>
 8009f1c:	4630      	mov	r0, r6
 8009f1e:	f7ff ff47 	bl	8009db0 <_Balloc>
 8009f22:	b940      	cbnz	r0, 8009f36 <__s2b+0x36>
 8009f24:	4602      	mov	r2, r0
 8009f26:	4b19      	ldr	r3, [pc, #100]	@ (8009f8c <__s2b+0x8c>)
 8009f28:	4819      	ldr	r0, [pc, #100]	@ (8009f90 <__s2b+0x90>)
 8009f2a:	21d3      	movs	r1, #211	@ 0xd3
 8009f2c:	f001 f87e 	bl	800b02c <__assert_func>
 8009f30:	0052      	lsls	r2, r2, #1
 8009f32:	3101      	adds	r1, #1
 8009f34:	e7f0      	b.n	8009f18 <__s2b+0x18>
 8009f36:	9b08      	ldr	r3, [sp, #32]
 8009f38:	6143      	str	r3, [r0, #20]
 8009f3a:	2d09      	cmp	r5, #9
 8009f3c:	f04f 0301 	mov.w	r3, #1
 8009f40:	6103      	str	r3, [r0, #16]
 8009f42:	dd16      	ble.n	8009f72 <__s2b+0x72>
 8009f44:	f104 0909 	add.w	r9, r4, #9
 8009f48:	46c8      	mov	r8, r9
 8009f4a:	442c      	add	r4, r5
 8009f4c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009f50:	4601      	mov	r1, r0
 8009f52:	3b30      	subs	r3, #48	@ 0x30
 8009f54:	220a      	movs	r2, #10
 8009f56:	4630      	mov	r0, r6
 8009f58:	f7ff ff8c 	bl	8009e74 <__multadd>
 8009f5c:	45a0      	cmp	r8, r4
 8009f5e:	d1f5      	bne.n	8009f4c <__s2b+0x4c>
 8009f60:	f1a5 0408 	sub.w	r4, r5, #8
 8009f64:	444c      	add	r4, r9
 8009f66:	1b2d      	subs	r5, r5, r4
 8009f68:	1963      	adds	r3, r4, r5
 8009f6a:	42bb      	cmp	r3, r7
 8009f6c:	db04      	blt.n	8009f78 <__s2b+0x78>
 8009f6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f72:	340a      	adds	r4, #10
 8009f74:	2509      	movs	r5, #9
 8009f76:	e7f6      	b.n	8009f66 <__s2b+0x66>
 8009f78:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009f7c:	4601      	mov	r1, r0
 8009f7e:	3b30      	subs	r3, #48	@ 0x30
 8009f80:	220a      	movs	r2, #10
 8009f82:	4630      	mov	r0, r6
 8009f84:	f7ff ff76 	bl	8009e74 <__multadd>
 8009f88:	e7ee      	b.n	8009f68 <__s2b+0x68>
 8009f8a:	bf00      	nop
 8009f8c:	0800b80d 	.word	0x0800b80d
 8009f90:	0800b87e 	.word	0x0800b87e

08009f94 <__hi0bits>:
 8009f94:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009f98:	4603      	mov	r3, r0
 8009f9a:	bf36      	itet	cc
 8009f9c:	0403      	lslcc	r3, r0, #16
 8009f9e:	2000      	movcs	r0, #0
 8009fa0:	2010      	movcc	r0, #16
 8009fa2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009fa6:	bf3c      	itt	cc
 8009fa8:	021b      	lslcc	r3, r3, #8
 8009faa:	3008      	addcc	r0, #8
 8009fac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009fb0:	bf3c      	itt	cc
 8009fb2:	011b      	lslcc	r3, r3, #4
 8009fb4:	3004      	addcc	r0, #4
 8009fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009fba:	bf3c      	itt	cc
 8009fbc:	009b      	lslcc	r3, r3, #2
 8009fbe:	3002      	addcc	r0, #2
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	db05      	blt.n	8009fd0 <__hi0bits+0x3c>
 8009fc4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009fc8:	f100 0001 	add.w	r0, r0, #1
 8009fcc:	bf08      	it	eq
 8009fce:	2020      	moveq	r0, #32
 8009fd0:	4770      	bx	lr

08009fd2 <__lo0bits>:
 8009fd2:	6803      	ldr	r3, [r0, #0]
 8009fd4:	4602      	mov	r2, r0
 8009fd6:	f013 0007 	ands.w	r0, r3, #7
 8009fda:	d00b      	beq.n	8009ff4 <__lo0bits+0x22>
 8009fdc:	07d9      	lsls	r1, r3, #31
 8009fde:	d421      	bmi.n	800a024 <__lo0bits+0x52>
 8009fe0:	0798      	lsls	r0, r3, #30
 8009fe2:	bf49      	itett	mi
 8009fe4:	085b      	lsrmi	r3, r3, #1
 8009fe6:	089b      	lsrpl	r3, r3, #2
 8009fe8:	2001      	movmi	r0, #1
 8009fea:	6013      	strmi	r3, [r2, #0]
 8009fec:	bf5c      	itt	pl
 8009fee:	6013      	strpl	r3, [r2, #0]
 8009ff0:	2002      	movpl	r0, #2
 8009ff2:	4770      	bx	lr
 8009ff4:	b299      	uxth	r1, r3
 8009ff6:	b909      	cbnz	r1, 8009ffc <__lo0bits+0x2a>
 8009ff8:	0c1b      	lsrs	r3, r3, #16
 8009ffa:	2010      	movs	r0, #16
 8009ffc:	b2d9      	uxtb	r1, r3
 8009ffe:	b909      	cbnz	r1, 800a004 <__lo0bits+0x32>
 800a000:	3008      	adds	r0, #8
 800a002:	0a1b      	lsrs	r3, r3, #8
 800a004:	0719      	lsls	r1, r3, #28
 800a006:	bf04      	itt	eq
 800a008:	091b      	lsreq	r3, r3, #4
 800a00a:	3004      	addeq	r0, #4
 800a00c:	0799      	lsls	r1, r3, #30
 800a00e:	bf04      	itt	eq
 800a010:	089b      	lsreq	r3, r3, #2
 800a012:	3002      	addeq	r0, #2
 800a014:	07d9      	lsls	r1, r3, #31
 800a016:	d403      	bmi.n	800a020 <__lo0bits+0x4e>
 800a018:	085b      	lsrs	r3, r3, #1
 800a01a:	f100 0001 	add.w	r0, r0, #1
 800a01e:	d003      	beq.n	800a028 <__lo0bits+0x56>
 800a020:	6013      	str	r3, [r2, #0]
 800a022:	4770      	bx	lr
 800a024:	2000      	movs	r0, #0
 800a026:	4770      	bx	lr
 800a028:	2020      	movs	r0, #32
 800a02a:	4770      	bx	lr

0800a02c <__i2b>:
 800a02c:	b510      	push	{r4, lr}
 800a02e:	460c      	mov	r4, r1
 800a030:	2101      	movs	r1, #1
 800a032:	f7ff febd 	bl	8009db0 <_Balloc>
 800a036:	4602      	mov	r2, r0
 800a038:	b928      	cbnz	r0, 800a046 <__i2b+0x1a>
 800a03a:	4b05      	ldr	r3, [pc, #20]	@ (800a050 <__i2b+0x24>)
 800a03c:	4805      	ldr	r0, [pc, #20]	@ (800a054 <__i2b+0x28>)
 800a03e:	f240 1145 	movw	r1, #325	@ 0x145
 800a042:	f000 fff3 	bl	800b02c <__assert_func>
 800a046:	2301      	movs	r3, #1
 800a048:	6144      	str	r4, [r0, #20]
 800a04a:	6103      	str	r3, [r0, #16]
 800a04c:	bd10      	pop	{r4, pc}
 800a04e:	bf00      	nop
 800a050:	0800b80d 	.word	0x0800b80d
 800a054:	0800b87e 	.word	0x0800b87e

0800a058 <__multiply>:
 800a058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a05c:	4614      	mov	r4, r2
 800a05e:	690a      	ldr	r2, [r1, #16]
 800a060:	6923      	ldr	r3, [r4, #16]
 800a062:	429a      	cmp	r2, r3
 800a064:	bfa8      	it	ge
 800a066:	4623      	movge	r3, r4
 800a068:	460f      	mov	r7, r1
 800a06a:	bfa4      	itt	ge
 800a06c:	460c      	movge	r4, r1
 800a06e:	461f      	movge	r7, r3
 800a070:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a074:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a078:	68a3      	ldr	r3, [r4, #8]
 800a07a:	6861      	ldr	r1, [r4, #4]
 800a07c:	eb0a 0609 	add.w	r6, sl, r9
 800a080:	42b3      	cmp	r3, r6
 800a082:	b085      	sub	sp, #20
 800a084:	bfb8      	it	lt
 800a086:	3101      	addlt	r1, #1
 800a088:	f7ff fe92 	bl	8009db0 <_Balloc>
 800a08c:	b930      	cbnz	r0, 800a09c <__multiply+0x44>
 800a08e:	4602      	mov	r2, r0
 800a090:	4b44      	ldr	r3, [pc, #272]	@ (800a1a4 <__multiply+0x14c>)
 800a092:	4845      	ldr	r0, [pc, #276]	@ (800a1a8 <__multiply+0x150>)
 800a094:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a098:	f000 ffc8 	bl	800b02c <__assert_func>
 800a09c:	f100 0514 	add.w	r5, r0, #20
 800a0a0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a0a4:	462b      	mov	r3, r5
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	4543      	cmp	r3, r8
 800a0aa:	d321      	bcc.n	800a0f0 <__multiply+0x98>
 800a0ac:	f107 0114 	add.w	r1, r7, #20
 800a0b0:	f104 0214 	add.w	r2, r4, #20
 800a0b4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a0b8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a0bc:	9302      	str	r3, [sp, #8]
 800a0be:	1b13      	subs	r3, r2, r4
 800a0c0:	3b15      	subs	r3, #21
 800a0c2:	f023 0303 	bic.w	r3, r3, #3
 800a0c6:	3304      	adds	r3, #4
 800a0c8:	f104 0715 	add.w	r7, r4, #21
 800a0cc:	42ba      	cmp	r2, r7
 800a0ce:	bf38      	it	cc
 800a0d0:	2304      	movcc	r3, #4
 800a0d2:	9301      	str	r3, [sp, #4]
 800a0d4:	9b02      	ldr	r3, [sp, #8]
 800a0d6:	9103      	str	r1, [sp, #12]
 800a0d8:	428b      	cmp	r3, r1
 800a0da:	d80c      	bhi.n	800a0f6 <__multiply+0x9e>
 800a0dc:	2e00      	cmp	r6, #0
 800a0de:	dd03      	ble.n	800a0e8 <__multiply+0x90>
 800a0e0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d05b      	beq.n	800a1a0 <__multiply+0x148>
 800a0e8:	6106      	str	r6, [r0, #16]
 800a0ea:	b005      	add	sp, #20
 800a0ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0f0:	f843 2b04 	str.w	r2, [r3], #4
 800a0f4:	e7d8      	b.n	800a0a8 <__multiply+0x50>
 800a0f6:	f8b1 a000 	ldrh.w	sl, [r1]
 800a0fa:	f1ba 0f00 	cmp.w	sl, #0
 800a0fe:	d024      	beq.n	800a14a <__multiply+0xf2>
 800a100:	f104 0e14 	add.w	lr, r4, #20
 800a104:	46a9      	mov	r9, r5
 800a106:	f04f 0c00 	mov.w	ip, #0
 800a10a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a10e:	f8d9 3000 	ldr.w	r3, [r9]
 800a112:	fa1f fb87 	uxth.w	fp, r7
 800a116:	b29b      	uxth	r3, r3
 800a118:	fb0a 330b 	mla	r3, sl, fp, r3
 800a11c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a120:	f8d9 7000 	ldr.w	r7, [r9]
 800a124:	4463      	add	r3, ip
 800a126:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a12a:	fb0a c70b 	mla	r7, sl, fp, ip
 800a12e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a132:	b29b      	uxth	r3, r3
 800a134:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a138:	4572      	cmp	r2, lr
 800a13a:	f849 3b04 	str.w	r3, [r9], #4
 800a13e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a142:	d8e2      	bhi.n	800a10a <__multiply+0xb2>
 800a144:	9b01      	ldr	r3, [sp, #4]
 800a146:	f845 c003 	str.w	ip, [r5, r3]
 800a14a:	9b03      	ldr	r3, [sp, #12]
 800a14c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a150:	3104      	adds	r1, #4
 800a152:	f1b9 0f00 	cmp.w	r9, #0
 800a156:	d021      	beq.n	800a19c <__multiply+0x144>
 800a158:	682b      	ldr	r3, [r5, #0]
 800a15a:	f104 0c14 	add.w	ip, r4, #20
 800a15e:	46ae      	mov	lr, r5
 800a160:	f04f 0a00 	mov.w	sl, #0
 800a164:	f8bc b000 	ldrh.w	fp, [ip]
 800a168:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a16c:	fb09 770b 	mla	r7, r9, fp, r7
 800a170:	4457      	add	r7, sl
 800a172:	b29b      	uxth	r3, r3
 800a174:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a178:	f84e 3b04 	str.w	r3, [lr], #4
 800a17c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a180:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a184:	f8be 3000 	ldrh.w	r3, [lr]
 800a188:	fb09 330a 	mla	r3, r9, sl, r3
 800a18c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a190:	4562      	cmp	r2, ip
 800a192:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a196:	d8e5      	bhi.n	800a164 <__multiply+0x10c>
 800a198:	9f01      	ldr	r7, [sp, #4]
 800a19a:	51eb      	str	r3, [r5, r7]
 800a19c:	3504      	adds	r5, #4
 800a19e:	e799      	b.n	800a0d4 <__multiply+0x7c>
 800a1a0:	3e01      	subs	r6, #1
 800a1a2:	e79b      	b.n	800a0dc <__multiply+0x84>
 800a1a4:	0800b80d 	.word	0x0800b80d
 800a1a8:	0800b87e 	.word	0x0800b87e

0800a1ac <__pow5mult>:
 800a1ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1b0:	4615      	mov	r5, r2
 800a1b2:	f012 0203 	ands.w	r2, r2, #3
 800a1b6:	4607      	mov	r7, r0
 800a1b8:	460e      	mov	r6, r1
 800a1ba:	d007      	beq.n	800a1cc <__pow5mult+0x20>
 800a1bc:	4c25      	ldr	r4, [pc, #148]	@ (800a254 <__pow5mult+0xa8>)
 800a1be:	3a01      	subs	r2, #1
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a1c6:	f7ff fe55 	bl	8009e74 <__multadd>
 800a1ca:	4606      	mov	r6, r0
 800a1cc:	10ad      	asrs	r5, r5, #2
 800a1ce:	d03d      	beq.n	800a24c <__pow5mult+0xa0>
 800a1d0:	69fc      	ldr	r4, [r7, #28]
 800a1d2:	b97c      	cbnz	r4, 800a1f4 <__pow5mult+0x48>
 800a1d4:	2010      	movs	r0, #16
 800a1d6:	f7ff fd23 	bl	8009c20 <malloc>
 800a1da:	4602      	mov	r2, r0
 800a1dc:	61f8      	str	r0, [r7, #28]
 800a1de:	b928      	cbnz	r0, 800a1ec <__pow5mult+0x40>
 800a1e0:	4b1d      	ldr	r3, [pc, #116]	@ (800a258 <__pow5mult+0xac>)
 800a1e2:	481e      	ldr	r0, [pc, #120]	@ (800a25c <__pow5mult+0xb0>)
 800a1e4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a1e8:	f000 ff20 	bl	800b02c <__assert_func>
 800a1ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a1f0:	6004      	str	r4, [r0, #0]
 800a1f2:	60c4      	str	r4, [r0, #12]
 800a1f4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a1f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a1fc:	b94c      	cbnz	r4, 800a212 <__pow5mult+0x66>
 800a1fe:	f240 2171 	movw	r1, #625	@ 0x271
 800a202:	4638      	mov	r0, r7
 800a204:	f7ff ff12 	bl	800a02c <__i2b>
 800a208:	2300      	movs	r3, #0
 800a20a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a20e:	4604      	mov	r4, r0
 800a210:	6003      	str	r3, [r0, #0]
 800a212:	f04f 0900 	mov.w	r9, #0
 800a216:	07eb      	lsls	r3, r5, #31
 800a218:	d50a      	bpl.n	800a230 <__pow5mult+0x84>
 800a21a:	4631      	mov	r1, r6
 800a21c:	4622      	mov	r2, r4
 800a21e:	4638      	mov	r0, r7
 800a220:	f7ff ff1a 	bl	800a058 <__multiply>
 800a224:	4631      	mov	r1, r6
 800a226:	4680      	mov	r8, r0
 800a228:	4638      	mov	r0, r7
 800a22a:	f7ff fe01 	bl	8009e30 <_Bfree>
 800a22e:	4646      	mov	r6, r8
 800a230:	106d      	asrs	r5, r5, #1
 800a232:	d00b      	beq.n	800a24c <__pow5mult+0xa0>
 800a234:	6820      	ldr	r0, [r4, #0]
 800a236:	b938      	cbnz	r0, 800a248 <__pow5mult+0x9c>
 800a238:	4622      	mov	r2, r4
 800a23a:	4621      	mov	r1, r4
 800a23c:	4638      	mov	r0, r7
 800a23e:	f7ff ff0b 	bl	800a058 <__multiply>
 800a242:	6020      	str	r0, [r4, #0]
 800a244:	f8c0 9000 	str.w	r9, [r0]
 800a248:	4604      	mov	r4, r0
 800a24a:	e7e4      	b.n	800a216 <__pow5mult+0x6a>
 800a24c:	4630      	mov	r0, r6
 800a24e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a252:	bf00      	nop
 800a254:	0800b8d8 	.word	0x0800b8d8
 800a258:	0800b79e 	.word	0x0800b79e
 800a25c:	0800b87e 	.word	0x0800b87e

0800a260 <__lshift>:
 800a260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a264:	460c      	mov	r4, r1
 800a266:	6849      	ldr	r1, [r1, #4]
 800a268:	6923      	ldr	r3, [r4, #16]
 800a26a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a26e:	68a3      	ldr	r3, [r4, #8]
 800a270:	4607      	mov	r7, r0
 800a272:	4691      	mov	r9, r2
 800a274:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a278:	f108 0601 	add.w	r6, r8, #1
 800a27c:	42b3      	cmp	r3, r6
 800a27e:	db0b      	blt.n	800a298 <__lshift+0x38>
 800a280:	4638      	mov	r0, r7
 800a282:	f7ff fd95 	bl	8009db0 <_Balloc>
 800a286:	4605      	mov	r5, r0
 800a288:	b948      	cbnz	r0, 800a29e <__lshift+0x3e>
 800a28a:	4602      	mov	r2, r0
 800a28c:	4b28      	ldr	r3, [pc, #160]	@ (800a330 <__lshift+0xd0>)
 800a28e:	4829      	ldr	r0, [pc, #164]	@ (800a334 <__lshift+0xd4>)
 800a290:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a294:	f000 feca 	bl	800b02c <__assert_func>
 800a298:	3101      	adds	r1, #1
 800a29a:	005b      	lsls	r3, r3, #1
 800a29c:	e7ee      	b.n	800a27c <__lshift+0x1c>
 800a29e:	2300      	movs	r3, #0
 800a2a0:	f100 0114 	add.w	r1, r0, #20
 800a2a4:	f100 0210 	add.w	r2, r0, #16
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	4553      	cmp	r3, sl
 800a2ac:	db33      	blt.n	800a316 <__lshift+0xb6>
 800a2ae:	6920      	ldr	r0, [r4, #16]
 800a2b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a2b4:	f104 0314 	add.w	r3, r4, #20
 800a2b8:	f019 091f 	ands.w	r9, r9, #31
 800a2bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a2c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a2c4:	d02b      	beq.n	800a31e <__lshift+0xbe>
 800a2c6:	f1c9 0e20 	rsb	lr, r9, #32
 800a2ca:	468a      	mov	sl, r1
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	6818      	ldr	r0, [r3, #0]
 800a2d0:	fa00 f009 	lsl.w	r0, r0, r9
 800a2d4:	4310      	orrs	r0, r2
 800a2d6:	f84a 0b04 	str.w	r0, [sl], #4
 800a2da:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2de:	459c      	cmp	ip, r3
 800a2e0:	fa22 f20e 	lsr.w	r2, r2, lr
 800a2e4:	d8f3      	bhi.n	800a2ce <__lshift+0x6e>
 800a2e6:	ebac 0304 	sub.w	r3, ip, r4
 800a2ea:	3b15      	subs	r3, #21
 800a2ec:	f023 0303 	bic.w	r3, r3, #3
 800a2f0:	3304      	adds	r3, #4
 800a2f2:	f104 0015 	add.w	r0, r4, #21
 800a2f6:	4584      	cmp	ip, r0
 800a2f8:	bf38      	it	cc
 800a2fa:	2304      	movcc	r3, #4
 800a2fc:	50ca      	str	r2, [r1, r3]
 800a2fe:	b10a      	cbz	r2, 800a304 <__lshift+0xa4>
 800a300:	f108 0602 	add.w	r6, r8, #2
 800a304:	3e01      	subs	r6, #1
 800a306:	4638      	mov	r0, r7
 800a308:	612e      	str	r6, [r5, #16]
 800a30a:	4621      	mov	r1, r4
 800a30c:	f7ff fd90 	bl	8009e30 <_Bfree>
 800a310:	4628      	mov	r0, r5
 800a312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a316:	f842 0f04 	str.w	r0, [r2, #4]!
 800a31a:	3301      	adds	r3, #1
 800a31c:	e7c5      	b.n	800a2aa <__lshift+0x4a>
 800a31e:	3904      	subs	r1, #4
 800a320:	f853 2b04 	ldr.w	r2, [r3], #4
 800a324:	f841 2f04 	str.w	r2, [r1, #4]!
 800a328:	459c      	cmp	ip, r3
 800a32a:	d8f9      	bhi.n	800a320 <__lshift+0xc0>
 800a32c:	e7ea      	b.n	800a304 <__lshift+0xa4>
 800a32e:	bf00      	nop
 800a330:	0800b80d 	.word	0x0800b80d
 800a334:	0800b87e 	.word	0x0800b87e

0800a338 <__mcmp>:
 800a338:	690a      	ldr	r2, [r1, #16]
 800a33a:	4603      	mov	r3, r0
 800a33c:	6900      	ldr	r0, [r0, #16]
 800a33e:	1a80      	subs	r0, r0, r2
 800a340:	b530      	push	{r4, r5, lr}
 800a342:	d10e      	bne.n	800a362 <__mcmp+0x2a>
 800a344:	3314      	adds	r3, #20
 800a346:	3114      	adds	r1, #20
 800a348:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a34c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a350:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a354:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a358:	4295      	cmp	r5, r2
 800a35a:	d003      	beq.n	800a364 <__mcmp+0x2c>
 800a35c:	d205      	bcs.n	800a36a <__mcmp+0x32>
 800a35e:	f04f 30ff 	mov.w	r0, #4294967295
 800a362:	bd30      	pop	{r4, r5, pc}
 800a364:	42a3      	cmp	r3, r4
 800a366:	d3f3      	bcc.n	800a350 <__mcmp+0x18>
 800a368:	e7fb      	b.n	800a362 <__mcmp+0x2a>
 800a36a:	2001      	movs	r0, #1
 800a36c:	e7f9      	b.n	800a362 <__mcmp+0x2a>
	...

0800a370 <__mdiff>:
 800a370:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a374:	4689      	mov	r9, r1
 800a376:	4606      	mov	r6, r0
 800a378:	4611      	mov	r1, r2
 800a37a:	4648      	mov	r0, r9
 800a37c:	4614      	mov	r4, r2
 800a37e:	f7ff ffdb 	bl	800a338 <__mcmp>
 800a382:	1e05      	subs	r5, r0, #0
 800a384:	d112      	bne.n	800a3ac <__mdiff+0x3c>
 800a386:	4629      	mov	r1, r5
 800a388:	4630      	mov	r0, r6
 800a38a:	f7ff fd11 	bl	8009db0 <_Balloc>
 800a38e:	4602      	mov	r2, r0
 800a390:	b928      	cbnz	r0, 800a39e <__mdiff+0x2e>
 800a392:	4b3f      	ldr	r3, [pc, #252]	@ (800a490 <__mdiff+0x120>)
 800a394:	f240 2137 	movw	r1, #567	@ 0x237
 800a398:	483e      	ldr	r0, [pc, #248]	@ (800a494 <__mdiff+0x124>)
 800a39a:	f000 fe47 	bl	800b02c <__assert_func>
 800a39e:	2301      	movs	r3, #1
 800a3a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a3a4:	4610      	mov	r0, r2
 800a3a6:	b003      	add	sp, #12
 800a3a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3ac:	bfbc      	itt	lt
 800a3ae:	464b      	movlt	r3, r9
 800a3b0:	46a1      	movlt	r9, r4
 800a3b2:	4630      	mov	r0, r6
 800a3b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a3b8:	bfba      	itte	lt
 800a3ba:	461c      	movlt	r4, r3
 800a3bc:	2501      	movlt	r5, #1
 800a3be:	2500      	movge	r5, #0
 800a3c0:	f7ff fcf6 	bl	8009db0 <_Balloc>
 800a3c4:	4602      	mov	r2, r0
 800a3c6:	b918      	cbnz	r0, 800a3d0 <__mdiff+0x60>
 800a3c8:	4b31      	ldr	r3, [pc, #196]	@ (800a490 <__mdiff+0x120>)
 800a3ca:	f240 2145 	movw	r1, #581	@ 0x245
 800a3ce:	e7e3      	b.n	800a398 <__mdiff+0x28>
 800a3d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a3d4:	6926      	ldr	r6, [r4, #16]
 800a3d6:	60c5      	str	r5, [r0, #12]
 800a3d8:	f109 0310 	add.w	r3, r9, #16
 800a3dc:	f109 0514 	add.w	r5, r9, #20
 800a3e0:	f104 0e14 	add.w	lr, r4, #20
 800a3e4:	f100 0b14 	add.w	fp, r0, #20
 800a3e8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a3ec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a3f0:	9301      	str	r3, [sp, #4]
 800a3f2:	46d9      	mov	r9, fp
 800a3f4:	f04f 0c00 	mov.w	ip, #0
 800a3f8:	9b01      	ldr	r3, [sp, #4]
 800a3fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a3fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a402:	9301      	str	r3, [sp, #4]
 800a404:	fa1f f38a 	uxth.w	r3, sl
 800a408:	4619      	mov	r1, r3
 800a40a:	b283      	uxth	r3, r0
 800a40c:	1acb      	subs	r3, r1, r3
 800a40e:	0c00      	lsrs	r0, r0, #16
 800a410:	4463      	add	r3, ip
 800a412:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a416:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a41a:	b29b      	uxth	r3, r3
 800a41c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a420:	4576      	cmp	r6, lr
 800a422:	f849 3b04 	str.w	r3, [r9], #4
 800a426:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a42a:	d8e5      	bhi.n	800a3f8 <__mdiff+0x88>
 800a42c:	1b33      	subs	r3, r6, r4
 800a42e:	3b15      	subs	r3, #21
 800a430:	f023 0303 	bic.w	r3, r3, #3
 800a434:	3415      	adds	r4, #21
 800a436:	3304      	adds	r3, #4
 800a438:	42a6      	cmp	r6, r4
 800a43a:	bf38      	it	cc
 800a43c:	2304      	movcc	r3, #4
 800a43e:	441d      	add	r5, r3
 800a440:	445b      	add	r3, fp
 800a442:	461e      	mov	r6, r3
 800a444:	462c      	mov	r4, r5
 800a446:	4544      	cmp	r4, r8
 800a448:	d30e      	bcc.n	800a468 <__mdiff+0xf8>
 800a44a:	f108 0103 	add.w	r1, r8, #3
 800a44e:	1b49      	subs	r1, r1, r5
 800a450:	f021 0103 	bic.w	r1, r1, #3
 800a454:	3d03      	subs	r5, #3
 800a456:	45a8      	cmp	r8, r5
 800a458:	bf38      	it	cc
 800a45a:	2100      	movcc	r1, #0
 800a45c:	440b      	add	r3, r1
 800a45e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a462:	b191      	cbz	r1, 800a48a <__mdiff+0x11a>
 800a464:	6117      	str	r7, [r2, #16]
 800a466:	e79d      	b.n	800a3a4 <__mdiff+0x34>
 800a468:	f854 1b04 	ldr.w	r1, [r4], #4
 800a46c:	46e6      	mov	lr, ip
 800a46e:	0c08      	lsrs	r0, r1, #16
 800a470:	fa1c fc81 	uxtah	ip, ip, r1
 800a474:	4471      	add	r1, lr
 800a476:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a47a:	b289      	uxth	r1, r1
 800a47c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a480:	f846 1b04 	str.w	r1, [r6], #4
 800a484:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a488:	e7dd      	b.n	800a446 <__mdiff+0xd6>
 800a48a:	3f01      	subs	r7, #1
 800a48c:	e7e7      	b.n	800a45e <__mdiff+0xee>
 800a48e:	bf00      	nop
 800a490:	0800b80d 	.word	0x0800b80d
 800a494:	0800b87e 	.word	0x0800b87e

0800a498 <__ulp>:
 800a498:	b082      	sub	sp, #8
 800a49a:	ed8d 0b00 	vstr	d0, [sp]
 800a49e:	9a01      	ldr	r2, [sp, #4]
 800a4a0:	4b0f      	ldr	r3, [pc, #60]	@ (800a4e0 <__ulp+0x48>)
 800a4a2:	4013      	ands	r3, r2
 800a4a4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	dc08      	bgt.n	800a4be <__ulp+0x26>
 800a4ac:	425b      	negs	r3, r3
 800a4ae:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a4b2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a4b6:	da04      	bge.n	800a4c2 <__ulp+0x2a>
 800a4b8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a4bc:	4113      	asrs	r3, r2
 800a4be:	2200      	movs	r2, #0
 800a4c0:	e008      	b.n	800a4d4 <__ulp+0x3c>
 800a4c2:	f1a2 0314 	sub.w	r3, r2, #20
 800a4c6:	2b1e      	cmp	r3, #30
 800a4c8:	bfda      	itte	le
 800a4ca:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a4ce:	40da      	lsrle	r2, r3
 800a4d0:	2201      	movgt	r2, #1
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	4619      	mov	r1, r3
 800a4d6:	4610      	mov	r0, r2
 800a4d8:	ec41 0b10 	vmov	d0, r0, r1
 800a4dc:	b002      	add	sp, #8
 800a4de:	4770      	bx	lr
 800a4e0:	7ff00000 	.word	0x7ff00000

0800a4e4 <__b2d>:
 800a4e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4e8:	6906      	ldr	r6, [r0, #16]
 800a4ea:	f100 0814 	add.w	r8, r0, #20
 800a4ee:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a4f2:	1f37      	subs	r7, r6, #4
 800a4f4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a4f8:	4610      	mov	r0, r2
 800a4fa:	f7ff fd4b 	bl	8009f94 <__hi0bits>
 800a4fe:	f1c0 0320 	rsb	r3, r0, #32
 800a502:	280a      	cmp	r0, #10
 800a504:	600b      	str	r3, [r1, #0]
 800a506:	491b      	ldr	r1, [pc, #108]	@ (800a574 <__b2d+0x90>)
 800a508:	dc15      	bgt.n	800a536 <__b2d+0x52>
 800a50a:	f1c0 0c0b 	rsb	ip, r0, #11
 800a50e:	fa22 f30c 	lsr.w	r3, r2, ip
 800a512:	45b8      	cmp	r8, r7
 800a514:	ea43 0501 	orr.w	r5, r3, r1
 800a518:	bf34      	ite	cc
 800a51a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a51e:	2300      	movcs	r3, #0
 800a520:	3015      	adds	r0, #21
 800a522:	fa02 f000 	lsl.w	r0, r2, r0
 800a526:	fa23 f30c 	lsr.w	r3, r3, ip
 800a52a:	4303      	orrs	r3, r0
 800a52c:	461c      	mov	r4, r3
 800a52e:	ec45 4b10 	vmov	d0, r4, r5
 800a532:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a536:	45b8      	cmp	r8, r7
 800a538:	bf3a      	itte	cc
 800a53a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a53e:	f1a6 0708 	subcc.w	r7, r6, #8
 800a542:	2300      	movcs	r3, #0
 800a544:	380b      	subs	r0, #11
 800a546:	d012      	beq.n	800a56e <__b2d+0x8a>
 800a548:	f1c0 0120 	rsb	r1, r0, #32
 800a54c:	fa23 f401 	lsr.w	r4, r3, r1
 800a550:	4082      	lsls	r2, r0
 800a552:	4322      	orrs	r2, r4
 800a554:	4547      	cmp	r7, r8
 800a556:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a55a:	bf8c      	ite	hi
 800a55c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a560:	2200      	movls	r2, #0
 800a562:	4083      	lsls	r3, r0
 800a564:	40ca      	lsrs	r2, r1
 800a566:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a56a:	4313      	orrs	r3, r2
 800a56c:	e7de      	b.n	800a52c <__b2d+0x48>
 800a56e:	ea42 0501 	orr.w	r5, r2, r1
 800a572:	e7db      	b.n	800a52c <__b2d+0x48>
 800a574:	3ff00000 	.word	0x3ff00000

0800a578 <__d2b>:
 800a578:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a57c:	460f      	mov	r7, r1
 800a57e:	2101      	movs	r1, #1
 800a580:	ec59 8b10 	vmov	r8, r9, d0
 800a584:	4616      	mov	r6, r2
 800a586:	f7ff fc13 	bl	8009db0 <_Balloc>
 800a58a:	4604      	mov	r4, r0
 800a58c:	b930      	cbnz	r0, 800a59c <__d2b+0x24>
 800a58e:	4602      	mov	r2, r0
 800a590:	4b23      	ldr	r3, [pc, #140]	@ (800a620 <__d2b+0xa8>)
 800a592:	4824      	ldr	r0, [pc, #144]	@ (800a624 <__d2b+0xac>)
 800a594:	f240 310f 	movw	r1, #783	@ 0x30f
 800a598:	f000 fd48 	bl	800b02c <__assert_func>
 800a59c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a5a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a5a4:	b10d      	cbz	r5, 800a5aa <__d2b+0x32>
 800a5a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a5aa:	9301      	str	r3, [sp, #4]
 800a5ac:	f1b8 0300 	subs.w	r3, r8, #0
 800a5b0:	d023      	beq.n	800a5fa <__d2b+0x82>
 800a5b2:	4668      	mov	r0, sp
 800a5b4:	9300      	str	r3, [sp, #0]
 800a5b6:	f7ff fd0c 	bl	8009fd2 <__lo0bits>
 800a5ba:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a5be:	b1d0      	cbz	r0, 800a5f6 <__d2b+0x7e>
 800a5c0:	f1c0 0320 	rsb	r3, r0, #32
 800a5c4:	fa02 f303 	lsl.w	r3, r2, r3
 800a5c8:	430b      	orrs	r3, r1
 800a5ca:	40c2      	lsrs	r2, r0
 800a5cc:	6163      	str	r3, [r4, #20]
 800a5ce:	9201      	str	r2, [sp, #4]
 800a5d0:	9b01      	ldr	r3, [sp, #4]
 800a5d2:	61a3      	str	r3, [r4, #24]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	bf0c      	ite	eq
 800a5d8:	2201      	moveq	r2, #1
 800a5da:	2202      	movne	r2, #2
 800a5dc:	6122      	str	r2, [r4, #16]
 800a5de:	b1a5      	cbz	r5, 800a60a <__d2b+0x92>
 800a5e0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a5e4:	4405      	add	r5, r0
 800a5e6:	603d      	str	r5, [r7, #0]
 800a5e8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a5ec:	6030      	str	r0, [r6, #0]
 800a5ee:	4620      	mov	r0, r4
 800a5f0:	b003      	add	sp, #12
 800a5f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5f6:	6161      	str	r1, [r4, #20]
 800a5f8:	e7ea      	b.n	800a5d0 <__d2b+0x58>
 800a5fa:	a801      	add	r0, sp, #4
 800a5fc:	f7ff fce9 	bl	8009fd2 <__lo0bits>
 800a600:	9b01      	ldr	r3, [sp, #4]
 800a602:	6163      	str	r3, [r4, #20]
 800a604:	3020      	adds	r0, #32
 800a606:	2201      	movs	r2, #1
 800a608:	e7e8      	b.n	800a5dc <__d2b+0x64>
 800a60a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a60e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a612:	6038      	str	r0, [r7, #0]
 800a614:	6918      	ldr	r0, [r3, #16]
 800a616:	f7ff fcbd 	bl	8009f94 <__hi0bits>
 800a61a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a61e:	e7e5      	b.n	800a5ec <__d2b+0x74>
 800a620:	0800b80d 	.word	0x0800b80d
 800a624:	0800b87e 	.word	0x0800b87e

0800a628 <__ratio>:
 800a628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a62c:	b085      	sub	sp, #20
 800a62e:	e9cd 1000 	strd	r1, r0, [sp]
 800a632:	a902      	add	r1, sp, #8
 800a634:	f7ff ff56 	bl	800a4e4 <__b2d>
 800a638:	9800      	ldr	r0, [sp, #0]
 800a63a:	a903      	add	r1, sp, #12
 800a63c:	ec55 4b10 	vmov	r4, r5, d0
 800a640:	f7ff ff50 	bl	800a4e4 <__b2d>
 800a644:	9b01      	ldr	r3, [sp, #4]
 800a646:	6919      	ldr	r1, [r3, #16]
 800a648:	9b00      	ldr	r3, [sp, #0]
 800a64a:	691b      	ldr	r3, [r3, #16]
 800a64c:	1ac9      	subs	r1, r1, r3
 800a64e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a652:	1a9b      	subs	r3, r3, r2
 800a654:	ec5b ab10 	vmov	sl, fp, d0
 800a658:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	bfce      	itee	gt
 800a660:	462a      	movgt	r2, r5
 800a662:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a666:	465a      	movle	r2, fp
 800a668:	462f      	mov	r7, r5
 800a66a:	46d9      	mov	r9, fp
 800a66c:	bfcc      	ite	gt
 800a66e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a672:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a676:	464b      	mov	r3, r9
 800a678:	4652      	mov	r2, sl
 800a67a:	4620      	mov	r0, r4
 800a67c:	4639      	mov	r1, r7
 800a67e:	f7f6 f8e5 	bl	800084c <__aeabi_ddiv>
 800a682:	ec41 0b10 	vmov	d0, r0, r1
 800a686:	b005      	add	sp, #20
 800a688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a68c <__copybits>:
 800a68c:	3901      	subs	r1, #1
 800a68e:	b570      	push	{r4, r5, r6, lr}
 800a690:	1149      	asrs	r1, r1, #5
 800a692:	6914      	ldr	r4, [r2, #16]
 800a694:	3101      	adds	r1, #1
 800a696:	f102 0314 	add.w	r3, r2, #20
 800a69a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a69e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a6a2:	1f05      	subs	r5, r0, #4
 800a6a4:	42a3      	cmp	r3, r4
 800a6a6:	d30c      	bcc.n	800a6c2 <__copybits+0x36>
 800a6a8:	1aa3      	subs	r3, r4, r2
 800a6aa:	3b11      	subs	r3, #17
 800a6ac:	f023 0303 	bic.w	r3, r3, #3
 800a6b0:	3211      	adds	r2, #17
 800a6b2:	42a2      	cmp	r2, r4
 800a6b4:	bf88      	it	hi
 800a6b6:	2300      	movhi	r3, #0
 800a6b8:	4418      	add	r0, r3
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	4288      	cmp	r0, r1
 800a6be:	d305      	bcc.n	800a6cc <__copybits+0x40>
 800a6c0:	bd70      	pop	{r4, r5, r6, pc}
 800a6c2:	f853 6b04 	ldr.w	r6, [r3], #4
 800a6c6:	f845 6f04 	str.w	r6, [r5, #4]!
 800a6ca:	e7eb      	b.n	800a6a4 <__copybits+0x18>
 800a6cc:	f840 3b04 	str.w	r3, [r0], #4
 800a6d0:	e7f4      	b.n	800a6bc <__copybits+0x30>

0800a6d2 <__any_on>:
 800a6d2:	f100 0214 	add.w	r2, r0, #20
 800a6d6:	6900      	ldr	r0, [r0, #16]
 800a6d8:	114b      	asrs	r3, r1, #5
 800a6da:	4298      	cmp	r0, r3
 800a6dc:	b510      	push	{r4, lr}
 800a6de:	db11      	blt.n	800a704 <__any_on+0x32>
 800a6e0:	dd0a      	ble.n	800a6f8 <__any_on+0x26>
 800a6e2:	f011 011f 	ands.w	r1, r1, #31
 800a6e6:	d007      	beq.n	800a6f8 <__any_on+0x26>
 800a6e8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a6ec:	fa24 f001 	lsr.w	r0, r4, r1
 800a6f0:	fa00 f101 	lsl.w	r1, r0, r1
 800a6f4:	428c      	cmp	r4, r1
 800a6f6:	d10b      	bne.n	800a710 <__any_on+0x3e>
 800a6f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d803      	bhi.n	800a708 <__any_on+0x36>
 800a700:	2000      	movs	r0, #0
 800a702:	bd10      	pop	{r4, pc}
 800a704:	4603      	mov	r3, r0
 800a706:	e7f7      	b.n	800a6f8 <__any_on+0x26>
 800a708:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a70c:	2900      	cmp	r1, #0
 800a70e:	d0f5      	beq.n	800a6fc <__any_on+0x2a>
 800a710:	2001      	movs	r0, #1
 800a712:	e7f6      	b.n	800a702 <__any_on+0x30>

0800a714 <_strtol_l.constprop.0>:
 800a714:	2b24      	cmp	r3, #36	@ 0x24
 800a716:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a71a:	4686      	mov	lr, r0
 800a71c:	4690      	mov	r8, r2
 800a71e:	d801      	bhi.n	800a724 <_strtol_l.constprop.0+0x10>
 800a720:	2b01      	cmp	r3, #1
 800a722:	d106      	bne.n	800a732 <_strtol_l.constprop.0+0x1e>
 800a724:	f7fe f85e 	bl	80087e4 <__errno>
 800a728:	2316      	movs	r3, #22
 800a72a:	6003      	str	r3, [r0, #0]
 800a72c:	2000      	movs	r0, #0
 800a72e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a732:	4834      	ldr	r0, [pc, #208]	@ (800a804 <_strtol_l.constprop.0+0xf0>)
 800a734:	460d      	mov	r5, r1
 800a736:	462a      	mov	r2, r5
 800a738:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a73c:	5d06      	ldrb	r6, [r0, r4]
 800a73e:	f016 0608 	ands.w	r6, r6, #8
 800a742:	d1f8      	bne.n	800a736 <_strtol_l.constprop.0+0x22>
 800a744:	2c2d      	cmp	r4, #45	@ 0x2d
 800a746:	d12d      	bne.n	800a7a4 <_strtol_l.constprop.0+0x90>
 800a748:	782c      	ldrb	r4, [r5, #0]
 800a74a:	2601      	movs	r6, #1
 800a74c:	1c95      	adds	r5, r2, #2
 800a74e:	f033 0210 	bics.w	r2, r3, #16
 800a752:	d109      	bne.n	800a768 <_strtol_l.constprop.0+0x54>
 800a754:	2c30      	cmp	r4, #48	@ 0x30
 800a756:	d12a      	bne.n	800a7ae <_strtol_l.constprop.0+0x9a>
 800a758:	782a      	ldrb	r2, [r5, #0]
 800a75a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a75e:	2a58      	cmp	r2, #88	@ 0x58
 800a760:	d125      	bne.n	800a7ae <_strtol_l.constprop.0+0x9a>
 800a762:	786c      	ldrb	r4, [r5, #1]
 800a764:	2310      	movs	r3, #16
 800a766:	3502      	adds	r5, #2
 800a768:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a76c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a770:	2200      	movs	r2, #0
 800a772:	fbbc f9f3 	udiv	r9, ip, r3
 800a776:	4610      	mov	r0, r2
 800a778:	fb03 ca19 	mls	sl, r3, r9, ip
 800a77c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a780:	2f09      	cmp	r7, #9
 800a782:	d81b      	bhi.n	800a7bc <_strtol_l.constprop.0+0xa8>
 800a784:	463c      	mov	r4, r7
 800a786:	42a3      	cmp	r3, r4
 800a788:	dd27      	ble.n	800a7da <_strtol_l.constprop.0+0xc6>
 800a78a:	1c57      	adds	r7, r2, #1
 800a78c:	d007      	beq.n	800a79e <_strtol_l.constprop.0+0x8a>
 800a78e:	4581      	cmp	r9, r0
 800a790:	d320      	bcc.n	800a7d4 <_strtol_l.constprop.0+0xc0>
 800a792:	d101      	bne.n	800a798 <_strtol_l.constprop.0+0x84>
 800a794:	45a2      	cmp	sl, r4
 800a796:	db1d      	blt.n	800a7d4 <_strtol_l.constprop.0+0xc0>
 800a798:	fb00 4003 	mla	r0, r0, r3, r4
 800a79c:	2201      	movs	r2, #1
 800a79e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a7a2:	e7eb      	b.n	800a77c <_strtol_l.constprop.0+0x68>
 800a7a4:	2c2b      	cmp	r4, #43	@ 0x2b
 800a7a6:	bf04      	itt	eq
 800a7a8:	782c      	ldrbeq	r4, [r5, #0]
 800a7aa:	1c95      	addeq	r5, r2, #2
 800a7ac:	e7cf      	b.n	800a74e <_strtol_l.constprop.0+0x3a>
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d1da      	bne.n	800a768 <_strtol_l.constprop.0+0x54>
 800a7b2:	2c30      	cmp	r4, #48	@ 0x30
 800a7b4:	bf0c      	ite	eq
 800a7b6:	2308      	moveq	r3, #8
 800a7b8:	230a      	movne	r3, #10
 800a7ba:	e7d5      	b.n	800a768 <_strtol_l.constprop.0+0x54>
 800a7bc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a7c0:	2f19      	cmp	r7, #25
 800a7c2:	d801      	bhi.n	800a7c8 <_strtol_l.constprop.0+0xb4>
 800a7c4:	3c37      	subs	r4, #55	@ 0x37
 800a7c6:	e7de      	b.n	800a786 <_strtol_l.constprop.0+0x72>
 800a7c8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a7cc:	2f19      	cmp	r7, #25
 800a7ce:	d804      	bhi.n	800a7da <_strtol_l.constprop.0+0xc6>
 800a7d0:	3c57      	subs	r4, #87	@ 0x57
 800a7d2:	e7d8      	b.n	800a786 <_strtol_l.constprop.0+0x72>
 800a7d4:	f04f 32ff 	mov.w	r2, #4294967295
 800a7d8:	e7e1      	b.n	800a79e <_strtol_l.constprop.0+0x8a>
 800a7da:	1c53      	adds	r3, r2, #1
 800a7dc:	d108      	bne.n	800a7f0 <_strtol_l.constprop.0+0xdc>
 800a7de:	2322      	movs	r3, #34	@ 0x22
 800a7e0:	f8ce 3000 	str.w	r3, [lr]
 800a7e4:	4660      	mov	r0, ip
 800a7e6:	f1b8 0f00 	cmp.w	r8, #0
 800a7ea:	d0a0      	beq.n	800a72e <_strtol_l.constprop.0+0x1a>
 800a7ec:	1e69      	subs	r1, r5, #1
 800a7ee:	e006      	b.n	800a7fe <_strtol_l.constprop.0+0xea>
 800a7f0:	b106      	cbz	r6, 800a7f4 <_strtol_l.constprop.0+0xe0>
 800a7f2:	4240      	negs	r0, r0
 800a7f4:	f1b8 0f00 	cmp.w	r8, #0
 800a7f8:	d099      	beq.n	800a72e <_strtol_l.constprop.0+0x1a>
 800a7fa:	2a00      	cmp	r2, #0
 800a7fc:	d1f6      	bne.n	800a7ec <_strtol_l.constprop.0+0xd8>
 800a7fe:	f8c8 1000 	str.w	r1, [r8]
 800a802:	e794      	b.n	800a72e <_strtol_l.constprop.0+0x1a>
 800a804:	0800b9d9 	.word	0x0800b9d9

0800a808 <_strtol_r>:
 800a808:	f7ff bf84 	b.w	800a714 <_strtol_l.constprop.0>

0800a80c <__ascii_wctomb>:
 800a80c:	4603      	mov	r3, r0
 800a80e:	4608      	mov	r0, r1
 800a810:	b141      	cbz	r1, 800a824 <__ascii_wctomb+0x18>
 800a812:	2aff      	cmp	r2, #255	@ 0xff
 800a814:	d904      	bls.n	800a820 <__ascii_wctomb+0x14>
 800a816:	228a      	movs	r2, #138	@ 0x8a
 800a818:	601a      	str	r2, [r3, #0]
 800a81a:	f04f 30ff 	mov.w	r0, #4294967295
 800a81e:	4770      	bx	lr
 800a820:	700a      	strb	r2, [r1, #0]
 800a822:	2001      	movs	r0, #1
 800a824:	4770      	bx	lr

0800a826 <__ssputs_r>:
 800a826:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a82a:	688e      	ldr	r6, [r1, #8]
 800a82c:	461f      	mov	r7, r3
 800a82e:	42be      	cmp	r6, r7
 800a830:	680b      	ldr	r3, [r1, #0]
 800a832:	4682      	mov	sl, r0
 800a834:	460c      	mov	r4, r1
 800a836:	4690      	mov	r8, r2
 800a838:	d82d      	bhi.n	800a896 <__ssputs_r+0x70>
 800a83a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a83e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a842:	d026      	beq.n	800a892 <__ssputs_r+0x6c>
 800a844:	6965      	ldr	r5, [r4, #20]
 800a846:	6909      	ldr	r1, [r1, #16]
 800a848:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a84c:	eba3 0901 	sub.w	r9, r3, r1
 800a850:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a854:	1c7b      	adds	r3, r7, #1
 800a856:	444b      	add	r3, r9
 800a858:	106d      	asrs	r5, r5, #1
 800a85a:	429d      	cmp	r5, r3
 800a85c:	bf38      	it	cc
 800a85e:	461d      	movcc	r5, r3
 800a860:	0553      	lsls	r3, r2, #21
 800a862:	d527      	bpl.n	800a8b4 <__ssputs_r+0x8e>
 800a864:	4629      	mov	r1, r5
 800a866:	f7ff fa05 	bl	8009c74 <_malloc_r>
 800a86a:	4606      	mov	r6, r0
 800a86c:	b360      	cbz	r0, 800a8c8 <__ssputs_r+0xa2>
 800a86e:	6921      	ldr	r1, [r4, #16]
 800a870:	464a      	mov	r2, r9
 800a872:	f7fd ffe4 	bl	800883e <memcpy>
 800a876:	89a3      	ldrh	r3, [r4, #12]
 800a878:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a87c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a880:	81a3      	strh	r3, [r4, #12]
 800a882:	6126      	str	r6, [r4, #16]
 800a884:	6165      	str	r5, [r4, #20]
 800a886:	444e      	add	r6, r9
 800a888:	eba5 0509 	sub.w	r5, r5, r9
 800a88c:	6026      	str	r6, [r4, #0]
 800a88e:	60a5      	str	r5, [r4, #8]
 800a890:	463e      	mov	r6, r7
 800a892:	42be      	cmp	r6, r7
 800a894:	d900      	bls.n	800a898 <__ssputs_r+0x72>
 800a896:	463e      	mov	r6, r7
 800a898:	6820      	ldr	r0, [r4, #0]
 800a89a:	4632      	mov	r2, r6
 800a89c:	4641      	mov	r1, r8
 800a89e:	f000 fb9b 	bl	800afd8 <memmove>
 800a8a2:	68a3      	ldr	r3, [r4, #8]
 800a8a4:	1b9b      	subs	r3, r3, r6
 800a8a6:	60a3      	str	r3, [r4, #8]
 800a8a8:	6823      	ldr	r3, [r4, #0]
 800a8aa:	4433      	add	r3, r6
 800a8ac:	6023      	str	r3, [r4, #0]
 800a8ae:	2000      	movs	r0, #0
 800a8b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8b4:	462a      	mov	r2, r5
 800a8b6:	f000 fbeb 	bl	800b090 <_realloc_r>
 800a8ba:	4606      	mov	r6, r0
 800a8bc:	2800      	cmp	r0, #0
 800a8be:	d1e0      	bne.n	800a882 <__ssputs_r+0x5c>
 800a8c0:	6921      	ldr	r1, [r4, #16]
 800a8c2:	4650      	mov	r0, sl
 800a8c4:	f7fe fe28 	bl	8009518 <_free_r>
 800a8c8:	230c      	movs	r3, #12
 800a8ca:	f8ca 3000 	str.w	r3, [sl]
 800a8ce:	89a3      	ldrh	r3, [r4, #12]
 800a8d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8d4:	81a3      	strh	r3, [r4, #12]
 800a8d6:	f04f 30ff 	mov.w	r0, #4294967295
 800a8da:	e7e9      	b.n	800a8b0 <__ssputs_r+0x8a>

0800a8dc <_svfiprintf_r>:
 800a8dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8e0:	4698      	mov	r8, r3
 800a8e2:	898b      	ldrh	r3, [r1, #12]
 800a8e4:	061b      	lsls	r3, r3, #24
 800a8e6:	b09d      	sub	sp, #116	@ 0x74
 800a8e8:	4607      	mov	r7, r0
 800a8ea:	460d      	mov	r5, r1
 800a8ec:	4614      	mov	r4, r2
 800a8ee:	d510      	bpl.n	800a912 <_svfiprintf_r+0x36>
 800a8f0:	690b      	ldr	r3, [r1, #16]
 800a8f2:	b973      	cbnz	r3, 800a912 <_svfiprintf_r+0x36>
 800a8f4:	2140      	movs	r1, #64	@ 0x40
 800a8f6:	f7ff f9bd 	bl	8009c74 <_malloc_r>
 800a8fa:	6028      	str	r0, [r5, #0]
 800a8fc:	6128      	str	r0, [r5, #16]
 800a8fe:	b930      	cbnz	r0, 800a90e <_svfiprintf_r+0x32>
 800a900:	230c      	movs	r3, #12
 800a902:	603b      	str	r3, [r7, #0]
 800a904:	f04f 30ff 	mov.w	r0, #4294967295
 800a908:	b01d      	add	sp, #116	@ 0x74
 800a90a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a90e:	2340      	movs	r3, #64	@ 0x40
 800a910:	616b      	str	r3, [r5, #20]
 800a912:	2300      	movs	r3, #0
 800a914:	9309      	str	r3, [sp, #36]	@ 0x24
 800a916:	2320      	movs	r3, #32
 800a918:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a91c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a920:	2330      	movs	r3, #48	@ 0x30
 800a922:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800aac0 <_svfiprintf_r+0x1e4>
 800a926:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a92a:	f04f 0901 	mov.w	r9, #1
 800a92e:	4623      	mov	r3, r4
 800a930:	469a      	mov	sl, r3
 800a932:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a936:	b10a      	cbz	r2, 800a93c <_svfiprintf_r+0x60>
 800a938:	2a25      	cmp	r2, #37	@ 0x25
 800a93a:	d1f9      	bne.n	800a930 <_svfiprintf_r+0x54>
 800a93c:	ebba 0b04 	subs.w	fp, sl, r4
 800a940:	d00b      	beq.n	800a95a <_svfiprintf_r+0x7e>
 800a942:	465b      	mov	r3, fp
 800a944:	4622      	mov	r2, r4
 800a946:	4629      	mov	r1, r5
 800a948:	4638      	mov	r0, r7
 800a94a:	f7ff ff6c 	bl	800a826 <__ssputs_r>
 800a94e:	3001      	adds	r0, #1
 800a950:	f000 80a7 	beq.w	800aaa2 <_svfiprintf_r+0x1c6>
 800a954:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a956:	445a      	add	r2, fp
 800a958:	9209      	str	r2, [sp, #36]	@ 0x24
 800a95a:	f89a 3000 	ldrb.w	r3, [sl]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	f000 809f 	beq.w	800aaa2 <_svfiprintf_r+0x1c6>
 800a964:	2300      	movs	r3, #0
 800a966:	f04f 32ff 	mov.w	r2, #4294967295
 800a96a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a96e:	f10a 0a01 	add.w	sl, sl, #1
 800a972:	9304      	str	r3, [sp, #16]
 800a974:	9307      	str	r3, [sp, #28]
 800a976:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a97a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a97c:	4654      	mov	r4, sl
 800a97e:	2205      	movs	r2, #5
 800a980:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a984:	484e      	ldr	r0, [pc, #312]	@ (800aac0 <_svfiprintf_r+0x1e4>)
 800a986:	f7f5 fc23 	bl	80001d0 <memchr>
 800a98a:	9a04      	ldr	r2, [sp, #16]
 800a98c:	b9d8      	cbnz	r0, 800a9c6 <_svfiprintf_r+0xea>
 800a98e:	06d0      	lsls	r0, r2, #27
 800a990:	bf44      	itt	mi
 800a992:	2320      	movmi	r3, #32
 800a994:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a998:	0711      	lsls	r1, r2, #28
 800a99a:	bf44      	itt	mi
 800a99c:	232b      	movmi	r3, #43	@ 0x2b
 800a99e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a9a2:	f89a 3000 	ldrb.w	r3, [sl]
 800a9a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9a8:	d015      	beq.n	800a9d6 <_svfiprintf_r+0xfa>
 800a9aa:	9a07      	ldr	r2, [sp, #28]
 800a9ac:	4654      	mov	r4, sl
 800a9ae:	2000      	movs	r0, #0
 800a9b0:	f04f 0c0a 	mov.w	ip, #10
 800a9b4:	4621      	mov	r1, r4
 800a9b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a9ba:	3b30      	subs	r3, #48	@ 0x30
 800a9bc:	2b09      	cmp	r3, #9
 800a9be:	d94b      	bls.n	800aa58 <_svfiprintf_r+0x17c>
 800a9c0:	b1b0      	cbz	r0, 800a9f0 <_svfiprintf_r+0x114>
 800a9c2:	9207      	str	r2, [sp, #28]
 800a9c4:	e014      	b.n	800a9f0 <_svfiprintf_r+0x114>
 800a9c6:	eba0 0308 	sub.w	r3, r0, r8
 800a9ca:	fa09 f303 	lsl.w	r3, r9, r3
 800a9ce:	4313      	orrs	r3, r2
 800a9d0:	9304      	str	r3, [sp, #16]
 800a9d2:	46a2      	mov	sl, r4
 800a9d4:	e7d2      	b.n	800a97c <_svfiprintf_r+0xa0>
 800a9d6:	9b03      	ldr	r3, [sp, #12]
 800a9d8:	1d19      	adds	r1, r3, #4
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	9103      	str	r1, [sp, #12]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	bfbb      	ittet	lt
 800a9e2:	425b      	neglt	r3, r3
 800a9e4:	f042 0202 	orrlt.w	r2, r2, #2
 800a9e8:	9307      	strge	r3, [sp, #28]
 800a9ea:	9307      	strlt	r3, [sp, #28]
 800a9ec:	bfb8      	it	lt
 800a9ee:	9204      	strlt	r2, [sp, #16]
 800a9f0:	7823      	ldrb	r3, [r4, #0]
 800a9f2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a9f4:	d10a      	bne.n	800aa0c <_svfiprintf_r+0x130>
 800a9f6:	7863      	ldrb	r3, [r4, #1]
 800a9f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9fa:	d132      	bne.n	800aa62 <_svfiprintf_r+0x186>
 800a9fc:	9b03      	ldr	r3, [sp, #12]
 800a9fe:	1d1a      	adds	r2, r3, #4
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	9203      	str	r2, [sp, #12]
 800aa04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aa08:	3402      	adds	r4, #2
 800aa0a:	9305      	str	r3, [sp, #20]
 800aa0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800aad0 <_svfiprintf_r+0x1f4>
 800aa10:	7821      	ldrb	r1, [r4, #0]
 800aa12:	2203      	movs	r2, #3
 800aa14:	4650      	mov	r0, sl
 800aa16:	f7f5 fbdb 	bl	80001d0 <memchr>
 800aa1a:	b138      	cbz	r0, 800aa2c <_svfiprintf_r+0x150>
 800aa1c:	9b04      	ldr	r3, [sp, #16]
 800aa1e:	eba0 000a 	sub.w	r0, r0, sl
 800aa22:	2240      	movs	r2, #64	@ 0x40
 800aa24:	4082      	lsls	r2, r0
 800aa26:	4313      	orrs	r3, r2
 800aa28:	3401      	adds	r4, #1
 800aa2a:	9304      	str	r3, [sp, #16]
 800aa2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa30:	4824      	ldr	r0, [pc, #144]	@ (800aac4 <_svfiprintf_r+0x1e8>)
 800aa32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aa36:	2206      	movs	r2, #6
 800aa38:	f7f5 fbca 	bl	80001d0 <memchr>
 800aa3c:	2800      	cmp	r0, #0
 800aa3e:	d036      	beq.n	800aaae <_svfiprintf_r+0x1d2>
 800aa40:	4b21      	ldr	r3, [pc, #132]	@ (800aac8 <_svfiprintf_r+0x1ec>)
 800aa42:	bb1b      	cbnz	r3, 800aa8c <_svfiprintf_r+0x1b0>
 800aa44:	9b03      	ldr	r3, [sp, #12]
 800aa46:	3307      	adds	r3, #7
 800aa48:	f023 0307 	bic.w	r3, r3, #7
 800aa4c:	3308      	adds	r3, #8
 800aa4e:	9303      	str	r3, [sp, #12]
 800aa50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa52:	4433      	add	r3, r6
 800aa54:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa56:	e76a      	b.n	800a92e <_svfiprintf_r+0x52>
 800aa58:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa5c:	460c      	mov	r4, r1
 800aa5e:	2001      	movs	r0, #1
 800aa60:	e7a8      	b.n	800a9b4 <_svfiprintf_r+0xd8>
 800aa62:	2300      	movs	r3, #0
 800aa64:	3401      	adds	r4, #1
 800aa66:	9305      	str	r3, [sp, #20]
 800aa68:	4619      	mov	r1, r3
 800aa6a:	f04f 0c0a 	mov.w	ip, #10
 800aa6e:	4620      	mov	r0, r4
 800aa70:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa74:	3a30      	subs	r2, #48	@ 0x30
 800aa76:	2a09      	cmp	r2, #9
 800aa78:	d903      	bls.n	800aa82 <_svfiprintf_r+0x1a6>
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d0c6      	beq.n	800aa0c <_svfiprintf_r+0x130>
 800aa7e:	9105      	str	r1, [sp, #20]
 800aa80:	e7c4      	b.n	800aa0c <_svfiprintf_r+0x130>
 800aa82:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa86:	4604      	mov	r4, r0
 800aa88:	2301      	movs	r3, #1
 800aa8a:	e7f0      	b.n	800aa6e <_svfiprintf_r+0x192>
 800aa8c:	ab03      	add	r3, sp, #12
 800aa8e:	9300      	str	r3, [sp, #0]
 800aa90:	462a      	mov	r2, r5
 800aa92:	4b0e      	ldr	r3, [pc, #56]	@ (800aacc <_svfiprintf_r+0x1f0>)
 800aa94:	a904      	add	r1, sp, #16
 800aa96:	4638      	mov	r0, r7
 800aa98:	f7fc ff3c 	bl	8007914 <_printf_float>
 800aa9c:	1c42      	adds	r2, r0, #1
 800aa9e:	4606      	mov	r6, r0
 800aaa0:	d1d6      	bne.n	800aa50 <_svfiprintf_r+0x174>
 800aaa2:	89ab      	ldrh	r3, [r5, #12]
 800aaa4:	065b      	lsls	r3, r3, #25
 800aaa6:	f53f af2d 	bmi.w	800a904 <_svfiprintf_r+0x28>
 800aaaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aaac:	e72c      	b.n	800a908 <_svfiprintf_r+0x2c>
 800aaae:	ab03      	add	r3, sp, #12
 800aab0:	9300      	str	r3, [sp, #0]
 800aab2:	462a      	mov	r2, r5
 800aab4:	4b05      	ldr	r3, [pc, #20]	@ (800aacc <_svfiprintf_r+0x1f0>)
 800aab6:	a904      	add	r1, sp, #16
 800aab8:	4638      	mov	r0, r7
 800aaba:	f7fd f9c3 	bl	8007e44 <_printf_i>
 800aabe:	e7ed      	b.n	800aa9c <_svfiprintf_r+0x1c0>
 800aac0:	0800bad9 	.word	0x0800bad9
 800aac4:	0800bae3 	.word	0x0800bae3
 800aac8:	08007915 	.word	0x08007915
 800aacc:	0800a827 	.word	0x0800a827
 800aad0:	0800badf 	.word	0x0800badf

0800aad4 <__sfputc_r>:
 800aad4:	6893      	ldr	r3, [r2, #8]
 800aad6:	3b01      	subs	r3, #1
 800aad8:	2b00      	cmp	r3, #0
 800aada:	b410      	push	{r4}
 800aadc:	6093      	str	r3, [r2, #8]
 800aade:	da08      	bge.n	800aaf2 <__sfputc_r+0x1e>
 800aae0:	6994      	ldr	r4, [r2, #24]
 800aae2:	42a3      	cmp	r3, r4
 800aae4:	db01      	blt.n	800aaea <__sfputc_r+0x16>
 800aae6:	290a      	cmp	r1, #10
 800aae8:	d103      	bne.n	800aaf2 <__sfputc_r+0x1e>
 800aaea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aaee:	f000 b9df 	b.w	800aeb0 <__swbuf_r>
 800aaf2:	6813      	ldr	r3, [r2, #0]
 800aaf4:	1c58      	adds	r0, r3, #1
 800aaf6:	6010      	str	r0, [r2, #0]
 800aaf8:	7019      	strb	r1, [r3, #0]
 800aafa:	4608      	mov	r0, r1
 800aafc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab00:	4770      	bx	lr

0800ab02 <__sfputs_r>:
 800ab02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab04:	4606      	mov	r6, r0
 800ab06:	460f      	mov	r7, r1
 800ab08:	4614      	mov	r4, r2
 800ab0a:	18d5      	adds	r5, r2, r3
 800ab0c:	42ac      	cmp	r4, r5
 800ab0e:	d101      	bne.n	800ab14 <__sfputs_r+0x12>
 800ab10:	2000      	movs	r0, #0
 800ab12:	e007      	b.n	800ab24 <__sfputs_r+0x22>
 800ab14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab18:	463a      	mov	r2, r7
 800ab1a:	4630      	mov	r0, r6
 800ab1c:	f7ff ffda 	bl	800aad4 <__sfputc_r>
 800ab20:	1c43      	adds	r3, r0, #1
 800ab22:	d1f3      	bne.n	800ab0c <__sfputs_r+0xa>
 800ab24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ab28 <_vfiprintf_r>:
 800ab28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab2c:	460d      	mov	r5, r1
 800ab2e:	b09d      	sub	sp, #116	@ 0x74
 800ab30:	4614      	mov	r4, r2
 800ab32:	4698      	mov	r8, r3
 800ab34:	4606      	mov	r6, r0
 800ab36:	b118      	cbz	r0, 800ab40 <_vfiprintf_r+0x18>
 800ab38:	6a03      	ldr	r3, [r0, #32]
 800ab3a:	b90b      	cbnz	r3, 800ab40 <_vfiprintf_r+0x18>
 800ab3c:	f7fd fd42 	bl	80085c4 <__sinit>
 800ab40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ab42:	07d9      	lsls	r1, r3, #31
 800ab44:	d405      	bmi.n	800ab52 <_vfiprintf_r+0x2a>
 800ab46:	89ab      	ldrh	r3, [r5, #12]
 800ab48:	059a      	lsls	r2, r3, #22
 800ab4a:	d402      	bmi.n	800ab52 <_vfiprintf_r+0x2a>
 800ab4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ab4e:	f7fd fe74 	bl	800883a <__retarget_lock_acquire_recursive>
 800ab52:	89ab      	ldrh	r3, [r5, #12]
 800ab54:	071b      	lsls	r3, r3, #28
 800ab56:	d501      	bpl.n	800ab5c <_vfiprintf_r+0x34>
 800ab58:	692b      	ldr	r3, [r5, #16]
 800ab5a:	b99b      	cbnz	r3, 800ab84 <_vfiprintf_r+0x5c>
 800ab5c:	4629      	mov	r1, r5
 800ab5e:	4630      	mov	r0, r6
 800ab60:	f000 f9e4 	bl	800af2c <__swsetup_r>
 800ab64:	b170      	cbz	r0, 800ab84 <_vfiprintf_r+0x5c>
 800ab66:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ab68:	07dc      	lsls	r4, r3, #31
 800ab6a:	d504      	bpl.n	800ab76 <_vfiprintf_r+0x4e>
 800ab6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab70:	b01d      	add	sp, #116	@ 0x74
 800ab72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab76:	89ab      	ldrh	r3, [r5, #12]
 800ab78:	0598      	lsls	r0, r3, #22
 800ab7a:	d4f7      	bmi.n	800ab6c <_vfiprintf_r+0x44>
 800ab7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ab7e:	f7fd fe5d 	bl	800883c <__retarget_lock_release_recursive>
 800ab82:	e7f3      	b.n	800ab6c <_vfiprintf_r+0x44>
 800ab84:	2300      	movs	r3, #0
 800ab86:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab88:	2320      	movs	r3, #32
 800ab8a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ab8e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab92:	2330      	movs	r3, #48	@ 0x30
 800ab94:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ad44 <_vfiprintf_r+0x21c>
 800ab98:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ab9c:	f04f 0901 	mov.w	r9, #1
 800aba0:	4623      	mov	r3, r4
 800aba2:	469a      	mov	sl, r3
 800aba4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aba8:	b10a      	cbz	r2, 800abae <_vfiprintf_r+0x86>
 800abaa:	2a25      	cmp	r2, #37	@ 0x25
 800abac:	d1f9      	bne.n	800aba2 <_vfiprintf_r+0x7a>
 800abae:	ebba 0b04 	subs.w	fp, sl, r4
 800abb2:	d00b      	beq.n	800abcc <_vfiprintf_r+0xa4>
 800abb4:	465b      	mov	r3, fp
 800abb6:	4622      	mov	r2, r4
 800abb8:	4629      	mov	r1, r5
 800abba:	4630      	mov	r0, r6
 800abbc:	f7ff ffa1 	bl	800ab02 <__sfputs_r>
 800abc0:	3001      	adds	r0, #1
 800abc2:	f000 80a7 	beq.w	800ad14 <_vfiprintf_r+0x1ec>
 800abc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abc8:	445a      	add	r2, fp
 800abca:	9209      	str	r2, [sp, #36]	@ 0x24
 800abcc:	f89a 3000 	ldrb.w	r3, [sl]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	f000 809f 	beq.w	800ad14 <_vfiprintf_r+0x1ec>
 800abd6:	2300      	movs	r3, #0
 800abd8:	f04f 32ff 	mov.w	r2, #4294967295
 800abdc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abe0:	f10a 0a01 	add.w	sl, sl, #1
 800abe4:	9304      	str	r3, [sp, #16]
 800abe6:	9307      	str	r3, [sp, #28]
 800abe8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800abec:	931a      	str	r3, [sp, #104]	@ 0x68
 800abee:	4654      	mov	r4, sl
 800abf0:	2205      	movs	r2, #5
 800abf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abf6:	4853      	ldr	r0, [pc, #332]	@ (800ad44 <_vfiprintf_r+0x21c>)
 800abf8:	f7f5 faea 	bl	80001d0 <memchr>
 800abfc:	9a04      	ldr	r2, [sp, #16]
 800abfe:	b9d8      	cbnz	r0, 800ac38 <_vfiprintf_r+0x110>
 800ac00:	06d1      	lsls	r1, r2, #27
 800ac02:	bf44      	itt	mi
 800ac04:	2320      	movmi	r3, #32
 800ac06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac0a:	0713      	lsls	r3, r2, #28
 800ac0c:	bf44      	itt	mi
 800ac0e:	232b      	movmi	r3, #43	@ 0x2b
 800ac10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac14:	f89a 3000 	ldrb.w	r3, [sl]
 800ac18:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac1a:	d015      	beq.n	800ac48 <_vfiprintf_r+0x120>
 800ac1c:	9a07      	ldr	r2, [sp, #28]
 800ac1e:	4654      	mov	r4, sl
 800ac20:	2000      	movs	r0, #0
 800ac22:	f04f 0c0a 	mov.w	ip, #10
 800ac26:	4621      	mov	r1, r4
 800ac28:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac2c:	3b30      	subs	r3, #48	@ 0x30
 800ac2e:	2b09      	cmp	r3, #9
 800ac30:	d94b      	bls.n	800acca <_vfiprintf_r+0x1a2>
 800ac32:	b1b0      	cbz	r0, 800ac62 <_vfiprintf_r+0x13a>
 800ac34:	9207      	str	r2, [sp, #28]
 800ac36:	e014      	b.n	800ac62 <_vfiprintf_r+0x13a>
 800ac38:	eba0 0308 	sub.w	r3, r0, r8
 800ac3c:	fa09 f303 	lsl.w	r3, r9, r3
 800ac40:	4313      	orrs	r3, r2
 800ac42:	9304      	str	r3, [sp, #16]
 800ac44:	46a2      	mov	sl, r4
 800ac46:	e7d2      	b.n	800abee <_vfiprintf_r+0xc6>
 800ac48:	9b03      	ldr	r3, [sp, #12]
 800ac4a:	1d19      	adds	r1, r3, #4
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	9103      	str	r1, [sp, #12]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	bfbb      	ittet	lt
 800ac54:	425b      	neglt	r3, r3
 800ac56:	f042 0202 	orrlt.w	r2, r2, #2
 800ac5a:	9307      	strge	r3, [sp, #28]
 800ac5c:	9307      	strlt	r3, [sp, #28]
 800ac5e:	bfb8      	it	lt
 800ac60:	9204      	strlt	r2, [sp, #16]
 800ac62:	7823      	ldrb	r3, [r4, #0]
 800ac64:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac66:	d10a      	bne.n	800ac7e <_vfiprintf_r+0x156>
 800ac68:	7863      	ldrb	r3, [r4, #1]
 800ac6a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac6c:	d132      	bne.n	800acd4 <_vfiprintf_r+0x1ac>
 800ac6e:	9b03      	ldr	r3, [sp, #12]
 800ac70:	1d1a      	adds	r2, r3, #4
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	9203      	str	r2, [sp, #12]
 800ac76:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ac7a:	3402      	adds	r4, #2
 800ac7c:	9305      	str	r3, [sp, #20]
 800ac7e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ad54 <_vfiprintf_r+0x22c>
 800ac82:	7821      	ldrb	r1, [r4, #0]
 800ac84:	2203      	movs	r2, #3
 800ac86:	4650      	mov	r0, sl
 800ac88:	f7f5 faa2 	bl	80001d0 <memchr>
 800ac8c:	b138      	cbz	r0, 800ac9e <_vfiprintf_r+0x176>
 800ac8e:	9b04      	ldr	r3, [sp, #16]
 800ac90:	eba0 000a 	sub.w	r0, r0, sl
 800ac94:	2240      	movs	r2, #64	@ 0x40
 800ac96:	4082      	lsls	r2, r0
 800ac98:	4313      	orrs	r3, r2
 800ac9a:	3401      	adds	r4, #1
 800ac9c:	9304      	str	r3, [sp, #16]
 800ac9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aca2:	4829      	ldr	r0, [pc, #164]	@ (800ad48 <_vfiprintf_r+0x220>)
 800aca4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aca8:	2206      	movs	r2, #6
 800acaa:	f7f5 fa91 	bl	80001d0 <memchr>
 800acae:	2800      	cmp	r0, #0
 800acb0:	d03f      	beq.n	800ad32 <_vfiprintf_r+0x20a>
 800acb2:	4b26      	ldr	r3, [pc, #152]	@ (800ad4c <_vfiprintf_r+0x224>)
 800acb4:	bb1b      	cbnz	r3, 800acfe <_vfiprintf_r+0x1d6>
 800acb6:	9b03      	ldr	r3, [sp, #12]
 800acb8:	3307      	adds	r3, #7
 800acba:	f023 0307 	bic.w	r3, r3, #7
 800acbe:	3308      	adds	r3, #8
 800acc0:	9303      	str	r3, [sp, #12]
 800acc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acc4:	443b      	add	r3, r7
 800acc6:	9309      	str	r3, [sp, #36]	@ 0x24
 800acc8:	e76a      	b.n	800aba0 <_vfiprintf_r+0x78>
 800acca:	fb0c 3202 	mla	r2, ip, r2, r3
 800acce:	460c      	mov	r4, r1
 800acd0:	2001      	movs	r0, #1
 800acd2:	e7a8      	b.n	800ac26 <_vfiprintf_r+0xfe>
 800acd4:	2300      	movs	r3, #0
 800acd6:	3401      	adds	r4, #1
 800acd8:	9305      	str	r3, [sp, #20]
 800acda:	4619      	mov	r1, r3
 800acdc:	f04f 0c0a 	mov.w	ip, #10
 800ace0:	4620      	mov	r0, r4
 800ace2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ace6:	3a30      	subs	r2, #48	@ 0x30
 800ace8:	2a09      	cmp	r2, #9
 800acea:	d903      	bls.n	800acf4 <_vfiprintf_r+0x1cc>
 800acec:	2b00      	cmp	r3, #0
 800acee:	d0c6      	beq.n	800ac7e <_vfiprintf_r+0x156>
 800acf0:	9105      	str	r1, [sp, #20]
 800acf2:	e7c4      	b.n	800ac7e <_vfiprintf_r+0x156>
 800acf4:	fb0c 2101 	mla	r1, ip, r1, r2
 800acf8:	4604      	mov	r4, r0
 800acfa:	2301      	movs	r3, #1
 800acfc:	e7f0      	b.n	800ace0 <_vfiprintf_r+0x1b8>
 800acfe:	ab03      	add	r3, sp, #12
 800ad00:	9300      	str	r3, [sp, #0]
 800ad02:	462a      	mov	r2, r5
 800ad04:	4b12      	ldr	r3, [pc, #72]	@ (800ad50 <_vfiprintf_r+0x228>)
 800ad06:	a904      	add	r1, sp, #16
 800ad08:	4630      	mov	r0, r6
 800ad0a:	f7fc fe03 	bl	8007914 <_printf_float>
 800ad0e:	4607      	mov	r7, r0
 800ad10:	1c78      	adds	r0, r7, #1
 800ad12:	d1d6      	bne.n	800acc2 <_vfiprintf_r+0x19a>
 800ad14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad16:	07d9      	lsls	r1, r3, #31
 800ad18:	d405      	bmi.n	800ad26 <_vfiprintf_r+0x1fe>
 800ad1a:	89ab      	ldrh	r3, [r5, #12]
 800ad1c:	059a      	lsls	r2, r3, #22
 800ad1e:	d402      	bmi.n	800ad26 <_vfiprintf_r+0x1fe>
 800ad20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad22:	f7fd fd8b 	bl	800883c <__retarget_lock_release_recursive>
 800ad26:	89ab      	ldrh	r3, [r5, #12]
 800ad28:	065b      	lsls	r3, r3, #25
 800ad2a:	f53f af1f 	bmi.w	800ab6c <_vfiprintf_r+0x44>
 800ad2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad30:	e71e      	b.n	800ab70 <_vfiprintf_r+0x48>
 800ad32:	ab03      	add	r3, sp, #12
 800ad34:	9300      	str	r3, [sp, #0]
 800ad36:	462a      	mov	r2, r5
 800ad38:	4b05      	ldr	r3, [pc, #20]	@ (800ad50 <_vfiprintf_r+0x228>)
 800ad3a:	a904      	add	r1, sp, #16
 800ad3c:	4630      	mov	r0, r6
 800ad3e:	f7fd f881 	bl	8007e44 <_printf_i>
 800ad42:	e7e4      	b.n	800ad0e <_vfiprintf_r+0x1e6>
 800ad44:	0800bad9 	.word	0x0800bad9
 800ad48:	0800bae3 	.word	0x0800bae3
 800ad4c:	08007915 	.word	0x08007915
 800ad50:	0800ab03 	.word	0x0800ab03
 800ad54:	0800badf 	.word	0x0800badf

0800ad58 <__sflush_r>:
 800ad58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ad5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad60:	0716      	lsls	r6, r2, #28
 800ad62:	4605      	mov	r5, r0
 800ad64:	460c      	mov	r4, r1
 800ad66:	d454      	bmi.n	800ae12 <__sflush_r+0xba>
 800ad68:	684b      	ldr	r3, [r1, #4]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	dc02      	bgt.n	800ad74 <__sflush_r+0x1c>
 800ad6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	dd48      	ble.n	800ae06 <__sflush_r+0xae>
 800ad74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ad76:	2e00      	cmp	r6, #0
 800ad78:	d045      	beq.n	800ae06 <__sflush_r+0xae>
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ad80:	682f      	ldr	r7, [r5, #0]
 800ad82:	6a21      	ldr	r1, [r4, #32]
 800ad84:	602b      	str	r3, [r5, #0]
 800ad86:	d030      	beq.n	800adea <__sflush_r+0x92>
 800ad88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ad8a:	89a3      	ldrh	r3, [r4, #12]
 800ad8c:	0759      	lsls	r1, r3, #29
 800ad8e:	d505      	bpl.n	800ad9c <__sflush_r+0x44>
 800ad90:	6863      	ldr	r3, [r4, #4]
 800ad92:	1ad2      	subs	r2, r2, r3
 800ad94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ad96:	b10b      	cbz	r3, 800ad9c <__sflush_r+0x44>
 800ad98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ad9a:	1ad2      	subs	r2, r2, r3
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ada0:	6a21      	ldr	r1, [r4, #32]
 800ada2:	4628      	mov	r0, r5
 800ada4:	47b0      	blx	r6
 800ada6:	1c43      	adds	r3, r0, #1
 800ada8:	89a3      	ldrh	r3, [r4, #12]
 800adaa:	d106      	bne.n	800adba <__sflush_r+0x62>
 800adac:	6829      	ldr	r1, [r5, #0]
 800adae:	291d      	cmp	r1, #29
 800adb0:	d82b      	bhi.n	800ae0a <__sflush_r+0xb2>
 800adb2:	4a2a      	ldr	r2, [pc, #168]	@ (800ae5c <__sflush_r+0x104>)
 800adb4:	410a      	asrs	r2, r1
 800adb6:	07d6      	lsls	r6, r2, #31
 800adb8:	d427      	bmi.n	800ae0a <__sflush_r+0xb2>
 800adba:	2200      	movs	r2, #0
 800adbc:	6062      	str	r2, [r4, #4]
 800adbe:	04d9      	lsls	r1, r3, #19
 800adc0:	6922      	ldr	r2, [r4, #16]
 800adc2:	6022      	str	r2, [r4, #0]
 800adc4:	d504      	bpl.n	800add0 <__sflush_r+0x78>
 800adc6:	1c42      	adds	r2, r0, #1
 800adc8:	d101      	bne.n	800adce <__sflush_r+0x76>
 800adca:	682b      	ldr	r3, [r5, #0]
 800adcc:	b903      	cbnz	r3, 800add0 <__sflush_r+0x78>
 800adce:	6560      	str	r0, [r4, #84]	@ 0x54
 800add0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800add2:	602f      	str	r7, [r5, #0]
 800add4:	b1b9      	cbz	r1, 800ae06 <__sflush_r+0xae>
 800add6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800adda:	4299      	cmp	r1, r3
 800addc:	d002      	beq.n	800ade4 <__sflush_r+0x8c>
 800adde:	4628      	mov	r0, r5
 800ade0:	f7fe fb9a 	bl	8009518 <_free_r>
 800ade4:	2300      	movs	r3, #0
 800ade6:	6363      	str	r3, [r4, #52]	@ 0x34
 800ade8:	e00d      	b.n	800ae06 <__sflush_r+0xae>
 800adea:	2301      	movs	r3, #1
 800adec:	4628      	mov	r0, r5
 800adee:	47b0      	blx	r6
 800adf0:	4602      	mov	r2, r0
 800adf2:	1c50      	adds	r0, r2, #1
 800adf4:	d1c9      	bne.n	800ad8a <__sflush_r+0x32>
 800adf6:	682b      	ldr	r3, [r5, #0]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d0c6      	beq.n	800ad8a <__sflush_r+0x32>
 800adfc:	2b1d      	cmp	r3, #29
 800adfe:	d001      	beq.n	800ae04 <__sflush_r+0xac>
 800ae00:	2b16      	cmp	r3, #22
 800ae02:	d11e      	bne.n	800ae42 <__sflush_r+0xea>
 800ae04:	602f      	str	r7, [r5, #0]
 800ae06:	2000      	movs	r0, #0
 800ae08:	e022      	b.n	800ae50 <__sflush_r+0xf8>
 800ae0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae0e:	b21b      	sxth	r3, r3
 800ae10:	e01b      	b.n	800ae4a <__sflush_r+0xf2>
 800ae12:	690f      	ldr	r7, [r1, #16]
 800ae14:	2f00      	cmp	r7, #0
 800ae16:	d0f6      	beq.n	800ae06 <__sflush_r+0xae>
 800ae18:	0793      	lsls	r3, r2, #30
 800ae1a:	680e      	ldr	r6, [r1, #0]
 800ae1c:	bf08      	it	eq
 800ae1e:	694b      	ldreq	r3, [r1, #20]
 800ae20:	600f      	str	r7, [r1, #0]
 800ae22:	bf18      	it	ne
 800ae24:	2300      	movne	r3, #0
 800ae26:	eba6 0807 	sub.w	r8, r6, r7
 800ae2a:	608b      	str	r3, [r1, #8]
 800ae2c:	f1b8 0f00 	cmp.w	r8, #0
 800ae30:	dde9      	ble.n	800ae06 <__sflush_r+0xae>
 800ae32:	6a21      	ldr	r1, [r4, #32]
 800ae34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ae36:	4643      	mov	r3, r8
 800ae38:	463a      	mov	r2, r7
 800ae3a:	4628      	mov	r0, r5
 800ae3c:	47b0      	blx	r6
 800ae3e:	2800      	cmp	r0, #0
 800ae40:	dc08      	bgt.n	800ae54 <__sflush_r+0xfc>
 800ae42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae4a:	81a3      	strh	r3, [r4, #12]
 800ae4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae54:	4407      	add	r7, r0
 800ae56:	eba8 0800 	sub.w	r8, r8, r0
 800ae5a:	e7e7      	b.n	800ae2c <__sflush_r+0xd4>
 800ae5c:	dfbffffe 	.word	0xdfbffffe

0800ae60 <_fflush_r>:
 800ae60:	b538      	push	{r3, r4, r5, lr}
 800ae62:	690b      	ldr	r3, [r1, #16]
 800ae64:	4605      	mov	r5, r0
 800ae66:	460c      	mov	r4, r1
 800ae68:	b913      	cbnz	r3, 800ae70 <_fflush_r+0x10>
 800ae6a:	2500      	movs	r5, #0
 800ae6c:	4628      	mov	r0, r5
 800ae6e:	bd38      	pop	{r3, r4, r5, pc}
 800ae70:	b118      	cbz	r0, 800ae7a <_fflush_r+0x1a>
 800ae72:	6a03      	ldr	r3, [r0, #32]
 800ae74:	b90b      	cbnz	r3, 800ae7a <_fflush_r+0x1a>
 800ae76:	f7fd fba5 	bl	80085c4 <__sinit>
 800ae7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d0f3      	beq.n	800ae6a <_fflush_r+0xa>
 800ae82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ae84:	07d0      	lsls	r0, r2, #31
 800ae86:	d404      	bmi.n	800ae92 <_fflush_r+0x32>
 800ae88:	0599      	lsls	r1, r3, #22
 800ae8a:	d402      	bmi.n	800ae92 <_fflush_r+0x32>
 800ae8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae8e:	f7fd fcd4 	bl	800883a <__retarget_lock_acquire_recursive>
 800ae92:	4628      	mov	r0, r5
 800ae94:	4621      	mov	r1, r4
 800ae96:	f7ff ff5f 	bl	800ad58 <__sflush_r>
 800ae9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ae9c:	07da      	lsls	r2, r3, #31
 800ae9e:	4605      	mov	r5, r0
 800aea0:	d4e4      	bmi.n	800ae6c <_fflush_r+0xc>
 800aea2:	89a3      	ldrh	r3, [r4, #12]
 800aea4:	059b      	lsls	r3, r3, #22
 800aea6:	d4e1      	bmi.n	800ae6c <_fflush_r+0xc>
 800aea8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aeaa:	f7fd fcc7 	bl	800883c <__retarget_lock_release_recursive>
 800aeae:	e7dd      	b.n	800ae6c <_fflush_r+0xc>

0800aeb0 <__swbuf_r>:
 800aeb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeb2:	460e      	mov	r6, r1
 800aeb4:	4614      	mov	r4, r2
 800aeb6:	4605      	mov	r5, r0
 800aeb8:	b118      	cbz	r0, 800aec2 <__swbuf_r+0x12>
 800aeba:	6a03      	ldr	r3, [r0, #32]
 800aebc:	b90b      	cbnz	r3, 800aec2 <__swbuf_r+0x12>
 800aebe:	f7fd fb81 	bl	80085c4 <__sinit>
 800aec2:	69a3      	ldr	r3, [r4, #24]
 800aec4:	60a3      	str	r3, [r4, #8]
 800aec6:	89a3      	ldrh	r3, [r4, #12]
 800aec8:	071a      	lsls	r2, r3, #28
 800aeca:	d501      	bpl.n	800aed0 <__swbuf_r+0x20>
 800aecc:	6923      	ldr	r3, [r4, #16]
 800aece:	b943      	cbnz	r3, 800aee2 <__swbuf_r+0x32>
 800aed0:	4621      	mov	r1, r4
 800aed2:	4628      	mov	r0, r5
 800aed4:	f000 f82a 	bl	800af2c <__swsetup_r>
 800aed8:	b118      	cbz	r0, 800aee2 <__swbuf_r+0x32>
 800aeda:	f04f 37ff 	mov.w	r7, #4294967295
 800aede:	4638      	mov	r0, r7
 800aee0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aee2:	6823      	ldr	r3, [r4, #0]
 800aee4:	6922      	ldr	r2, [r4, #16]
 800aee6:	1a98      	subs	r0, r3, r2
 800aee8:	6963      	ldr	r3, [r4, #20]
 800aeea:	b2f6      	uxtb	r6, r6
 800aeec:	4283      	cmp	r3, r0
 800aeee:	4637      	mov	r7, r6
 800aef0:	dc05      	bgt.n	800aefe <__swbuf_r+0x4e>
 800aef2:	4621      	mov	r1, r4
 800aef4:	4628      	mov	r0, r5
 800aef6:	f7ff ffb3 	bl	800ae60 <_fflush_r>
 800aefa:	2800      	cmp	r0, #0
 800aefc:	d1ed      	bne.n	800aeda <__swbuf_r+0x2a>
 800aefe:	68a3      	ldr	r3, [r4, #8]
 800af00:	3b01      	subs	r3, #1
 800af02:	60a3      	str	r3, [r4, #8]
 800af04:	6823      	ldr	r3, [r4, #0]
 800af06:	1c5a      	adds	r2, r3, #1
 800af08:	6022      	str	r2, [r4, #0]
 800af0a:	701e      	strb	r6, [r3, #0]
 800af0c:	6962      	ldr	r2, [r4, #20]
 800af0e:	1c43      	adds	r3, r0, #1
 800af10:	429a      	cmp	r2, r3
 800af12:	d004      	beq.n	800af1e <__swbuf_r+0x6e>
 800af14:	89a3      	ldrh	r3, [r4, #12]
 800af16:	07db      	lsls	r3, r3, #31
 800af18:	d5e1      	bpl.n	800aede <__swbuf_r+0x2e>
 800af1a:	2e0a      	cmp	r6, #10
 800af1c:	d1df      	bne.n	800aede <__swbuf_r+0x2e>
 800af1e:	4621      	mov	r1, r4
 800af20:	4628      	mov	r0, r5
 800af22:	f7ff ff9d 	bl	800ae60 <_fflush_r>
 800af26:	2800      	cmp	r0, #0
 800af28:	d0d9      	beq.n	800aede <__swbuf_r+0x2e>
 800af2a:	e7d6      	b.n	800aeda <__swbuf_r+0x2a>

0800af2c <__swsetup_r>:
 800af2c:	b538      	push	{r3, r4, r5, lr}
 800af2e:	4b29      	ldr	r3, [pc, #164]	@ (800afd4 <__swsetup_r+0xa8>)
 800af30:	4605      	mov	r5, r0
 800af32:	6818      	ldr	r0, [r3, #0]
 800af34:	460c      	mov	r4, r1
 800af36:	b118      	cbz	r0, 800af40 <__swsetup_r+0x14>
 800af38:	6a03      	ldr	r3, [r0, #32]
 800af3a:	b90b      	cbnz	r3, 800af40 <__swsetup_r+0x14>
 800af3c:	f7fd fb42 	bl	80085c4 <__sinit>
 800af40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af44:	0719      	lsls	r1, r3, #28
 800af46:	d422      	bmi.n	800af8e <__swsetup_r+0x62>
 800af48:	06da      	lsls	r2, r3, #27
 800af4a:	d407      	bmi.n	800af5c <__swsetup_r+0x30>
 800af4c:	2209      	movs	r2, #9
 800af4e:	602a      	str	r2, [r5, #0]
 800af50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af54:	81a3      	strh	r3, [r4, #12]
 800af56:	f04f 30ff 	mov.w	r0, #4294967295
 800af5a:	e033      	b.n	800afc4 <__swsetup_r+0x98>
 800af5c:	0758      	lsls	r0, r3, #29
 800af5e:	d512      	bpl.n	800af86 <__swsetup_r+0x5a>
 800af60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800af62:	b141      	cbz	r1, 800af76 <__swsetup_r+0x4a>
 800af64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800af68:	4299      	cmp	r1, r3
 800af6a:	d002      	beq.n	800af72 <__swsetup_r+0x46>
 800af6c:	4628      	mov	r0, r5
 800af6e:	f7fe fad3 	bl	8009518 <_free_r>
 800af72:	2300      	movs	r3, #0
 800af74:	6363      	str	r3, [r4, #52]	@ 0x34
 800af76:	89a3      	ldrh	r3, [r4, #12]
 800af78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800af7c:	81a3      	strh	r3, [r4, #12]
 800af7e:	2300      	movs	r3, #0
 800af80:	6063      	str	r3, [r4, #4]
 800af82:	6923      	ldr	r3, [r4, #16]
 800af84:	6023      	str	r3, [r4, #0]
 800af86:	89a3      	ldrh	r3, [r4, #12]
 800af88:	f043 0308 	orr.w	r3, r3, #8
 800af8c:	81a3      	strh	r3, [r4, #12]
 800af8e:	6923      	ldr	r3, [r4, #16]
 800af90:	b94b      	cbnz	r3, 800afa6 <__swsetup_r+0x7a>
 800af92:	89a3      	ldrh	r3, [r4, #12]
 800af94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800af98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af9c:	d003      	beq.n	800afa6 <__swsetup_r+0x7a>
 800af9e:	4621      	mov	r1, r4
 800afa0:	4628      	mov	r0, r5
 800afa2:	f000 f8db 	bl	800b15c <__smakebuf_r>
 800afa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afaa:	f013 0201 	ands.w	r2, r3, #1
 800afae:	d00a      	beq.n	800afc6 <__swsetup_r+0x9a>
 800afb0:	2200      	movs	r2, #0
 800afb2:	60a2      	str	r2, [r4, #8]
 800afb4:	6962      	ldr	r2, [r4, #20]
 800afb6:	4252      	negs	r2, r2
 800afb8:	61a2      	str	r2, [r4, #24]
 800afba:	6922      	ldr	r2, [r4, #16]
 800afbc:	b942      	cbnz	r2, 800afd0 <__swsetup_r+0xa4>
 800afbe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800afc2:	d1c5      	bne.n	800af50 <__swsetup_r+0x24>
 800afc4:	bd38      	pop	{r3, r4, r5, pc}
 800afc6:	0799      	lsls	r1, r3, #30
 800afc8:	bf58      	it	pl
 800afca:	6962      	ldrpl	r2, [r4, #20]
 800afcc:	60a2      	str	r2, [r4, #8]
 800afce:	e7f4      	b.n	800afba <__swsetup_r+0x8e>
 800afd0:	2000      	movs	r0, #0
 800afd2:	e7f7      	b.n	800afc4 <__swsetup_r+0x98>
 800afd4:	200001a8 	.word	0x200001a8

0800afd8 <memmove>:
 800afd8:	4288      	cmp	r0, r1
 800afda:	b510      	push	{r4, lr}
 800afdc:	eb01 0402 	add.w	r4, r1, r2
 800afe0:	d902      	bls.n	800afe8 <memmove+0x10>
 800afe2:	4284      	cmp	r4, r0
 800afe4:	4623      	mov	r3, r4
 800afe6:	d807      	bhi.n	800aff8 <memmove+0x20>
 800afe8:	1e43      	subs	r3, r0, #1
 800afea:	42a1      	cmp	r1, r4
 800afec:	d008      	beq.n	800b000 <memmove+0x28>
 800afee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aff2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aff6:	e7f8      	b.n	800afea <memmove+0x12>
 800aff8:	4402      	add	r2, r0
 800affa:	4601      	mov	r1, r0
 800affc:	428a      	cmp	r2, r1
 800affe:	d100      	bne.n	800b002 <memmove+0x2a>
 800b000:	bd10      	pop	{r4, pc}
 800b002:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b006:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b00a:	e7f7      	b.n	800affc <memmove+0x24>

0800b00c <_sbrk_r>:
 800b00c:	b538      	push	{r3, r4, r5, lr}
 800b00e:	4d06      	ldr	r5, [pc, #24]	@ (800b028 <_sbrk_r+0x1c>)
 800b010:	2300      	movs	r3, #0
 800b012:	4604      	mov	r4, r0
 800b014:	4608      	mov	r0, r1
 800b016:	602b      	str	r3, [r5, #0]
 800b018:	f7f7 f946 	bl	80022a8 <_sbrk>
 800b01c:	1c43      	adds	r3, r0, #1
 800b01e:	d102      	bne.n	800b026 <_sbrk_r+0x1a>
 800b020:	682b      	ldr	r3, [r5, #0]
 800b022:	b103      	cbz	r3, 800b026 <_sbrk_r+0x1a>
 800b024:	6023      	str	r3, [r4, #0]
 800b026:	bd38      	pop	{r3, r4, r5, pc}
 800b028:	20000768 	.word	0x20000768

0800b02c <__assert_func>:
 800b02c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b02e:	4614      	mov	r4, r2
 800b030:	461a      	mov	r2, r3
 800b032:	4b09      	ldr	r3, [pc, #36]	@ (800b058 <__assert_func+0x2c>)
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	4605      	mov	r5, r0
 800b038:	68d8      	ldr	r0, [r3, #12]
 800b03a:	b954      	cbnz	r4, 800b052 <__assert_func+0x26>
 800b03c:	4b07      	ldr	r3, [pc, #28]	@ (800b05c <__assert_func+0x30>)
 800b03e:	461c      	mov	r4, r3
 800b040:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b044:	9100      	str	r1, [sp, #0]
 800b046:	462b      	mov	r3, r5
 800b048:	4905      	ldr	r1, [pc, #20]	@ (800b060 <__assert_func+0x34>)
 800b04a:	f000 f84f 	bl	800b0ec <fiprintf>
 800b04e:	f000 f8e3 	bl	800b218 <abort>
 800b052:	4b04      	ldr	r3, [pc, #16]	@ (800b064 <__assert_func+0x38>)
 800b054:	e7f4      	b.n	800b040 <__assert_func+0x14>
 800b056:	bf00      	nop
 800b058:	200001a8 	.word	0x200001a8
 800b05c:	0800bb25 	.word	0x0800bb25
 800b060:	0800baf7 	.word	0x0800baf7
 800b064:	0800baea 	.word	0x0800baea

0800b068 <_calloc_r>:
 800b068:	b570      	push	{r4, r5, r6, lr}
 800b06a:	fba1 5402 	umull	r5, r4, r1, r2
 800b06e:	b93c      	cbnz	r4, 800b080 <_calloc_r+0x18>
 800b070:	4629      	mov	r1, r5
 800b072:	f7fe fdff 	bl	8009c74 <_malloc_r>
 800b076:	4606      	mov	r6, r0
 800b078:	b928      	cbnz	r0, 800b086 <_calloc_r+0x1e>
 800b07a:	2600      	movs	r6, #0
 800b07c:	4630      	mov	r0, r6
 800b07e:	bd70      	pop	{r4, r5, r6, pc}
 800b080:	220c      	movs	r2, #12
 800b082:	6002      	str	r2, [r0, #0]
 800b084:	e7f9      	b.n	800b07a <_calloc_r+0x12>
 800b086:	462a      	mov	r2, r5
 800b088:	4621      	mov	r1, r4
 800b08a:	f7fd fb46 	bl	800871a <memset>
 800b08e:	e7f5      	b.n	800b07c <_calloc_r+0x14>

0800b090 <_realloc_r>:
 800b090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b094:	4680      	mov	r8, r0
 800b096:	4615      	mov	r5, r2
 800b098:	460c      	mov	r4, r1
 800b09a:	b921      	cbnz	r1, 800b0a6 <_realloc_r+0x16>
 800b09c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0a0:	4611      	mov	r1, r2
 800b0a2:	f7fe bde7 	b.w	8009c74 <_malloc_r>
 800b0a6:	b92a      	cbnz	r2, 800b0b4 <_realloc_r+0x24>
 800b0a8:	f7fe fa36 	bl	8009518 <_free_r>
 800b0ac:	2400      	movs	r4, #0
 800b0ae:	4620      	mov	r0, r4
 800b0b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0b4:	f000 f8b7 	bl	800b226 <_malloc_usable_size_r>
 800b0b8:	4285      	cmp	r5, r0
 800b0ba:	4606      	mov	r6, r0
 800b0bc:	d802      	bhi.n	800b0c4 <_realloc_r+0x34>
 800b0be:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b0c2:	d8f4      	bhi.n	800b0ae <_realloc_r+0x1e>
 800b0c4:	4629      	mov	r1, r5
 800b0c6:	4640      	mov	r0, r8
 800b0c8:	f7fe fdd4 	bl	8009c74 <_malloc_r>
 800b0cc:	4607      	mov	r7, r0
 800b0ce:	2800      	cmp	r0, #0
 800b0d0:	d0ec      	beq.n	800b0ac <_realloc_r+0x1c>
 800b0d2:	42b5      	cmp	r5, r6
 800b0d4:	462a      	mov	r2, r5
 800b0d6:	4621      	mov	r1, r4
 800b0d8:	bf28      	it	cs
 800b0da:	4632      	movcs	r2, r6
 800b0dc:	f7fd fbaf 	bl	800883e <memcpy>
 800b0e0:	4621      	mov	r1, r4
 800b0e2:	4640      	mov	r0, r8
 800b0e4:	f7fe fa18 	bl	8009518 <_free_r>
 800b0e8:	463c      	mov	r4, r7
 800b0ea:	e7e0      	b.n	800b0ae <_realloc_r+0x1e>

0800b0ec <fiprintf>:
 800b0ec:	b40e      	push	{r1, r2, r3}
 800b0ee:	b503      	push	{r0, r1, lr}
 800b0f0:	4601      	mov	r1, r0
 800b0f2:	ab03      	add	r3, sp, #12
 800b0f4:	4805      	ldr	r0, [pc, #20]	@ (800b10c <fiprintf+0x20>)
 800b0f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0fa:	6800      	ldr	r0, [r0, #0]
 800b0fc:	9301      	str	r3, [sp, #4]
 800b0fe:	f7ff fd13 	bl	800ab28 <_vfiprintf_r>
 800b102:	b002      	add	sp, #8
 800b104:	f85d eb04 	ldr.w	lr, [sp], #4
 800b108:	b003      	add	sp, #12
 800b10a:	4770      	bx	lr
 800b10c:	200001a8 	.word	0x200001a8

0800b110 <__swhatbuf_r>:
 800b110:	b570      	push	{r4, r5, r6, lr}
 800b112:	460c      	mov	r4, r1
 800b114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b118:	2900      	cmp	r1, #0
 800b11a:	b096      	sub	sp, #88	@ 0x58
 800b11c:	4615      	mov	r5, r2
 800b11e:	461e      	mov	r6, r3
 800b120:	da0d      	bge.n	800b13e <__swhatbuf_r+0x2e>
 800b122:	89a3      	ldrh	r3, [r4, #12]
 800b124:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b128:	f04f 0100 	mov.w	r1, #0
 800b12c:	bf14      	ite	ne
 800b12e:	2340      	movne	r3, #64	@ 0x40
 800b130:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b134:	2000      	movs	r0, #0
 800b136:	6031      	str	r1, [r6, #0]
 800b138:	602b      	str	r3, [r5, #0]
 800b13a:	b016      	add	sp, #88	@ 0x58
 800b13c:	bd70      	pop	{r4, r5, r6, pc}
 800b13e:	466a      	mov	r2, sp
 800b140:	f000 f848 	bl	800b1d4 <_fstat_r>
 800b144:	2800      	cmp	r0, #0
 800b146:	dbec      	blt.n	800b122 <__swhatbuf_r+0x12>
 800b148:	9901      	ldr	r1, [sp, #4]
 800b14a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b14e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b152:	4259      	negs	r1, r3
 800b154:	4159      	adcs	r1, r3
 800b156:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b15a:	e7eb      	b.n	800b134 <__swhatbuf_r+0x24>

0800b15c <__smakebuf_r>:
 800b15c:	898b      	ldrh	r3, [r1, #12]
 800b15e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b160:	079d      	lsls	r5, r3, #30
 800b162:	4606      	mov	r6, r0
 800b164:	460c      	mov	r4, r1
 800b166:	d507      	bpl.n	800b178 <__smakebuf_r+0x1c>
 800b168:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b16c:	6023      	str	r3, [r4, #0]
 800b16e:	6123      	str	r3, [r4, #16]
 800b170:	2301      	movs	r3, #1
 800b172:	6163      	str	r3, [r4, #20]
 800b174:	b003      	add	sp, #12
 800b176:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b178:	ab01      	add	r3, sp, #4
 800b17a:	466a      	mov	r2, sp
 800b17c:	f7ff ffc8 	bl	800b110 <__swhatbuf_r>
 800b180:	9f00      	ldr	r7, [sp, #0]
 800b182:	4605      	mov	r5, r0
 800b184:	4639      	mov	r1, r7
 800b186:	4630      	mov	r0, r6
 800b188:	f7fe fd74 	bl	8009c74 <_malloc_r>
 800b18c:	b948      	cbnz	r0, 800b1a2 <__smakebuf_r+0x46>
 800b18e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b192:	059a      	lsls	r2, r3, #22
 800b194:	d4ee      	bmi.n	800b174 <__smakebuf_r+0x18>
 800b196:	f023 0303 	bic.w	r3, r3, #3
 800b19a:	f043 0302 	orr.w	r3, r3, #2
 800b19e:	81a3      	strh	r3, [r4, #12]
 800b1a0:	e7e2      	b.n	800b168 <__smakebuf_r+0xc>
 800b1a2:	89a3      	ldrh	r3, [r4, #12]
 800b1a4:	6020      	str	r0, [r4, #0]
 800b1a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1aa:	81a3      	strh	r3, [r4, #12]
 800b1ac:	9b01      	ldr	r3, [sp, #4]
 800b1ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b1b2:	b15b      	cbz	r3, 800b1cc <__smakebuf_r+0x70>
 800b1b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1b8:	4630      	mov	r0, r6
 800b1ba:	f000 f81d 	bl	800b1f8 <_isatty_r>
 800b1be:	b128      	cbz	r0, 800b1cc <__smakebuf_r+0x70>
 800b1c0:	89a3      	ldrh	r3, [r4, #12]
 800b1c2:	f023 0303 	bic.w	r3, r3, #3
 800b1c6:	f043 0301 	orr.w	r3, r3, #1
 800b1ca:	81a3      	strh	r3, [r4, #12]
 800b1cc:	89a3      	ldrh	r3, [r4, #12]
 800b1ce:	431d      	orrs	r5, r3
 800b1d0:	81a5      	strh	r5, [r4, #12]
 800b1d2:	e7cf      	b.n	800b174 <__smakebuf_r+0x18>

0800b1d4 <_fstat_r>:
 800b1d4:	b538      	push	{r3, r4, r5, lr}
 800b1d6:	4d07      	ldr	r5, [pc, #28]	@ (800b1f4 <_fstat_r+0x20>)
 800b1d8:	2300      	movs	r3, #0
 800b1da:	4604      	mov	r4, r0
 800b1dc:	4608      	mov	r0, r1
 800b1de:	4611      	mov	r1, r2
 800b1e0:	602b      	str	r3, [r5, #0]
 800b1e2:	f7f7 f839 	bl	8002258 <_fstat>
 800b1e6:	1c43      	adds	r3, r0, #1
 800b1e8:	d102      	bne.n	800b1f0 <_fstat_r+0x1c>
 800b1ea:	682b      	ldr	r3, [r5, #0]
 800b1ec:	b103      	cbz	r3, 800b1f0 <_fstat_r+0x1c>
 800b1ee:	6023      	str	r3, [r4, #0]
 800b1f0:	bd38      	pop	{r3, r4, r5, pc}
 800b1f2:	bf00      	nop
 800b1f4:	20000768 	.word	0x20000768

0800b1f8 <_isatty_r>:
 800b1f8:	b538      	push	{r3, r4, r5, lr}
 800b1fa:	4d06      	ldr	r5, [pc, #24]	@ (800b214 <_isatty_r+0x1c>)
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	4604      	mov	r4, r0
 800b200:	4608      	mov	r0, r1
 800b202:	602b      	str	r3, [r5, #0]
 800b204:	f7f7 f838 	bl	8002278 <_isatty>
 800b208:	1c43      	adds	r3, r0, #1
 800b20a:	d102      	bne.n	800b212 <_isatty_r+0x1a>
 800b20c:	682b      	ldr	r3, [r5, #0]
 800b20e:	b103      	cbz	r3, 800b212 <_isatty_r+0x1a>
 800b210:	6023      	str	r3, [r4, #0]
 800b212:	bd38      	pop	{r3, r4, r5, pc}
 800b214:	20000768 	.word	0x20000768

0800b218 <abort>:
 800b218:	b508      	push	{r3, lr}
 800b21a:	2006      	movs	r0, #6
 800b21c:	f000 f834 	bl	800b288 <raise>
 800b220:	2001      	movs	r0, #1
 800b222:	f7f6 ffe5 	bl	80021f0 <_exit>

0800b226 <_malloc_usable_size_r>:
 800b226:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b22a:	1f18      	subs	r0, r3, #4
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	bfbc      	itt	lt
 800b230:	580b      	ldrlt	r3, [r1, r0]
 800b232:	18c0      	addlt	r0, r0, r3
 800b234:	4770      	bx	lr

0800b236 <_raise_r>:
 800b236:	291f      	cmp	r1, #31
 800b238:	b538      	push	{r3, r4, r5, lr}
 800b23a:	4605      	mov	r5, r0
 800b23c:	460c      	mov	r4, r1
 800b23e:	d904      	bls.n	800b24a <_raise_r+0x14>
 800b240:	2316      	movs	r3, #22
 800b242:	6003      	str	r3, [r0, #0]
 800b244:	f04f 30ff 	mov.w	r0, #4294967295
 800b248:	bd38      	pop	{r3, r4, r5, pc}
 800b24a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b24c:	b112      	cbz	r2, 800b254 <_raise_r+0x1e>
 800b24e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b252:	b94b      	cbnz	r3, 800b268 <_raise_r+0x32>
 800b254:	4628      	mov	r0, r5
 800b256:	f000 f831 	bl	800b2bc <_getpid_r>
 800b25a:	4622      	mov	r2, r4
 800b25c:	4601      	mov	r1, r0
 800b25e:	4628      	mov	r0, r5
 800b260:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b264:	f000 b818 	b.w	800b298 <_kill_r>
 800b268:	2b01      	cmp	r3, #1
 800b26a:	d00a      	beq.n	800b282 <_raise_r+0x4c>
 800b26c:	1c59      	adds	r1, r3, #1
 800b26e:	d103      	bne.n	800b278 <_raise_r+0x42>
 800b270:	2316      	movs	r3, #22
 800b272:	6003      	str	r3, [r0, #0]
 800b274:	2001      	movs	r0, #1
 800b276:	e7e7      	b.n	800b248 <_raise_r+0x12>
 800b278:	2100      	movs	r1, #0
 800b27a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b27e:	4620      	mov	r0, r4
 800b280:	4798      	blx	r3
 800b282:	2000      	movs	r0, #0
 800b284:	e7e0      	b.n	800b248 <_raise_r+0x12>
	...

0800b288 <raise>:
 800b288:	4b02      	ldr	r3, [pc, #8]	@ (800b294 <raise+0xc>)
 800b28a:	4601      	mov	r1, r0
 800b28c:	6818      	ldr	r0, [r3, #0]
 800b28e:	f7ff bfd2 	b.w	800b236 <_raise_r>
 800b292:	bf00      	nop
 800b294:	200001a8 	.word	0x200001a8

0800b298 <_kill_r>:
 800b298:	b538      	push	{r3, r4, r5, lr}
 800b29a:	4d07      	ldr	r5, [pc, #28]	@ (800b2b8 <_kill_r+0x20>)
 800b29c:	2300      	movs	r3, #0
 800b29e:	4604      	mov	r4, r0
 800b2a0:	4608      	mov	r0, r1
 800b2a2:	4611      	mov	r1, r2
 800b2a4:	602b      	str	r3, [r5, #0]
 800b2a6:	f7f6 ff93 	bl	80021d0 <_kill>
 800b2aa:	1c43      	adds	r3, r0, #1
 800b2ac:	d102      	bne.n	800b2b4 <_kill_r+0x1c>
 800b2ae:	682b      	ldr	r3, [r5, #0]
 800b2b0:	b103      	cbz	r3, 800b2b4 <_kill_r+0x1c>
 800b2b2:	6023      	str	r3, [r4, #0]
 800b2b4:	bd38      	pop	{r3, r4, r5, pc}
 800b2b6:	bf00      	nop
 800b2b8:	20000768 	.word	0x20000768

0800b2bc <_getpid_r>:
 800b2bc:	f7f6 bf80 	b.w	80021c0 <_getpid>

0800b2c0 <_init>:
 800b2c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2c2:	bf00      	nop
 800b2c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2c6:	bc08      	pop	{r3}
 800b2c8:	469e      	mov	lr, r3
 800b2ca:	4770      	bx	lr

0800b2cc <_fini>:
 800b2cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ce:	bf00      	nop
 800b2d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2d2:	bc08      	pop	{r3}
 800b2d4:	469e      	mov	lr, r3
 800b2d6:	4770      	bx	lr
