Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr  3 16:24:11 2023
| Host         : marcel_002 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.753       -2.887                      4                  276        0.064        0.000                      0                  276        0.833        0.000                       0                   205  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk          {0.000 10.000}       20.000          50.000          
  pixel_clk      {0.000 6.667}        13.333          75.000          
  pll_clkfb_out  {0.000 10.000}       20.000          50.000          
  ser_clk        {0.000 1.333}        2.667           375.000         
virtual_ser_clk  {0.000 1.333}        2.667           374.953         
virtual_sys_clk  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                            7.000        0.000                       0                     1  
  pixel_clk            6.156        0.000                      0                  212        0.193        0.000                      0                  212        6.167        0.000                       0                   175  
  pll_clkfb_out                                                                                                                                                   18.408        0.000                       0                     3  
  ser_clk              0.488        0.000                      0                   28        0.122        0.000                      0                   28        0.833        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pixel_clk        ser_clk                0.031        0.000                      0                   20        0.064        0.000                      0                   20  
ser_clk          virtual_ser_clk       -0.753       -2.887                      4                    4        0.945        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pixel_clk          pixel_clk                9.489        0.000                      0                   32        1.302        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_0/d_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 1.509ns (21.227%)  route 5.600ns (78.773%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.217ns = ( 12.116 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.739    -1.596    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X109Y112       FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDCE (Prop_fdce_C_Q)         0.348    -1.248 r  u_HDMI/u_encoder_0/d_reg2_reg[5]/Q
                         net (fo=10, routed)          0.973    -0.275    u_HDMI/u_encoder_0/p_0_in3_in
    SLICE_X109Y109       LUT3 (Prop_lut3_I1_O)        0.256    -0.019 r  u_HDMI/u_encoder_0/q[8]_i_4/O
                         net (fo=3, routed)           0.701     0.682    u_HDMI/u_encoder_0/q[8]_i_4_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I1_O)        0.275     0.957 r  u_HDMI/u_encoder_0/q[8]_i_2/O
                         net (fo=27, routed)          0.629     1.586    u_HDMI/u_encoder_0/q[8]_i_2_n_0
    SLICE_X111Y108       LUT5 (Prop_lut5_I1_O)        0.105     1.691 r  u_HDMI/u_encoder_0/cnt[4]_i_29/O
                         net (fo=6, routed)           0.518     2.209    u_HDMI/u_encoder_0/cnt[4]_i_29_n_0
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.105     2.314 r  u_HDMI/u_encoder_0/cnt[2]_i_4/O
                         net (fo=14, routed)          0.682     2.996    u_HDMI/u_encoder_0/cnt[2]_i_4_n_0
    SLICE_X112Y108       LUT2 (Prop_lut2_I0_O)        0.105     3.101 r  u_HDMI/u_encoder_0/cnt[4]_i_13__0/O
                         net (fo=2, routed)           0.570     3.671    u_HDMI/u_encoder_0/cnt[4]_i_13__0_n_0
    SLICE_X112Y108       LUT4 (Prop_lut4_I0_O)        0.105     3.776 r  u_HDMI/u_encoder_0/cnt[4]_i_5/O
                         net (fo=5, routed)           0.806     4.582    u_HDMI/u_encoder_0/cnt[4]_i_5_n_0
    SLICE_X111Y106       LUT3 (Prop_lut3_I0_O)        0.105     4.687 r  u_HDMI/u_encoder_0/q[9]_i_2/O
                         net (fo=9, routed)           0.721     5.408    u_HDMI/u_encoder_0/q[9]_i_2_n_0
    SLICE_X111Y110       LUT6 (Prop_lut6_I4_O)        0.105     5.513 r  u_HDMI/u_encoder_0/q[0]_i_1/O
                         net (fo=1, routed)           0.000     5.513    u_HDMI/u_encoder_0/q[0]_i_1_n_0
    SLICE_X111Y110       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.568    12.116    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X111Y110       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[0]/C
                         clock pessimism             -0.438    11.678    
                         clock uncertainty           -0.041    11.637    
    SLICE_X111Y110       FDCE (Setup_fdce_C_D)        0.032    11.669    u_HDMI/u_encoder_0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.669    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_1/d_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 1.912ns (26.944%)  route 5.184ns (73.056%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 12.101 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.610ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.725    -1.610    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X109Y123       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y123       FDCE (Prop_fdce_C_Q)         0.379    -1.231 r  u_HDMI/u_encoder_1/d_reg2_reg[0]/Q
                         net (fo=12, routed)          1.143    -0.088    u_HDMI/u_encoder_1/d_reg2_reg_n_0_[0]
    SLICE_X109Y125       LUT4 (Prop_lut4_I3_O)        0.115     0.027 r  u_HDMI/u_encoder_1/q[3]_i_2__0/O
                         net (fo=4, routed)           0.718     0.745    u_HDMI/u_encoder_1/q[3]_i_2__0_n_0
    SLICE_X108Y124       LUT4 (Prop_lut4_I0_O)        0.288     1.033 r  u_HDMI/u_encoder_1/q[6]_i_2__0/O
                         net (fo=9, routed)           0.489     1.522    u_HDMI/u_encoder_1/q[6]_i_2__0_n_0
    SLICE_X109Y126       LUT5 (Prop_lut5_I4_O)        0.267     1.789 r  u_HDMI/u_encoder_1/q[7]_i_14/O
                         net (fo=4, routed)           0.687     2.476    u_HDMI/u_encoder_1/q[7]_i_14_n_0
    SLICE_X109Y127       LUT6 (Prop_lut6_I2_O)        0.275     2.751 r  u_HDMI/u_encoder_1/q[7]_i_9/O
                         net (fo=3, routed)           0.666     3.417    u_HDMI/u_encoder_1/q[7]_i_9_n_0
    SLICE_X108Y127       LUT2 (Prop_lut2_I0_O)        0.105     3.522 f  u_HDMI/u_encoder_1/cnt[4]_i_21/O
                         net (fo=7, routed)           0.501     4.023    u_HDMI/u_encoder_1/cnt[4]_i_21_n_0
    SLICE_X107Y126       LUT2 (Prop_lut2_I1_O)        0.110     4.133 r  u_HDMI/u_encoder_1/cnt[4]_i_12__0/O
                         net (fo=1, routed)           0.664     4.796    u_HDMI/u_encoder_1/cnt[4]_i_12__0_n_0
    SLICE_X107Y125       LUT6 (Prop_lut6_I2_O)        0.268     5.064 f  u_HDMI/u_encoder_1/cnt[4]_i_3__0/O
                         net (fo=1, routed)           0.317     5.382    u_HDMI/u_encoder_1/cnt[4]_i_3__0_n_0
    SLICE_X107Y125       LUT6 (Prop_lut6_I3_O)        0.105     5.487 r  u_HDMI/u_encoder_1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     5.487    u_HDMI/u_encoder_1/cnt[4]_i_1_n_0
    SLICE_X107Y125       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.553    12.101    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X107Y125       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[4]/C
                         clock pessimism             -0.438    11.663    
                         clock uncertainty           -0.041    11.622    
    SLICE_X107Y125       FDCE (Setup_fdce_C_D)        0.032    11.654    u_HDMI/u_encoder_1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_0/d_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 1.509ns (21.377%)  route 5.550ns (78.623%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.216ns = ( 12.117 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.739    -1.596    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X109Y112       FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDCE (Prop_fdce_C_Q)         0.348    -1.248 r  u_HDMI/u_encoder_0/d_reg2_reg[5]/Q
                         net (fo=10, routed)          0.973    -0.275    u_HDMI/u_encoder_0/p_0_in3_in
    SLICE_X109Y109       LUT3 (Prop_lut3_I1_O)        0.256    -0.019 r  u_HDMI/u_encoder_0/q[8]_i_4/O
                         net (fo=3, routed)           0.701     0.682    u_HDMI/u_encoder_0/q[8]_i_4_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I1_O)        0.275     0.957 r  u_HDMI/u_encoder_0/q[8]_i_2/O
                         net (fo=27, routed)          0.629     1.586    u_HDMI/u_encoder_0/q[8]_i_2_n_0
    SLICE_X111Y108       LUT5 (Prop_lut5_I1_O)        0.105     1.691 r  u_HDMI/u_encoder_0/cnt[4]_i_29/O
                         net (fo=6, routed)           0.518     2.209    u_HDMI/u_encoder_0/cnt[4]_i_29_n_0
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.105     2.314 r  u_HDMI/u_encoder_0/cnt[2]_i_4/O
                         net (fo=14, routed)          0.682     2.996    u_HDMI/u_encoder_0/cnt[2]_i_4_n_0
    SLICE_X112Y108       LUT2 (Prop_lut2_I0_O)        0.105     3.101 r  u_HDMI/u_encoder_0/cnt[4]_i_13__0/O
                         net (fo=2, routed)           0.570     3.671    u_HDMI/u_encoder_0/cnt[4]_i_13__0_n_0
    SLICE_X112Y108       LUT4 (Prop_lut4_I0_O)        0.105     3.776 r  u_HDMI/u_encoder_0/cnt[4]_i_5/O
                         net (fo=5, routed)           0.806     4.582    u_HDMI/u_encoder_0/cnt[4]_i_5_n_0
    SLICE_X111Y106       LUT3 (Prop_lut3_I0_O)        0.105     4.687 r  u_HDMI/u_encoder_0/q[9]_i_2/O
                         net (fo=9, routed)           0.671     5.358    u_HDMI/u_encoder_0/q[9]_i_2_n_0
    SLICE_X111Y109       LUT6 (Prop_lut6_I5_O)        0.105     5.463 r  u_HDMI/u_encoder_0/q[3]_i_1/O
                         net (fo=1, routed)           0.000     5.463    u_HDMI/u_encoder_0/q[3]_i_1_n_0
    SLICE_X111Y109       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.569    12.117    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X111Y109       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[3]/C
                         clock pessimism             -0.438    11.679    
                         clock uncertainty           -0.041    11.638    
    SLICE_X111Y109       FDCE (Setup_fdce_C_D)        0.032    11.670    u_HDMI/u_encoder_0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_0/d_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 1.509ns (21.377%)  route 5.550ns (78.623%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.216ns = ( 12.117 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.739    -1.596    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X109Y112       FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDCE (Prop_fdce_C_Q)         0.348    -1.248 r  u_HDMI/u_encoder_0/d_reg2_reg[5]/Q
                         net (fo=10, routed)          0.973    -0.275    u_HDMI/u_encoder_0/p_0_in3_in
    SLICE_X109Y109       LUT3 (Prop_lut3_I1_O)        0.256    -0.019 r  u_HDMI/u_encoder_0/q[8]_i_4/O
                         net (fo=3, routed)           0.701     0.682    u_HDMI/u_encoder_0/q[8]_i_4_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I1_O)        0.275     0.957 r  u_HDMI/u_encoder_0/q[8]_i_2/O
                         net (fo=27, routed)          0.629     1.586    u_HDMI/u_encoder_0/q[8]_i_2_n_0
    SLICE_X111Y108       LUT5 (Prop_lut5_I1_O)        0.105     1.691 r  u_HDMI/u_encoder_0/cnt[4]_i_29/O
                         net (fo=6, routed)           0.518     2.209    u_HDMI/u_encoder_0/cnt[4]_i_29_n_0
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.105     2.314 r  u_HDMI/u_encoder_0/cnt[2]_i_4/O
                         net (fo=14, routed)          0.682     2.996    u_HDMI/u_encoder_0/cnt[2]_i_4_n_0
    SLICE_X112Y108       LUT2 (Prop_lut2_I0_O)        0.105     3.101 r  u_HDMI/u_encoder_0/cnt[4]_i_13__0/O
                         net (fo=2, routed)           0.570     3.671    u_HDMI/u_encoder_0/cnt[4]_i_13__0_n_0
    SLICE_X112Y108       LUT4 (Prop_lut4_I0_O)        0.105     3.776 r  u_HDMI/u_encoder_0/cnt[4]_i_5/O
                         net (fo=5, routed)           0.806     4.582    u_HDMI/u_encoder_0/cnt[4]_i_5_n_0
    SLICE_X111Y106       LUT3 (Prop_lut3_I0_O)        0.105     4.687 r  u_HDMI/u_encoder_0/q[9]_i_2/O
                         net (fo=9, routed)           0.671     5.358    u_HDMI/u_encoder_0/q[9]_i_2_n_0
    SLICE_X110Y109       LUT6 (Prop_lut6_I4_O)        0.105     5.463 r  u_HDMI/u_encoder_0/q[4]_i_1/O
                         net (fo=1, routed)           0.000     5.463    u_HDMI/u_encoder_0/q[4]_i_1_n_0
    SLICE_X110Y109       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.569    12.117    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X110Y109       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[4]/C
                         clock pessimism             -0.438    11.679    
                         clock uncertainty           -0.041    11.638    
    SLICE_X110Y109       FDCE (Setup_fdce_C_D)        0.032    11.670    u_HDMI/u_encoder_0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_0/d_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 1.510ns (22.099%)  route 5.323ns (77.901%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.216ns = ( 12.117 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.739    -1.596    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X109Y112       FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDCE (Prop_fdce_C_Q)         0.348    -1.248 r  u_HDMI/u_encoder_0/d_reg2_reg[5]/Q
                         net (fo=10, routed)          0.973    -0.275    u_HDMI/u_encoder_0/p_0_in3_in
    SLICE_X109Y109       LUT3 (Prop_lut3_I1_O)        0.256    -0.019 r  u_HDMI/u_encoder_0/q[8]_i_4/O
                         net (fo=3, routed)           0.701     0.682    u_HDMI/u_encoder_0/q[8]_i_4_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I1_O)        0.275     0.957 r  u_HDMI/u_encoder_0/q[8]_i_2/O
                         net (fo=27, routed)          0.629     1.586    u_HDMI/u_encoder_0/q[8]_i_2_n_0
    SLICE_X111Y108       LUT5 (Prop_lut5_I1_O)        0.105     1.691 r  u_HDMI/u_encoder_0/cnt[4]_i_29/O
                         net (fo=6, routed)           0.518     2.209    u_HDMI/u_encoder_0/cnt[4]_i_29_n_0
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.105     2.314 r  u_HDMI/u_encoder_0/cnt[2]_i_4/O
                         net (fo=14, routed)          0.682     2.996    u_HDMI/u_encoder_0/cnt[2]_i_4_n_0
    SLICE_X112Y108       LUT2 (Prop_lut2_I0_O)        0.105     3.101 r  u_HDMI/u_encoder_0/cnt[4]_i_13__0/O
                         net (fo=2, routed)           0.570     3.671    u_HDMI/u_encoder_0/cnt[4]_i_13__0_n_0
    SLICE_X112Y108       LUT4 (Prop_lut4_I0_O)        0.105     3.776 r  u_HDMI/u_encoder_0/cnt[4]_i_5/O
                         net (fo=5, routed)           0.546     4.322    u_HDMI/u_encoder_0/cnt[4]_i_5_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.105     4.427 f  u_HDMI/u_encoder_0/cnt[2]_i_3__1/O
                         net (fo=1, routed)           0.446     4.872    u_HDMI/u_encoder_0/cnt[2]_i_3__1_n_0
    SLICE_X112Y108       LUT5 (Prop_lut5_I4_O)        0.106     4.978 r  u_HDMI/u_encoder_0/cnt[2]_i_1/O
                         net (fo=1, routed)           0.259     5.237    u_HDMI/u_encoder_0/cnt[2]_i_1_n_0
    SLICE_X112Y108       FDCE                                         r  u_HDMI/u_encoder_0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.569    12.117    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X112Y108       FDCE                                         r  u_HDMI/u_encoder_0/cnt_reg[2]/C
                         clock pessimism             -0.438    11.679    
                         clock uncertainty           -0.041    11.638    
    SLICE_X112Y108       FDCE (Setup_fdce_C_D)       -0.193    11.445    u_HDMI/u_encoder_0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.445    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_0/d_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 1.509ns (21.390%)  route 5.546ns (78.610%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.216ns = ( 12.117 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.739    -1.596    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X109Y112       FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDCE (Prop_fdce_C_Q)         0.348    -1.248 r  u_HDMI/u_encoder_0/d_reg2_reg[5]/Q
                         net (fo=10, routed)          0.973    -0.275    u_HDMI/u_encoder_0/p_0_in3_in
    SLICE_X109Y109       LUT3 (Prop_lut3_I1_O)        0.256    -0.019 r  u_HDMI/u_encoder_0/q[8]_i_4/O
                         net (fo=3, routed)           0.701     0.682    u_HDMI/u_encoder_0/q[8]_i_4_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I1_O)        0.275     0.957 r  u_HDMI/u_encoder_0/q[8]_i_2/O
                         net (fo=27, routed)          0.629     1.586    u_HDMI/u_encoder_0/q[8]_i_2_n_0
    SLICE_X111Y108       LUT5 (Prop_lut5_I1_O)        0.105     1.691 r  u_HDMI/u_encoder_0/cnt[4]_i_29/O
                         net (fo=6, routed)           0.518     2.209    u_HDMI/u_encoder_0/cnt[4]_i_29_n_0
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.105     2.314 r  u_HDMI/u_encoder_0/cnt[2]_i_4/O
                         net (fo=14, routed)          0.682     2.996    u_HDMI/u_encoder_0/cnt[2]_i_4_n_0
    SLICE_X112Y108       LUT2 (Prop_lut2_I0_O)        0.105     3.101 r  u_HDMI/u_encoder_0/cnt[4]_i_13__0/O
                         net (fo=2, routed)           0.570     3.671    u_HDMI/u_encoder_0/cnt[4]_i_13__0_n_0
    SLICE_X112Y108       LUT4 (Prop_lut4_I0_O)        0.105     3.776 r  u_HDMI/u_encoder_0/cnt[4]_i_5/O
                         net (fo=5, routed)           0.806     4.582    u_HDMI/u_encoder_0/cnt[4]_i_5_n_0
    SLICE_X111Y106       LUT3 (Prop_lut3_I0_O)        0.105     4.687 r  u_HDMI/u_encoder_0/q[9]_i_2/O
                         net (fo=9, routed)           0.667     5.354    u_HDMI/u_encoder_0/q[9]_i_2_n_0
    SLICE_X111Y109       LUT6 (Prop_lut6_I4_O)        0.105     5.459 r  u_HDMI/u_encoder_0/q[1]_i_1/O
                         net (fo=1, routed)           0.000     5.459    u_HDMI/u_encoder_0/q[1]_i_1_n_0
    SLICE_X111Y109       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.569    12.117    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X111Y109       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[1]/C
                         clock pessimism             -0.438    11.679    
                         clock uncertainty           -0.041    11.638    
    SLICE_X111Y109       FDCE (Setup_fdce_C_D)        0.030    11.668    u_HDMI/u_encoder_0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_1/d_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 1.744ns (24.756%)  route 5.301ns (75.244%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 12.101 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.610ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.725    -1.610    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X109Y123       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y123       FDCE (Prop_fdce_C_Q)         0.379    -1.231 r  u_HDMI/u_encoder_1/d_reg2_reg[0]/Q
                         net (fo=12, routed)          1.143    -0.088    u_HDMI/u_encoder_1/d_reg2_reg_n_0_[0]
    SLICE_X109Y125       LUT4 (Prop_lut4_I3_O)        0.115     0.027 r  u_HDMI/u_encoder_1/q[3]_i_2__0/O
                         net (fo=4, routed)           0.718     0.745    u_HDMI/u_encoder_1/q[3]_i_2__0_n_0
    SLICE_X108Y124       LUT4 (Prop_lut4_I0_O)        0.288     1.033 r  u_HDMI/u_encoder_1/q[6]_i_2__0/O
                         net (fo=9, routed)           0.489     1.522    u_HDMI/u_encoder_1/q[6]_i_2__0_n_0
    SLICE_X109Y126       LUT5 (Prop_lut5_I4_O)        0.267     1.789 r  u_HDMI/u_encoder_1/q[7]_i_14/O
                         net (fo=4, routed)           0.687     2.476    u_HDMI/u_encoder_1/q[7]_i_14_n_0
    SLICE_X109Y127       LUT6 (Prop_lut6_I2_O)        0.275     2.751 r  u_HDMI/u_encoder_1/q[7]_i_9/O
                         net (fo=3, routed)           0.666     3.417    u_HDMI/u_encoder_1/q[7]_i_9_n_0
    SLICE_X108Y127       LUT2 (Prop_lut2_I0_O)        0.105     3.522 r  u_HDMI/u_encoder_1/cnt[4]_i_21/O
                         net (fo=7, routed)           0.507     4.029    u_HDMI/u_encoder_1/cnt[4]_i_21_n_0
    SLICE_X106Y127       LUT6 (Prop_lut6_I0_O)        0.105     4.134 r  u_HDMI/u_encoder_1/cnt[4]_i_17/O
                         net (fo=2, routed)           0.696     4.830    u_HDMI/u_encoder_1/cnt[4]_i_17_n_0
    SLICE_X107Y126       LUT6 (Prop_lut6_I0_O)        0.105     4.935 f  u_HDMI/u_encoder_1/cnt[3]_i_4__0/O
                         net (fo=1, routed)           0.395     5.330    u_HDMI/u_encoder_1/cnt[3]_i_4__0_n_0
    SLICE_X107Y125       LUT5 (Prop_lut5_I4_O)        0.105     5.435 r  u_HDMI/u_encoder_1/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.435    u_HDMI/u_encoder_1/cnt[3]_i_1__0_n_0
    SLICE_X107Y125       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.553    12.101    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X107Y125       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[3]/C
                         clock pessimism             -0.438    11.663    
                         clock uncertainty           -0.041    11.622    
    SLICE_X107Y125       FDCE (Setup_fdce_C_D)        0.032    11.654    u_HDMI/u_encoder_1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_0/d_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 1.509ns (21.557%)  route 5.491ns (78.443%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.217ns = ( 12.116 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.739    -1.596    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X109Y112       FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDCE (Prop_fdce_C_Q)         0.348    -1.248 r  u_HDMI/u_encoder_0/d_reg2_reg[5]/Q
                         net (fo=10, routed)          0.973    -0.275    u_HDMI/u_encoder_0/p_0_in3_in
    SLICE_X109Y109       LUT3 (Prop_lut3_I1_O)        0.256    -0.019 r  u_HDMI/u_encoder_0/q[8]_i_4/O
                         net (fo=3, routed)           0.701     0.682    u_HDMI/u_encoder_0/q[8]_i_4_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I1_O)        0.275     0.957 r  u_HDMI/u_encoder_0/q[8]_i_2/O
                         net (fo=27, routed)          0.629     1.586    u_HDMI/u_encoder_0/q[8]_i_2_n_0
    SLICE_X111Y108       LUT5 (Prop_lut5_I1_O)        0.105     1.691 r  u_HDMI/u_encoder_0/cnt[4]_i_29/O
                         net (fo=6, routed)           0.518     2.209    u_HDMI/u_encoder_0/cnt[4]_i_29_n_0
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.105     2.314 r  u_HDMI/u_encoder_0/cnt[2]_i_4/O
                         net (fo=14, routed)          0.682     2.996    u_HDMI/u_encoder_0/cnt[2]_i_4_n_0
    SLICE_X112Y108       LUT2 (Prop_lut2_I0_O)        0.105     3.101 r  u_HDMI/u_encoder_0/cnt[4]_i_13__0/O
                         net (fo=2, routed)           0.570     3.671    u_HDMI/u_encoder_0/cnt[4]_i_13__0_n_0
    SLICE_X112Y108       LUT4 (Prop_lut4_I0_O)        0.105     3.776 r  u_HDMI/u_encoder_0/cnt[4]_i_5/O
                         net (fo=5, routed)           0.806     4.582    u_HDMI/u_encoder_0/cnt[4]_i_5_n_0
    SLICE_X111Y106       LUT3 (Prop_lut3_I0_O)        0.105     4.687 r  u_HDMI/u_encoder_0/q[9]_i_2/O
                         net (fo=9, routed)           0.613     5.299    u_HDMI/u_encoder_0/q[9]_i_2_n_0
    SLICE_X112Y110       LUT6 (Prop_lut6_I1_O)        0.105     5.404 r  u_HDMI/u_encoder_0/q[7]_i_1/O
                         net (fo=1, routed)           0.000     5.404    u_HDMI/u_encoder_0/q[7]_i_1_n_0
    SLICE_X112Y110       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.568    12.116    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X112Y110       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[7]/C
                         clock pessimism             -0.438    11.678    
                         clock uncertainty           -0.041    11.637    
    SLICE_X112Y110       FDCE (Setup_fdce_C_D)        0.076    11.713    u_HDMI/u_encoder_0/q_reg[7]
  -------------------------------------------------------------------
                         required time                         11.713    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_0/d_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 1.509ns (21.927%)  route 5.373ns (78.073%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.217ns = ( 12.116 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.739    -1.596    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X109Y112       FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDCE (Prop_fdce_C_Q)         0.348    -1.248 r  u_HDMI/u_encoder_0/d_reg2_reg[5]/Q
                         net (fo=10, routed)          0.973    -0.275    u_HDMI/u_encoder_0/p_0_in3_in
    SLICE_X109Y109       LUT3 (Prop_lut3_I1_O)        0.256    -0.019 r  u_HDMI/u_encoder_0/q[8]_i_4/O
                         net (fo=3, routed)           0.701     0.682    u_HDMI/u_encoder_0/q[8]_i_4_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I1_O)        0.275     0.957 r  u_HDMI/u_encoder_0/q[8]_i_2/O
                         net (fo=27, routed)          0.629     1.586    u_HDMI/u_encoder_0/q[8]_i_2_n_0
    SLICE_X111Y108       LUT5 (Prop_lut5_I1_O)        0.105     1.691 r  u_HDMI/u_encoder_0/cnt[4]_i_29/O
                         net (fo=6, routed)           0.518     2.209    u_HDMI/u_encoder_0/cnt[4]_i_29_n_0
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.105     2.314 r  u_HDMI/u_encoder_0/cnt[2]_i_4/O
                         net (fo=14, routed)          0.682     2.996    u_HDMI/u_encoder_0/cnt[2]_i_4_n_0
    SLICE_X112Y108       LUT2 (Prop_lut2_I0_O)        0.105     3.101 r  u_HDMI/u_encoder_0/cnt[4]_i_13__0/O
                         net (fo=2, routed)           0.570     3.671    u_HDMI/u_encoder_0/cnt[4]_i_13__0_n_0
    SLICE_X112Y108       LUT4 (Prop_lut4_I0_O)        0.105     3.776 r  u_HDMI/u_encoder_0/cnt[4]_i_5/O
                         net (fo=5, routed)           0.806     4.582    u_HDMI/u_encoder_0/cnt[4]_i_5_n_0
    SLICE_X111Y106       LUT3 (Prop_lut3_I0_O)        0.105     4.687 r  u_HDMI/u_encoder_0/q[9]_i_2/O
                         net (fo=9, routed)           0.494     5.181    u_HDMI/u_encoder_0/q[9]_i_2_n_0
    SLICE_X111Y110       LUT6 (Prop_lut6_I1_O)        0.105     5.286 r  u_HDMI/u_encoder_0/q[9]_i_1/O
                         net (fo=1, routed)           0.000     5.286    u_HDMI/u_encoder_0/q[9]_i_1_n_0
    SLICE_X111Y110       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.568    12.116    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X111Y110       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[9]/C
                         clock pessimism             -0.438    11.678    
                         clock uncertainty           -0.041    11.637    
    SLICE_X111Y110       FDCE (Setup_fdce_C_D)        0.033    11.670    u_HDMI/u_encoder_0/q_reg[9]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -5.286    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_0/d_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 1.509ns (21.956%)  route 5.364ns (78.044%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.216ns = ( 12.117 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.739    -1.596    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X109Y112       FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDCE (Prop_fdce_C_Q)         0.348    -1.248 r  u_HDMI/u_encoder_0/d_reg2_reg[5]/Q
                         net (fo=10, routed)          0.973    -0.275    u_HDMI/u_encoder_0/p_0_in3_in
    SLICE_X109Y109       LUT3 (Prop_lut3_I1_O)        0.256    -0.019 r  u_HDMI/u_encoder_0/q[8]_i_4/O
                         net (fo=3, routed)           0.701     0.682    u_HDMI/u_encoder_0/q[8]_i_4_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I1_O)        0.275     0.957 r  u_HDMI/u_encoder_0/q[8]_i_2/O
                         net (fo=27, routed)          0.629     1.586    u_HDMI/u_encoder_0/q[8]_i_2_n_0
    SLICE_X111Y108       LUT5 (Prop_lut5_I1_O)        0.105     1.691 r  u_HDMI/u_encoder_0/cnt[4]_i_29/O
                         net (fo=6, routed)           0.518     2.209    u_HDMI/u_encoder_0/cnt[4]_i_29_n_0
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.105     2.314 r  u_HDMI/u_encoder_0/cnt[2]_i_4/O
                         net (fo=14, routed)          0.682     2.996    u_HDMI/u_encoder_0/cnt[2]_i_4_n_0
    SLICE_X112Y108       LUT2 (Prop_lut2_I0_O)        0.105     3.101 r  u_HDMI/u_encoder_0/cnt[4]_i_13__0/O
                         net (fo=2, routed)           0.570     3.671    u_HDMI/u_encoder_0/cnt[4]_i_13__0_n_0
    SLICE_X112Y108       LUT4 (Prop_lut4_I0_O)        0.105     3.776 r  u_HDMI/u_encoder_0/cnt[4]_i_5/O
                         net (fo=5, routed)           0.806     4.582    u_HDMI/u_encoder_0/cnt[4]_i_5_n_0
    SLICE_X111Y106       LUT3 (Prop_lut3_I0_O)        0.105     4.687 r  u_HDMI/u_encoder_0/q[9]_i_2/O
                         net (fo=9, routed)           0.485     5.172    u_HDMI/u_encoder_0/q[9]_i_2_n_0
    SLICE_X110Y109       LUT6 (Prop_lut6_I2_O)        0.105     5.277 r  u_HDMI/u_encoder_0/q[2]_i_1/O
                         net (fo=1, routed)           0.000     5.277    u_HDMI/u_encoder_0/q[2]_i_1_n_0
    SLICE_X110Y109       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.569    12.117    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X110Y109       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[2]/C
                         clock pessimism             -0.438    11.679    
                         clock uncertainty           -0.041    11.638    
    SLICE_X110Y109       FDCE (Setup_fdce_C_D)        0.030    11.668    u_HDMI/u_encoder_0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                          -5.277    
  -------------------------------------------------------------------
                         slack                                  6.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_display_hvscan/u2_display_buffer/rgb_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/d_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.844%)  route 0.144ns (43.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.715    -0.415    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X110Y112       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  u_display_hvscan/u2_display_buffer/rgb_data_reg[5]/Q
                         net (fo=1, routed)           0.144    -0.130    u_display_hvscan/u2_display_buffer/rgb_data[5]
    SLICE_X109Y112       LUT2 (Prop_lut2_I1_O)        0.049    -0.081 r  u_display_hvscan/u2_display_buffer/d_reg1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    u_HDMI/u_encoder_0/D[5]
    SLICE_X109Y112       FDCE                                         r  u_HDMI/u_encoder_0/d_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.987    -0.184    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X109Y112       FDCE                                         r  u_HDMI/u_encoder_0/d_reg1_reg[5]/C
                         clock pessimism             -0.197    -0.381    
    SLICE_X109Y112       FDCE (Hold_fdce_C_D)         0.107    -0.274    u_HDMI/u_encoder_0/d_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_1/d_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.707    -0.423    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X108Y122       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDCE (Prop_fdce_C_Q)         0.164    -0.259 r  u_HDMI/u_encoder_1/d_reg1_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.149    u_HDMI/u_encoder_1/d_reg1_reg_n_0_[0]
    SLICE_X109Y123       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.976    -0.195    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X109Y123       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[0]/C
                         clock pessimism             -0.217    -0.412    
    SLICE_X109Y123       FDCE (Hold_fdce_C_D)         0.070    -0.342    u_HDMI/u_encoder_1/d_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_display_hvscan/u2_display_buffer/rgb_data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_2/d_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.036%)  route 0.140ns (42.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.710    -0.420    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X109Y118       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDCE (Prop_fdce_C_Q)         0.141    -0.279 r  u_display_hvscan/u2_display_buffer/rgb_data_reg[22]/Q
                         net (fo=1, routed)           0.140    -0.139    u_display_hvscan/u2_display_buffer/rgb_data[22]
    SLICE_X111Y118       LUT2 (Prop_lut2_I1_O)        0.045    -0.094 r  u_display_hvscan/u2_display_buffer/d_reg1[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.094    u_HDMI/u_encoder_2/d_reg1_reg[7]_0[6]
    SLICE_X111Y118       FDCE                                         r  u_HDMI/u_encoder_2/d_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.985    -0.186    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X111Y118       FDCE                                         r  u_HDMI/u_encoder_2/d_reg1_reg[6]/C
                         clock pessimism             -0.197    -0.383    
    SLICE_X111Y118       FDCE (Hold_fdce_C_D)         0.092    -0.291    u_HDMI/u_encoder_2/d_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/d_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/d_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.229ns (73.346%)  route 0.083ns (26.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.716    -0.414    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X109Y109       FDCE                                         r  u_HDMI/u_encoder_0/d_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDCE (Prop_fdce_C_Q)         0.128    -0.286 r  u_HDMI/u_encoder_0/d_reg1_reg[3]/Q
                         net (fo=1, routed)           0.083    -0.203    u_HDMI/u_encoder_0/d_reg1[3]
    SLICE_X109Y109       LUT2 (Prop_lut2_I1_O)        0.101    -0.102 r  u_HDMI/u_encoder_0/d_reg2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    u_HDMI/u_encoder_0/d_reg2[3]_i_1_n_0
    SLICE_X109Y109       FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.990    -0.181    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X109Y109       FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[3]/C
                         clock pessimism             -0.233    -0.414    
    SLICE_X109Y109       FDCE (Hold_fdce_C_D)         0.107    -0.307    u_HDMI/u_encoder_0/d_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/c1_reg1_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/c1_reg2_reg/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.296%)  route 0.141ns (42.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.715    -0.415    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X111Y112       FDCE                                         r  u_HDMI/u_encoder_0/c1_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  u_HDMI/u_encoder_0/c1_reg1_reg/Q
                         net (fo=1, routed)           0.141    -0.133    u_HDMI/u_encoder_0/c1_reg1
    SLICE_X111Y110       LUT2 (Prop_lut2_I1_O)        0.048    -0.085 r  u_HDMI/u_encoder_0/c1_reg2_i_1/O
                         net (fo=1, routed)           0.000    -0.085    u_HDMI/u_encoder_0/c1_reg20
    SLICE_X111Y110       FDCE                                         r  u_HDMI/u_encoder_0/c1_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.992    -0.179    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X111Y110       FDCE                                         r  u_HDMI/u_encoder_0/c1_reg2_reg/C
                         clock pessimism             -0.219    -0.398    
    SLICE_X111Y110       FDCE (Hold_fdce_C_D)         0.107    -0.291    u_HDMI/u_encoder_0/c1_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/d_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/d_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.249ns (73.869%)  route 0.088ns (26.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.715    -0.415    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X108Y111       FDCE                                         r  u_HDMI/u_encoder_0/d_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y111       FDCE (Prop_fdce_C_Q)         0.148    -0.267 r  u_HDMI/u_encoder_0/d_reg1_reg[7]/Q
                         net (fo=1, routed)           0.088    -0.179    u_HDMI/u_encoder_0/d_reg1[7]
    SLICE_X108Y111       LUT2 (Prop_lut2_I1_O)        0.101    -0.078 r  u_HDMI/u_encoder_0/d_reg2[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    u_HDMI/u_encoder_0/d_reg2[7]_i_1_n_0
    SLICE_X108Y111       FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.989    -0.182    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X108Y111       FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[7]/C
                         clock pessimism             -0.233    -0.415    
    SLICE_X108Y111       FDCE (Hold_fdce_C_D)         0.131    -0.284    u_HDMI/u_encoder_0/d_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_2/d_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.969%)  route 0.152ns (45.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.710    -0.420    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X109Y118       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDCE (Prop_fdce_C_Q)         0.141    -0.279 r  u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/Q
                         net (fo=1, routed)           0.152    -0.127    u_display_hvscan/u2_display_buffer/rgb_data[20]
    SLICE_X110Y118       LUT2 (Prop_lut2_I1_O)        0.045    -0.082 r  u_display_hvscan/u2_display_buffer/d_reg1[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.082    u_HDMI/u_encoder_2/d_reg1_reg[7]_0[4]
    SLICE_X110Y118       FDCE                                         r  u_HDMI/u_encoder_2/d_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.985    -0.186    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y118       FDCE                                         r  u_HDMI/u_encoder_2/d_reg1_reg[4]/C
                         clock pessimism             -0.197    -0.383    
    SLICE_X110Y118       FDCE (Hold_fdce_C_D)         0.092    -0.291    u_HDMI/u_encoder_2/d_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_1/d_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.704    -0.426    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X108Y124       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.164    -0.262 r  u_HDMI/u_encoder_1/d_reg1_reg[4]/Q
                         net (fo=1, routed)           0.108    -0.154    u_HDMI/u_encoder_1/d_reg1_reg_n_0_[4]
    SLICE_X108Y124       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.975    -0.196    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X108Y124       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[4]/C
                         clock pessimism             -0.230    -0.426    
    SLICE_X108Y124       FDCE (Hold_fdce_C_D)         0.063    -0.363    u_HDMI/u_encoder_1/d_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_display_hvscan/u2_display_buffer/rgb_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.119%)  route 0.172ns (54.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.709    -0.421    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X111Y120       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  u_display_hvscan/u2_display_buffer/rgb_data_reg[13]/Q
                         net (fo=1, routed)           0.172    -0.109    u_HDMI/u_encoder_1/rgb_data[5]
    SLICE_X109Y122       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.978    -0.193    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X109Y122       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[5]/C
                         clock pessimism             -0.197    -0.390    
    SLICE_X109Y122       FDCE (Hold_fdce_C_D)         0.070    -0.320    u_HDMI/u_encoder_1/d_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_display_hvscan/u2_display_buffer/rgb_data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_2/d_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.213ns (62.912%)  route 0.126ns (37.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.711    -0.419    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X108Y117       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDCE (Prop_fdce_C_Q)         0.164    -0.255 r  u_display_hvscan/u2_display_buffer/rgb_data_reg[19]/Q
                         net (fo=1, routed)           0.126    -0.130    u_display_hvscan/u2_display_buffer/rgb_data[19]
    SLICE_X107Y117       LUT2 (Prop_lut2_I1_O)        0.049    -0.081 r  u_display_hvscan/u2_display_buffer/d_reg1[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.081    u_HDMI/u_encoder_2/d_reg1_reg[7]_0[3]
    SLICE_X107Y117       FDCE                                         r  u_HDMI/u_encoder_2/d_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.983    -0.188    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X107Y117       FDCE                                         r  u_HDMI/u_encoder_2/d_reg1_reg[3]/C
                         clock pessimism             -0.217    -0.405    
    SLICE_X107Y117       FDCE (Hold_fdce_C_D)         0.107    -0.298    u_HDMI/u_encoder_2/d_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         13.333      11.741     BUFGCTRL_X0Y17  clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X113Y107  display_en_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X108Y110  u_HDMI/u_encoder_0/c0_reg1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X109Y112  u_HDMI/u_encoder_0/d_reg1_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X109Y112  u_HDMI/u_encoder_0/d_reg1_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X108Y111  u_HDMI/u_encoder_0/d_reg1_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X108Y111  u_HDMI/u_encoder_0/d_reg1_reg[7]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X110Y111  u_HDMI/u_encoder_0/d_reg2_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X110Y111  u_HDMI/u_encoder_0/d_reg2_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       13.333      146.667    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X113Y107  display_en_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y125  u_HDMI/u_encoder_1/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X107Y126  u_HDMI/u_encoder_1/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X107Y125  u_HDMI/u_encoder_1/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X107Y125  u_HDMI/u_encoder_1/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_2/d_reg1_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_2/d_reg1_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X111Y118  u_HDMI/u_encoder_2/d_reg1_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X111Y118  u_HDMI/u_encoder_2/d_reg1_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y124  u_HDMI/u_encoder_1/d_reg1_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X113Y107  display_en_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y110  u_HDMI/u_encoder_0/c0_reg1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y112  u_HDMI/u_encoder_0/d_reg1_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y112  u_HDMI/u_encoder_0/d_reg1_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y111  u_HDMI/u_encoder_0/d_reg1_reg[6]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y111  u_HDMI/u_encoder_0/d_reg1_reg[7]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y112  u_HDMI/u_encoder_0/d_reg2_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y112  u_HDMI/u_encoder_0/d_reg2_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y111  u_HDMI/u_encoder_0/d_reg2_reg[6]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y111  u_HDMI/u_encoder_0/d_reg2_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfb_out
  To Clock:  pll_clkfb_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfb_out
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clkout_fb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ser_clk
  To Clock:  ser_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.589ns (28.183%)  route 1.501ns (71.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 1.444 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.599ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.736    -1.599    u_HDMI/u_serializer_2/CLK
    SLICE_X113Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDCE (Prop_fdce_C_Q)         0.379    -1.220 r  u_HDMI/u_serializer_2/counter_reg[1]/Q
                         net (fo=5, routed)           0.849    -0.371    u_HDMI/u_encoder_2/dout_even_reg[1]
    SLICE_X111Y117       LUT6 (Prop_lut6_I2_O)        0.105    -0.266 r  u_HDMI/u_encoder_2/dout_odd_i_2/O
                         net (fo=1, routed)           0.652     0.386    u_HDMI/u_serializer_2/dout_odd_reg_1
    SLICE_X112Y117       LUT5 (Prop_lut5_I2_O)        0.105     0.491 r  u_HDMI/u_serializer_2/dout_odd_i_1/O
                         net (fo=1, routed)           0.000     0.491    u_HDMI/u_serializer_2/dout_odd_reg0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.563     1.444    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C
                         clock pessimism             -0.400     1.044    
                         clock uncertainty           -0.139     0.905    
    SLICE_X112Y117       FDCE (Setup_fdce_C_D)        0.074     0.979    u_HDMI/u_serializer_2/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.979    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.643ns (31.819%)  route 1.378ns (68.181%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.216ns = ( 1.450 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.744    -1.591    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.433    -1.158 r  u_HDMI/u_serializer_0/counter_reg[1]/Q
                         net (fo=5, routed)           0.702    -0.456    u_HDMI/u_encoder_0/dout_even_reg[1]
    SLICE_X111Y109       LUT6 (Prop_lut6_I2_O)        0.105    -0.351 r  u_HDMI/u_encoder_0/dout_odd_i_2__0/O
                         net (fo=1, routed)           0.676     0.325    u_HDMI/u_serializer_0/dout_odd_reg_1
    SLICE_X112Y109       LUT5 (Prop_lut5_I2_O)        0.105     0.430 r  u_HDMI/u_serializer_0/dout_odd_i_1__1/O
                         net (fo=1, routed)           0.000     0.430    u_HDMI/u_serializer_0/dout_odd_reg0
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.569     1.450    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C
                         clock pessimism             -0.374     1.076    
                         clock uncertainty           -0.139     0.937    
    SLICE_X112Y109       FDCE (Setup_fdce_C_D)        0.074     1.011    u_HDMI/u_serializer_0/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.589ns (30.176%)  route 1.363ns (69.824%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 1.444 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.599ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.736    -1.599    u_HDMI/u_serializer_2/CLK
    SLICE_X113Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDCE (Prop_fdce_C_Q)         0.379    -1.220 r  u_HDMI/u_serializer_2/counter_reg[1]/Q
                         net (fo=5, routed)           0.847    -0.373    u_HDMI/u_encoder_2/dout_even_reg[1]
    SLICE_X111Y117       LUT6 (Prop_lut6_I2_O)        0.105    -0.268 r  u_HDMI/u_encoder_2/dout_even_i_2/O
                         net (fo=1, routed)           0.516     0.248    u_HDMI/u_serializer_2/dout_even_reg_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I2_O)        0.105     0.353 r  u_HDMI/u_serializer_2/dout_even_i_1/O
                         net (fo=1, routed)           0.000     0.353    u_HDMI/u_serializer_2/dout_even_reg0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.563     1.444    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/C
                         clock pessimism             -0.400     1.044    
                         clock uncertainty           -0.139     0.905    
    SLICE_X112Y117       FDCE (Setup_fdce_C_D)        0.074     0.979    u_HDMI/u_serializer_2/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.979    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.589ns (31.185%)  route 1.300ns (68.815%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.728    -1.607    u_HDMI/u_serializer_1/CLK
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDCE (Prop_fdce_C_Q)         0.379    -1.228 r  u_HDMI/u_serializer_1/counter_reg[0]/Q
                         net (fo=5, routed)           0.819    -0.409    u_HDMI/u_encoder_1/dout_even_reg[0]
    SLICE_X110Y126       LUT6 (Prop_lut6_I4_O)        0.105    -0.304 r  u_HDMI/u_encoder_1/dout_even_i_2__1/O
                         net (fo=1, routed)           0.481     0.177    u_HDMI/u_serializer_1/dout_even_reg_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I2_O)        0.105     0.282 r  u_HDMI/u_serializer_1/dout_even_i_1__2/O
                         net (fo=1, routed)           0.000     0.282    u_HDMI/u_serializer_1/dout_even_reg0
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
                         clock pessimism             -0.377     1.060    
                         clock uncertainty           -0.139     0.921    
    SLICE_X111Y126       FDCE (Setup_fdce_C_D)        0.032     0.953    u_HDMI/u_serializer_1/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.953    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.433ns (42.080%)  route 0.596ns (57.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 1.428 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.744    -1.591    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.433    -1.158 r  u_HDMI/u_serializer_0/dout_odd_reg/Q
                         net (fo=1, routed)           0.596    -0.562    u_HDMI/u_serializer_0/dout_odd
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.547     1.428    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/C
                         clock pessimism             -0.438     0.990    
                         clock uncertainty           -0.139     0.851    
    OLOGIC_X1Y114        ODDR (Setup_oddr_C_D2)      -0.707     0.144    u_HDMI/u_serializer_0/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.562    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.589ns (32.057%)  route 1.248ns (67.943%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.728    -1.607    u_HDMI/u_serializer_1/CLK
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDCE (Prop_fdce_C_Q)         0.379    -1.228 r  u_HDMI/u_serializer_1/counter_reg[0]/Q
                         net (fo=5, routed)           0.683    -0.545    u_HDMI/u_encoder_1/dout_even_reg[0]
    SLICE_X110Y125       LUT6 (Prop_lut6_I4_O)        0.105    -0.440 r  u_HDMI/u_encoder_1/dout_odd_i_2__1/O
                         net (fo=1, routed)           0.565     0.126    u_HDMI/u_serializer_1/dout_odd_reg_1
    SLICE_X111Y126       LUT5 (Prop_lut5_I2_O)        0.105     0.231 r  u_HDMI/u_serializer_1/dout_odd_i_1__2/O
                         net (fo=1, routed)           0.000     0.231    u_HDMI/u_serializer_1/dout_odd_reg0
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
                         clock pessimism             -0.377     1.060    
                         clock uncertainty           -0.139     0.921    
    SLICE_X111Y126       FDCE (Setup_fdce_C_D)        0.033     0.954    u_HDMI/u_serializer_1/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.954    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_2/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.433ns (44.573%)  route 0.538ns (55.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 1.428 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.599ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.736    -1.599    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDCE (Prop_fdce_C_Q)         0.433    -1.166 r  u_HDMI/u_serializer_2/dout_odd_reg/Q
                         net (fo=1, routed)           0.538    -0.627    u_HDMI/u_serializer_2/dout_odd
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.547     1.428    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/C
                         clock pessimism             -0.438     0.990    
                         clock uncertainty           -0.139     0.851    
    OLOGIC_X1Y116        ODDR (Setup_oddr_C_D2)      -0.707     0.144    u_HDMI/u_serializer_2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.379ns (40.184%)  route 0.564ns (59.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.244ns = ( 1.423 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.728    -1.607    u_HDMI/u_serializer_1/CLK
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDCE (Prop_fdce_C_Q)         0.379    -1.228 r  u_HDMI/u_serializer_1/dout_odd_reg/Q
                         net (fo=1, routed)           0.564    -0.663    u_HDMI/u_serializer_1/dout_odd
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.542     1.423    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C
                         clock pessimism             -0.438     0.985    
                         clock uncertainty           -0.139     0.846    
    OLOGIC_X1Y130        ODDR (Setup_oddr_C_D2)      -0.707     0.139    u_HDMI/u_serializer_1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/dout_even_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.433ns (48.964%)  route 0.451ns (51.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 1.428 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.744    -1.591    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.433    -1.158 r  u_HDMI/u_serializer_0/dout_even_reg/Q
                         net (fo=1, routed)           0.451    -0.706    u_HDMI/u_serializer_0/dout_even
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.547     1.428    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/C
                         clock pessimism             -0.438     0.990    
                         clock uncertainty           -0.139     0.851    
    OLOGIC_X1Y114        ODDR (Setup_oddr_C_D1)      -0.707     0.144    u_HDMI/u_serializer_0/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_2/dout_even_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.433ns (50.612%)  route 0.423ns (49.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 1.428 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.599ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.736    -1.599    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDCE (Prop_fdce_C_Q)         0.433    -1.166 r  u_HDMI/u_serializer_2/dout_even_reg/Q
                         net (fo=1, routed)           0.423    -0.743    u_HDMI/u_serializer_2/dout_even
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.547     1.428    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/C
                         clock pessimism             -0.438     0.990    
                         clock uncertainty           -0.139     0.851    
    OLOGIC_X1Y116        ODDR (Setup_oddr_C_D1)      -0.707     0.144    u_HDMI/u_serializer_2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.016%)  route 0.119ns (38.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.712    -0.418    u_HDMI/u_serializer_2/CLK
    SLICE_X113Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDCE (Prop_fdce_C_Q)         0.141    -0.277 r  u_HDMI/u_serializer_2/counter_reg[1]/Q
                         net (fo=5, routed)           0.119    -0.159    u_HDMI/u_serializer_2/Q[1]
    SLICE_X112Y117       LUT5 (Prop_lut5_I1_O)        0.045    -0.114 r  u_HDMI/u_serializer_2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    u_HDMI/u_serializer_2/counter[0]_i_1_n_0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.986    -0.185    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[0]/C
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.050    -0.355    
    SLICE_X112Y117       FDCE (Hold_fdce_C_D)         0.120    -0.235    u_HDMI/u_serializer_2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.088%)  route 0.081ns (27.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.717    -0.413    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164    -0.249 r  u_HDMI/u_serializer_0/counter_reg[1]/Q
                         net (fo=5, routed)           0.081    -0.168    u_HDMI/u_serializer_0/Q[1]
    SLICE_X113Y109       LUT5 (Prop_lut5_I1_O)        0.045    -0.123 r  u_HDMI/u_serializer_0/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.123    u_HDMI/u_serializer_0/counter[0]_i_1__1_n_0
    SLICE_X113Y109       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.993    -0.178    u_HDMI/u_serializer_0/CLK
    SLICE_X113Y109       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/C
                         clock pessimism             -0.222    -0.400    
                         clock uncertainty            0.050    -0.350    
    SLICE_X113Y109       FDCE (Hold_fdce_C_D)         0.092    -0.258    u_HDMI/u_serializer_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.480%)  route 0.126ns (37.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.712    -0.418    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDCE (Prop_fdce_C_Q)         0.164    -0.254 r  u_HDMI/u_serializer_2/counter_reg[0]/Q
                         net (fo=5, routed)           0.126    -0.129    u_HDMI/u_serializer_2/Q[0]
    SLICE_X113Y117       LUT4 (Prop_lut4_I2_O)        0.045    -0.084 r  u_HDMI/u_serializer_2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    u_HDMI/u_serializer_2/counter[1]_i_1_n_0
    SLICE_X113Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.986    -0.185    u_HDMI/u_serializer_2/CLK
    SLICE_X113Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/C
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.050    -0.355    
    SLICE_X113Y117       FDCE (Hold_fdce_C_D)         0.091    -0.264    u_HDMI/u_serializer_2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.690%)  route 0.181ns (49.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.717    -0.413    u_HDMI/u_serializer_0/CLK
    SLICE_X113Y109       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDCE (Prop_fdce_C_Q)         0.141    -0.272 r  u_HDMI/u_serializer_0/counter_reg[0]/Q
                         net (fo=5, routed)           0.181    -0.091    u_HDMI/u_serializer_0/Q[0]
    SLICE_X112Y109       LUT4 (Prop_lut4_I2_O)        0.045    -0.046 r  u_HDMI/u_serializer_0/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.046    u_HDMI/u_serializer_0/counter[1]_i_1__1_n_0
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.993    -0.178    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C
                         clock pessimism             -0.222    -0.400    
                         clock uncertainty            0.050    -0.350    
    SLICE_X112Y109       FDCE (Hold_fdce_C_D)         0.121    -0.229    u_HDMI/u_serializer_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.818%)  route 0.165ns (44.182%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.706    -0.424    u_HDMI/u_serializer_1/CLK
    SLICE_X112Y126       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDCE (Prop_fdce_C_Q)         0.164    -0.260 r  u_HDMI/u_serializer_1/counter_reg[1]/Q
                         net (fo=5, routed)           0.165    -0.095    u_HDMI/u_serializer_1/Q[1]
    SLICE_X111Y126       LUT5 (Prop_lut5_I1_O)        0.045    -0.050 r  u_HDMI/u_serializer_1/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.050    u_HDMI/u_serializer_1/counter[2]_i_1__2_n_0
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.979    -0.192    u_HDMI/u_serializer_1/CLK
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/C
                         clock pessimism             -0.219    -0.411    
                         clock uncertainty            0.050    -0.361    
    SLICE_X111Y126       FDCE (Hold_fdce_C_D)         0.092    -0.269    u_HDMI/u_serializer_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.596%)  route 0.167ns (44.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.717    -0.413    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164    -0.249 r  u_HDMI/u_serializer_0/counter_reg[1]/Q
                         net (fo=5, routed)           0.167    -0.082    u_HDMI/u_serializer_0/Q[1]
    SLICE_X113Y109       LUT5 (Prop_lut5_I1_O)        0.045    -0.037 r  u_HDMI/u_serializer_0/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.037    u_HDMI/u_serializer_0/counter[2]_i_1__1_n_0
    SLICE_X113Y109       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.993    -0.178    u_HDMI/u_serializer_0/CLK
    SLICE_X113Y109       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/C
                         clock pessimism             -0.222    -0.400    
                         clock uncertainty            0.050    -0.350    
    SLICE_X113Y109       FDCE (Hold_fdce_C_D)         0.092    -0.258    u_HDMI/u_serializer_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.708    -0.422    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.164    -0.258 r  u_HDMI/u_serializer_3/counter_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.074    u_HDMI/u_serializer_3/counter[0]
    SLICE_X112Y122       LUT4 (Prop_lut4_I2_O)        0.045    -0.029 r  u_HDMI/u_serializer_3/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.029    u_HDMI/u_serializer_3/counter[1]_i_1__0_n_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.981    -0.190    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/C
                         clock pessimism             -0.232    -0.422    
                         clock uncertainty            0.050    -0.372    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.121    -0.251    u_HDMI/u_serializer_3/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.708    -0.422    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.164    -0.258 f  u_HDMI/u_serializer_3/counter_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.074    u_HDMI/u_serializer_3/counter[0]
    SLICE_X112Y122       LUT5 (Prop_lut5_I3_O)        0.045    -0.029 r  u_HDMI/u_serializer_3/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.029    u_HDMI/u_serializer_3/counter[0]_i_1__0_n_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.981    -0.190    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/C
                         clock pessimism             -0.232    -0.422    
                         clock uncertainty            0.050    -0.372    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.120    -0.252    u_HDMI/u_serializer_3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.963%)  route 0.186ns (47.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.706    -0.424    u_HDMI/u_serializer_1/CLK
    SLICE_X112Y126       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDCE (Prop_fdce_C_Q)         0.164    -0.260 r  u_HDMI/u_serializer_1/counter_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.075    u_HDMI/u_serializer_1/Q[1]
    SLICE_X112Y126       LUT4 (Prop_lut4_I1_O)        0.045    -0.030 r  u_HDMI/u_serializer_1/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.030    u_HDMI/u_serializer_1/counter[1]_i_1__2_n_0
    SLICE_X112Y126       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.979    -0.192    u_HDMI/u_serializer_1/CLK
    SLICE_X112Y126       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
                         clock pessimism             -0.232    -0.424    
                         clock uncertainty            0.050    -0.374    
    SLICE_X112Y126       FDCE (Hold_fdce_C_D)         0.120    -0.254    u_HDMI/u_serializer_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.015%)  route 0.201ns (48.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.708    -0.422    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.164    -0.258 f  u_HDMI/u_serializer_3/counter_reg[2]/Q
                         net (fo=4, routed)           0.201    -0.058    u_HDMI/u_serializer_3/counter[2]
    SLICE_X112Y122       LUT5 (Prop_lut5_I2_O)        0.045    -0.013 r  u_HDMI/u_serializer_3/dout_even_i_1__0/O
                         net (fo=1, routed)           0.000    -0.013    u_HDMI/u_serializer_3/dout_even_reg0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_serializer_3/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.981    -0.190    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_serializer_3/dout_even_reg/C
                         clock pessimism             -0.232    -0.422    
                         clock uncertainty            0.050    -0.372    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.121    -0.251    u_HDMI/u_serializer_3/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ser_clk
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         2.667       1.074      BUFGCTRL_X0Y16  clkout2_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y116   u_HDMI/u_serializer_2/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y114   u_HDMI/u_serializer_0/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y122   u_HDMI/u_serializer_3/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y130   u_HDMI/u_serializer_1/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         2.667       1.418      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667      SLICE_X111Y126  u_HDMI/u_serializer_1/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667      SLICE_X112Y126  u_HDMI/u_serializer_1/counter_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667      SLICE_X111Y126  u_HDMI/u_serializer_1/counter_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667      SLICE_X111Y126  u_HDMI/u_serializer_1/dout_even_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.667       157.333    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y126  u_HDMI/u_serializer_1/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y126  u_HDMI/u_serializer_1/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X112Y126  u_HDMI/u_serializer_1/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X112Y126  u_HDMI/u_serializer_1/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y126  u_HDMI/u_serializer_1/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y126  u_HDMI/u_serializer_1/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y126  u_HDMI/u_serializer_1/dout_even_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y126  u_HDMI/u_serializer_1/dout_even_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y126  u_HDMI/u_serializer_1/dout_odd_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y126  u_HDMI/u_serializer_1/dout_odd_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y126  u_HDMI/u_serializer_1/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y126  u_HDMI/u_serializer_1/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X112Y126  u_HDMI/u_serializer_1/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X112Y126  u_HDMI/u_serializer_1/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y126  u_HDMI/u_serializer_1/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y126  u_HDMI/u_serializer_1/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y126  u_HDMI/u_serializer_1/dout_even_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y126  u_HDMI/u_serializer_1/dout_even_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y126  u_HDMI/u_serializer_1/dout_odd_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y126  u_HDMI/u_serializer_1/dout_odd_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  ser_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.590ns (27.781%)  route 1.534ns (72.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.216ns = ( 1.450 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.744    -1.591    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X111Y109       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.348    -1.243 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=5, routed)           1.534     0.291    u_HDMI/u_serializer_0/ser_en
    SLICE_X112Y109       LUT5 (Prop_lut5_I0_O)        0.242     0.533 r  u_HDMI/u_serializer_0/dout_even_i_1__1/O
                         net (fo=1, routed)           0.000     0.533    u_HDMI/u_serializer_0/dout_even_reg0
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.569     1.450    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C
                         clock pessimism             -0.700     0.750    
                         clock uncertainty           -0.261     0.490    
    SLICE_X112Y109       FDCE (Setup_fdce_C_D)        0.074     0.564    u_HDMI/u_serializer_0/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_0/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.643ns (30.834%)  route 1.442ns (69.166%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.216ns = ( 1.450 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.743    -1.592    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X112Y110       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDCE (Prop_fdce_C_Q)         0.433    -1.159 r  u_HDMI/u_encoder_0/q_reg[7]/Q
                         net (fo=1, routed)           0.766    -0.392    u_HDMI/u_encoder_0/blu_out[7]
    SLICE_X111Y109       LUT6 (Prop_lut6_I0_O)        0.105    -0.287 r  u_HDMI/u_encoder_0/dout_odd_i_2__0/O
                         net (fo=1, routed)           0.676     0.389    u_HDMI/u_serializer_0/dout_odd_reg_1
    SLICE_X112Y109       LUT5 (Prop_lut5_I2_O)        0.105     0.494 r  u_HDMI/u_serializer_0/dout_odd_i_1__1/O
                         net (fo=1, routed)           0.000     0.494    u_HDMI/u_serializer_0/dout_odd_reg0
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.569     1.450    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C
                         clock pessimism             -0.700     0.750    
                         clock uncertainty           -0.261     0.490    
    SLICE_X112Y109       FDCE (Setup_fdce_C_D)        0.074     0.564    u_HDMI/u_serializer_0/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_2/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.692ns (34.340%)  route 1.323ns (65.660%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 1.444 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.599ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.736    -1.599    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y117       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDCE (Prop_fdce_C_Q)         0.348    -1.251 r  u_HDMI/u_encoder_2/q_reg[3]/Q
                         net (fo=1, routed)           0.671    -0.580    u_HDMI/u_encoder_2/red_out[3]
    SLICE_X111Y117       LUT6 (Prop_lut6_I3_O)        0.239    -0.341 r  u_HDMI/u_encoder_2/dout_odd_i_2/O
                         net (fo=1, routed)           0.652     0.312    u_HDMI/u_serializer_2/dout_odd_reg_1
    SLICE_X112Y117       LUT5 (Prop_lut5_I2_O)        0.105     0.417 r  u_HDMI/u_serializer_2/dout_odd_i_1/O
                         net (fo=1, routed)           0.000     0.417    u_HDMI/u_serializer_2/dout_odd_reg0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.563     1.444    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C
                         clock pessimism             -0.700     0.744    
                         clock uncertainty           -0.261     0.484    
    SLICE_X112Y117       FDCE (Setup_fdce_C_D)        0.074     0.558    u_HDMI/u_serializer_2/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.484ns (25.979%)  route 1.379ns (74.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.745    -1.590    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.379    -1.211 r  display_en_reg/Q
                         net (fo=135, routed)         1.379     0.168    u_HDMI/u_serializer_1/display_en
    SLICE_X111Y126       LUT5 (Prop_lut5_I1_O)        0.105     0.273 r  u_HDMI/u_serializer_1/dout_odd_i_1__2/O
                         net (fo=1, routed)           0.000     0.273    u_HDMI/u_serializer_1/dout_odd_reg0
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
                         clock pessimism             -0.700     0.737    
                         clock uncertainty           -0.261     0.477    
    SLICE_X111Y126       FDCE (Setup_fdce_C_D)        0.033     0.510    u_HDMI/u_serializer_1/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_3/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.484ns (25.953%)  route 1.381ns (74.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 1.439 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.745    -1.590    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.379    -1.211 r  display_en_reg/Q
                         net (fo=135, routed)         1.381     0.170    u_HDMI/u_serializer_3/display_en
    SLICE_X112Y122       LUT5 (Prop_lut5_I1_O)        0.105     0.275 r  u_HDMI/u_serializer_3/dout_even_i_1__0/O
                         net (fo=1, routed)           0.000     0.275    u_HDMI/u_serializer_3/dout_even_reg0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_serializer_3/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.558     1.439    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_serializer_3/dout_even_reg/C
                         clock pessimism             -0.700     0.739    
                         clock uncertainty           -0.261     0.479    
    SLICE_X112Y122       FDCE (Setup_fdce_C_D)        0.074     0.553    u_HDMI/u_serializer_3/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_2/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.589ns (31.911%)  route 1.257ns (68.089%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 1.444 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.599ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.736    -1.599    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X111Y117       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDCE (Prop_fdce_C_Q)         0.379    -1.220 r  u_HDMI/u_encoder_2/q_reg[4]/Q
                         net (fo=1, routed)           0.740    -0.479    u_HDMI/u_encoder_2/red_out[4]
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.105    -0.374 r  u_HDMI/u_encoder_2/dout_even_i_2/O
                         net (fo=1, routed)           0.516     0.142    u_HDMI/u_serializer_2/dout_even_reg_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I2_O)        0.105     0.247 r  u_HDMI/u_serializer_2/dout_even_i_1/O
                         net (fo=1, routed)           0.000     0.247    u_HDMI/u_serializer_2/dout_even_reg0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.563     1.444    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/C
                         clock pessimism             -0.700     0.744    
                         clock uncertainty           -0.261     0.484    
    SLICE_X112Y117       FDCE (Setup_fdce_C_D)        0.074     0.558    u_HDMI/u_serializer_2/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_3/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.484ns (26.480%)  route 1.344ns (73.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 1.439 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.745    -1.590    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.379    -1.211 r  display_en_reg/Q
                         net (fo=135, routed)         1.344     0.133    u_HDMI/u_serializer_3/display_en
    SLICE_X112Y121       LUT4 (Prop_lut4_I1_O)        0.105     0.238 r  u_HDMI/u_serializer_3/dout_odd_i_1__0/O
                         net (fo=1, routed)           0.000     0.238    u_HDMI/u_serializer_3/dout_odd_reg0
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.558     1.439    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/C
                         clock pessimism             -0.700     0.739    
                         clock uncertainty           -0.261     0.479    
    SLICE_X112Y121       FDCE (Setup_fdce_C_D)        0.072     0.551    u_HDMI/u_serializer_3/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.484ns (27.122%)  route 1.301ns (72.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.745    -1.590    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.379    -1.211 r  display_en_reg/Q
                         net (fo=135, routed)         1.301     0.090    u_HDMI/u_serializer_1/display_en
    SLICE_X111Y126       LUT5 (Prop_lut5_I1_O)        0.105     0.195 r  u_HDMI/u_serializer_1/dout_even_i_1__2/O
                         net (fo=1, routed)           0.000     0.195    u_HDMI/u_serializer_1/dout_even_reg0
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
                         clock pessimism             -0.700     0.737    
                         clock uncertainty           -0.261     0.477    
    SLICE_X111Y126       FDCE (Setup_fdce_C_D)        0.032     0.509    u_HDMI/u_serializer_1/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.484ns (26.447%)  route 1.346ns (73.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.216ns = ( 1.450 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.745    -1.590    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.379    -1.211 r  display_en_reg/Q
                         net (fo=135, routed)         1.346     0.135    u_HDMI/u_serializer_0/display_en
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.105     0.240 r  u_HDMI/u_serializer_0/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.240    u_HDMI/u_serializer_0/counter[1]_i_1__1_n_0
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.569     1.450    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C
                         clock pessimism             -0.700     0.750    
                         clock uncertainty           -0.261     0.490    
    SLICE_X112Y109       FDCE (Setup_fdce_C_D)        0.076     0.566    u_HDMI/u_serializer_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.484ns (26.810%)  route 1.321ns (73.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 1.439 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.745    -1.590    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.379    -1.211 r  display_en_reg/Q
                         net (fo=135, routed)         1.321     0.111    u_HDMI/u_serializer_3/display_en
    SLICE_X112Y122       LUT4 (Prop_lut4_I0_O)        0.105     0.216 r  u_HDMI/u_serializer_3/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.216    u_HDMI/u_serializer_3/counter[1]_i_1__0_n_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.558     1.439    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/C
                         clock pessimism             -0.700     0.739    
                         clock uncertainty           -0.261     0.479    
    SLICE_X112Y122       FDCE (Setup_fdce_C_D)        0.076     0.555    u_HDMI/u_serializer_3/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.231ns (31.947%)  route 0.492ns (68.053%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.717    -0.413    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X111Y109       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.141    -0.272 r  u_HDMI/u_encoder_0/q_reg[1]/Q
                         net (fo=1, routed)           0.253    -0.019    u_HDMI/u_encoder_0/blu_out[1]
    SLICE_X111Y109       LUT6 (Prop_lut6_I5_O)        0.045     0.026 r  u_HDMI/u_encoder_0/dout_odd_i_2__0/O
                         net (fo=1, routed)           0.239     0.265    u_HDMI/u_serializer_0/dout_odd_reg_1
    SLICE_X112Y109       LUT5 (Prop_lut5_I2_O)        0.045     0.310 r  u_HDMI/u_serializer_0/dout_odd_i_1__1/O
                         net (fo=1, routed)           0.000     0.310    u_HDMI/u_serializer_0/dout_odd_reg0
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.993    -0.178    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C
                         clock pessimism              0.092    -0.086    
                         clock uncertainty            0.211     0.124    
    SLICE_X112Y109       FDCE (Hold_fdce_C_D)         0.121     0.245    u_HDMI/u_serializer_0/dout_odd_reg
  -------------------------------------------------------------------
                         required time                         -0.245    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.231ns (31.883%)  route 0.494ns (68.117%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.716    -0.414    u_HDMI/u_encoder_0/q_reg[9]_0
    SLICE_X111Y110       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDCE (Prop_fdce_C_Q)         0.141    -0.273 r  u_HDMI/u_encoder_0/q_reg[0]/Q
                         net (fo=1, routed)           0.341     0.068    u_HDMI/u_encoder_0/blu_out[0]
    SLICE_X110Y109       LUT6 (Prop_lut6_I5_O)        0.045     0.113 r  u_HDMI/u_encoder_0/dout_even_i_2__0/O
                         net (fo=1, routed)           0.152     0.265    u_HDMI/u_serializer_0/dout_even_reg_0
    SLICE_X112Y109       LUT5 (Prop_lut5_I2_O)        0.045     0.310 r  u_HDMI/u_serializer_0/dout_even_i_1__1/O
                         net (fo=1, routed)           0.000     0.310    u_HDMI/u_serializer_0/dout_even_reg0
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.993    -0.178    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C
                         clock pessimism              0.092    -0.086    
                         clock uncertainty            0.211     0.124    
    SLICE_X112Y109       FDCE (Hold_fdce_C_D)         0.121     0.245    u_HDMI/u_serializer_0/dout_even_reg
  -------------------------------------------------------------------
                         required time                         -0.245    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.231ns (32.644%)  route 0.477ns (67.356%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.706    -0.424    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X110Y126       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDCE (Prop_fdce_C_Q)         0.141    -0.283 r  u_HDMI/u_encoder_1/q_reg[0]/Q
                         net (fo=1, routed)           0.252    -0.032    u_HDMI/u_encoder_1/grn_out[0]
    SLICE_X110Y126       LUT6 (Prop_lut6_I5_O)        0.045     0.013 r  u_HDMI/u_encoder_1/dout_even_i_2__1/O
                         net (fo=1, routed)           0.225     0.238    u_HDMI/u_serializer_1/dout_even_reg_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I2_O)        0.045     0.283 r  u_HDMI/u_serializer_1/dout_even_i_1__2/O
                         net (fo=1, routed)           0.000     0.283    u_HDMI/u_serializer_1/dout_even_reg0
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.979    -0.192    u_HDMI/u_serializer_1/CLK
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
                         clock pessimism              0.092    -0.100    
                         clock uncertainty            0.211     0.110    
    SLICE_X111Y126       FDCE (Hold_fdce_C_D)         0.092     0.202    u_HDMI/u_serializer_1/dout_even_reg
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_2/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.231ns (31.162%)  route 0.510ns (68.838%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.713    -0.417    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  u_HDMI/u_encoder_2/q_reg[7]/Q
                         net (fo=1, routed)           0.279     0.003    u_HDMI/u_encoder_2/red_out[7]
    SLICE_X111Y117       LUT6 (Prop_lut6_I0_O)        0.045     0.048 r  u_HDMI/u_encoder_2/dout_odd_i_2/O
                         net (fo=1, routed)           0.231     0.279    u_HDMI/u_serializer_2/dout_odd_reg_1
    SLICE_X112Y117       LUT5 (Prop_lut5_I2_O)        0.045     0.324 r  u_HDMI/u_serializer_2/dout_odd_i_1/O
                         net (fo=1, routed)           0.000     0.324    u_HDMI/u_serializer_2/dout_odd_reg0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.986    -0.185    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C
                         clock pessimism              0.092    -0.093    
                         clock uncertainty            0.211     0.117    
    SLICE_X112Y117       FDCE (Hold_fdce_C_D)         0.121     0.238    u_HDMI/u_serializer_2/dout_odd_reg
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_1/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.231ns (30.366%)  route 0.530ns (69.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.706    -0.424    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X110Y126       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDCE (Prop_fdce_C_Q)         0.141    -0.283 r  u_HDMI/u_encoder_1/q_reg[5]/Q
                         net (fo=1, routed)           0.282    -0.001    u_HDMI/u_encoder_1/grn_out[5]
    SLICE_X110Y125       LUT6 (Prop_lut6_I1_O)        0.045     0.044 r  u_HDMI/u_encoder_1/dout_odd_i_2__1/O
                         net (fo=1, routed)           0.247     0.291    u_HDMI/u_serializer_1/dout_odd_reg_1
    SLICE_X111Y126       LUT5 (Prop_lut5_I2_O)        0.045     0.336 r  u_HDMI/u_serializer_1/dout_odd_i_1__2/O
                         net (fo=1, routed)           0.000     0.336    u_HDMI/u_serializer_1/dout_odd_reg0
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.979    -0.192    u_HDMI/u_serializer_1/CLK
    SLICE_X111Y126       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
                         clock pessimism              0.092    -0.100    
                         clock uncertainty            0.211     0.110    
    SLICE_X111Y126       FDCE (Hold_fdce_C_D)         0.092     0.202    u_HDMI/u_serializer_1/dout_odd_reg
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_2/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.248%)  route 0.614ns (76.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.712    -0.418    u_HDMI/u_serializer_2/ser_en_reg_0
    SLICE_X111Y117       FDCE                                         r  u_HDMI/u_serializer_2/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDCE (Prop_fdce_C_Q)         0.141    -0.277 r  u_HDMI/u_serializer_2/ser_en_reg/Q
                         net (fo=5, routed)           0.614     0.337    u_HDMI/u_serializer_2/ser_en
    SLICE_X112Y117       LUT5 (Prop_lut5_I0_O)        0.045     0.382 r  u_HDMI/u_serializer_2/dout_even_i_1/O
                         net (fo=1, routed)           0.000     0.382    u_HDMI/u_serializer_2/dout_even_reg0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.986    -0.185    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/C
                         clock pessimism              0.092    -0.093    
                         clock uncertainty            0.211     0.117    
    SLICE_X112Y117       FDCE (Hold_fdce_C_D)         0.121     0.238    u_HDMI/u_serializer_2/dout_even_reg
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.088%)  route 0.620ns (76.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.708    -0.422    u_HDMI/u_serializer_3/ser_en_reg_0
    SLICE_X113Y122       FDCE                                         r  u_HDMI/u_serializer_3/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  u_HDMI/u_serializer_3/ser_en_reg/Q
                         net (fo=5, routed)           0.620     0.338    u_HDMI/u_serializer_3/ser_en
    SLICE_X112Y122       LUT5 (Prop_lut5_I4_O)        0.045     0.383 r  u_HDMI/u_serializer_3/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.383    u_HDMI/u_serializer_3/counter[0]_i_1__0_n_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.981    -0.190    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/C
                         clock pessimism              0.092    -0.098    
                         clock uncertainty            0.211     0.112    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.120     0.232    u_HDMI/u_serializer_3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.232    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.227ns (27.586%)  route 0.596ns (72.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.717    -0.413    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X111Y109       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.128    -0.285 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=5, routed)           0.596     0.311    u_HDMI/u_serializer_0/ser_en
    SLICE_X112Y109       LUT4 (Prop_lut4_I3_O)        0.099     0.410 r  u_HDMI/u_serializer_0/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.410    u_HDMI/u_serializer_0/counter[1]_i_1__1_n_0
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.993    -0.178    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y109       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C
                         clock pessimism              0.092    -0.086    
                         clock uncertainty            0.211     0.124    
    SLICE_X112Y109       FDCE (Hold_fdce_C_D)         0.121     0.245    u_HDMI/u_serializer_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.245    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_2/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.550%)  route 0.639ns (77.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.712    -0.418    u_HDMI/u_serializer_2/ser_en_reg_0
    SLICE_X111Y117       FDCE                                         r  u_HDMI/u_serializer_2/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDCE (Prop_fdce_C_Q)         0.141    -0.277 r  u_HDMI/u_serializer_2/ser_en_reg/Q
                         net (fo=5, routed)           0.639     0.361    u_HDMI/u_serializer_2/ser_en
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.045     0.406 r  u_HDMI/u_serializer_2/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.406    u_HDMI/u_serializer_2/counter[2]_i_1_n_0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.986    -0.185    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/C
                         clock pessimism              0.092    -0.093    
                         clock uncertainty            0.211     0.117    
    SLICE_X112Y117       FDCE (Hold_fdce_C_D)         0.121     0.238    u_HDMI/u_serializer_2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_2/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.496%)  route 0.641ns (77.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.712    -0.418    u_HDMI/u_serializer_2/ser_en_reg_0
    SLICE_X111Y117       FDCE                                         r  u_HDMI/u_serializer_2/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDCE (Prop_fdce_C_Q)         0.141    -0.277 r  u_HDMI/u_serializer_2/ser_en_reg/Q
                         net (fo=5, routed)           0.641     0.363    u_HDMI/u_serializer_2/ser_en
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.045     0.408 r  u_HDMI/u_serializer_2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    u_HDMI/u_serializer_2/counter[0]_i_1_n_0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.986    -0.185    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[0]/C
                         clock pessimism              0.092    -0.093    
                         clock uncertainty            0.211     0.117    
    SLICE_X112Y117       FDCE (Hold_fdce_C_D)         0.120     0.237    u_HDMI/u_serializer_2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  ser_clk
  To Clock:  virtual_ser_clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.753ns,  Total Violation       -2.887ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.945ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.753ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_1_p
                            (output port clocked by virtual_ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             virtual_ser_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            1.334ns  (virtual_ser_clk rise@2.667ns - ser_clk fall@1.333ns)
  Data Path Delay:        1.184ns  (logic 1.183ns (99.916%)  route 0.001ns (0.084%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.667 - 2.667 ) 
    Source Clock Delay      (SCD):    -0.191ns = ( 1.142 - 1.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.268    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -0.459 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.133    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.162 f  clkout2_buf/O
                         net (fo=24, routed)          0.980     1.142    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         f  u_HDMI/u_serializer_1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.204     1.346 r  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.347    u_HDMI/u_serializer_1/dout
    K19                  OBUFDS (Prop_obufds_I_O)     0.979     2.326 r  u_HDMI/u_serializer_1/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.326    tmds_data_1_p
    K19                                                               r  tmds_data_1_p (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_ser_clk rise edge)
                                                      2.667     2.667 r  
                         ideal clock network latency
                                                      0.000     2.667    
                         clock pessimism              0.000     2.667    
                         clock uncertainty           -0.093     2.574    
                         output delay                -1.000     1.574    
  -------------------------------------------------------------------
                         required time                          1.574    
                         arrival time                          -2.326    
  -------------------------------------------------------------------
                         slack                                 -0.753    

Slack (VIOLATED) :        -0.719ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_2/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_2_p
                            (output port clocked by virtual_ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             virtual_ser_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            1.334ns  (virtual_ser_clk rise@2.667ns - ser_clk fall@1.333ns)
  Data Path Delay:        1.146ns  (logic 1.145ns (99.913%)  route 0.001ns (0.087%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.667 - 2.667 ) 
    Source Clock Delay      (SCD):    -0.187ns = ( 1.146 - 1.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.268    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -0.459 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.133    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.162 f  clkout2_buf/O
                         net (fo=24, routed)          0.984     1.146    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         f  u_HDMI/u_serializer_2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.204     1.350 r  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.351    u_HDMI/u_serializer_2/dout
    J20                  OBUFDS (Prop_obufds_I_O)     0.941     2.292 r  u_HDMI/u_serializer_2/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.292    tmds_data_2_p
    J20                                                               r  tmds_data_2_p (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_ser_clk rise edge)
                                                      2.667     2.667 r  
                         ideal clock network latency
                                                      0.000     2.667    
                         clock pessimism              0.000     2.667    
                         clock uncertainty           -0.093     2.574    
                         output delay                -1.000     1.574    
  -------------------------------------------------------------------
                         required time                          1.574    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                 -0.719    

Slack (VIOLATED) :        -0.717ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_3/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_clk_p
                            (output port clocked by virtual_ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             virtual_ser_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            1.334ns  (virtual_ser_clk rise@2.667ns - ser_clk fall@1.333ns)
  Data Path Delay:        1.149ns  (logic 1.148ns (99.913%)  route 0.001ns (0.087%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.667 - 2.667 ) 
    Source Clock Delay      (SCD):    -0.192ns = ( 1.141 - 1.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.268    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -0.459 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.133    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.162 f  clkout2_buf/O
                         net (fo=24, routed)          0.979     1.141    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         f  u_HDMI/u_serializer_3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.204     1.345 r  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.346    u_HDMI/u_serializer_3/dout
    J18                  OBUFDS (Prop_obufds_I_O)     0.944     2.291 r  u_HDMI/u_serializer_3/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.291    tmds_clk_p
    J18                                                               r  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_ser_clk rise edge)
                                                      2.667     2.667 r  
                         ideal clock network latency
                                                      0.000     2.667    
                         clock pessimism              0.000     2.667    
                         clock uncertainty           -0.093     2.574    
                         output delay                -1.000     1.574    
  -------------------------------------------------------------------
                         required time                          1.574    
                         arrival time                          -2.291    
  -------------------------------------------------------------------
                         slack                                 -0.717    

Slack (VIOLATED) :        -0.699ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_0_p
                            (output port clocked by virtual_ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             virtual_ser_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            1.334ns  (virtual_ser_clk rise@2.667ns - ser_clk fall@1.333ns)
  Data Path Delay:        1.126ns  (logic 1.125ns (99.911%)  route 0.001ns (0.089%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.667 - 2.667 ) 
    Source Clock Delay      (SCD):    -0.187ns = ( 1.146 - 1.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.268    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -0.459 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.133    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.162 f  clkout2_buf/O
                         net (fo=24, routed)          0.984     1.146    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         f  u_HDMI/u_serializer_0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y114        ODDR (Prop_oddr_C_Q)         0.204     1.350 r  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.351    u_HDMI/u_serializer_0/dout
    G19                  OBUFDS (Prop_obufds_I_O)     0.921     2.272 r  u_HDMI/u_serializer_0/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.272    tmds_data_0_p
    G19                                                               r  tmds_data_0_p (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_ser_clk rise edge)
                                                      2.667     2.667 r  
                         ideal clock network latency
                                                      0.000     2.667    
                         clock pessimism              0.000     2.667    
                         clock uncertainty           -0.093     2.574    
                         output delay                -1.000     1.574    
  -------------------------------------------------------------------
                         required time                          1.574    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 -0.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_0_p
                            (output port clocked by virtual_ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             virtual_ser_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.961ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.707    -0.423    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y114        ODDR (Prop_oddr_C_Q)         0.177    -0.246 r  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.245    u_HDMI/u_serializer_0/dout
    G19                  OBUFDS (Prop_obufds_I_O)     0.784     0.538 r  u_HDMI/u_serializer_0/OBUFDS_inst/O
                         net (fo=0)                   0.000     0.538    tmds_data_0_p
    G19                                                               r  tmds_data_0_p (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_ser_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.093     0.093    
                         output delay                -0.500    -0.407    
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_clk_p
                            (output port clocked by virtual_ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             virtual_ser_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.702    -0.428    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.177    -0.251 r  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.250    u_HDMI/u_serializer_3/dout
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     0.557 r  u_HDMI/u_serializer_3/OBUFDS_inst/O
                         net (fo=0)                   0.000     0.557    tmds_clk_p
    J18                                                               r  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_ser_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.093     0.093    
                         output delay                -0.500    -0.407    
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_2/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_2_p
                            (output port clocked by virtual_ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             virtual_ser_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.981ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.707    -0.423    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.177    -0.246 r  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.245    u_HDMI/u_serializer_2/dout
    J20                  OBUFDS (Prop_obufds_I_O)     0.804     0.558 r  u_HDMI/u_serializer_2/OBUFDS_inst/O
                         net (fo=0)                   0.000     0.558    tmds_data_2_p
    J20                                                               r  tmds_data_2_p (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_ser_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.093     0.093    
                         output delay                -0.500    -0.407    
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_1/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_1_p
                            (output port clocked by virtual_ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             virtual_ser_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.703    -0.427    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.177    -0.250 r  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.249    u_HDMI/u_serializer_1/dout
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     0.592 r  u_HDMI/u_serializer_1/OBUFDS_inst/O
                         net (fo=0)                   0.000     0.592    tmds_data_1_p
    K19                                                               r  tmds_data_1_p (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_ser_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.093     0.093    
                         output delay                -0.500    -0.407    
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.999    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.489ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.484ns (14.268%)  route 2.908ns (85.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 12.102 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.745    -1.590    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.379    -1.211 r  display_en_reg/Q
                         net (fo=135, routed)         1.526     0.315    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.105     0.420 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          1.382     1.803    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X107Y126       FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.554    12.102    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X107Y126       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[2]/C
                         clock pessimism             -0.438    11.664    
                         clock uncertainty           -0.041    11.623    
    SLICE_X107Y126       FDCE (Recov_fdce_C_CLR)     -0.331    11.292    u_HDMI/u_encoder_1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.292    
                         arrival time                          -1.803    
  -------------------------------------------------------------------
                         slack                                  9.489    

Slack (MET) :             9.879ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[0]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.484ns (16.107%)  route 2.521ns (83.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.745    -1.590    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.379    -1.211 r  display_en_reg/Q
                         net (fo=135, routed)         1.526     0.315    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.105     0.420 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.995     1.415    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X110Y126       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X110Y126       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[0]/C
                         clock pessimism             -0.438    11.666    
                         clock uncertainty           -0.041    11.625    
    SLICE_X110Y126       FDCE (Recov_fdce_C_CLR)     -0.331    11.294    u_HDMI/u_encoder_1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.294    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  9.879    

Slack (MET) :             9.879ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[5]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.484ns (16.107%)  route 2.521ns (83.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.745    -1.590    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.379    -1.211 r  display_en_reg/Q
                         net (fo=135, routed)         1.526     0.315    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.105     0.420 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.995     1.415    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X110Y126       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X110Y126       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[5]/C
                         clock pessimism             -0.438    11.666    
                         clock uncertainty           -0.041    11.625    
    SLICE_X110Y126       FDCE (Recov_fdce_C_CLR)     -0.331    11.294    u_HDMI/u_encoder_1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         11.294    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  9.879    

Slack (MET) :             9.879ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[6]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.484ns (16.107%)  route 2.521ns (83.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.745    -1.590    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.379    -1.211 r  display_en_reg/Q
                         net (fo=135, routed)         1.526     0.315    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.105     0.420 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.995     1.415    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X110Y126       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X110Y126       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[6]/C
                         clock pessimism             -0.438    11.666    
                         clock uncertainty           -0.041    11.625    
    SLICE_X110Y126       FDCE (Recov_fdce_C_CLR)     -0.331    11.294    u_HDMI/u_encoder_1/q_reg[6]
  -------------------------------------------------------------------
                         required time                         11.294    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  9.879    

Slack (MET) :             9.879ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[8]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.484ns (16.107%)  route 2.521ns (83.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.745    -1.590    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.379    -1.211 r  display_en_reg/Q
                         net (fo=135, routed)         1.526     0.315    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.105     0.420 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.995     1.415    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X110Y126       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X110Y126       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[8]/C
                         clock pessimism             -0.438    11.666    
                         clock uncertainty           -0.041    11.625    
    SLICE_X110Y126       FDCE (Recov_fdce_C_CLR)     -0.331    11.294    u_HDMI/u_encoder_1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         11.294    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  9.879    

Slack (MET) :             9.879ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[9]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.484ns (16.107%)  route 2.521ns (83.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.745    -1.590    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.379    -1.211 r  display_en_reg/Q
                         net (fo=135, routed)         1.526     0.315    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.105     0.420 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.995     1.415    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X110Y126       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X110Y126       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[9]/C
                         clock pessimism             -0.438    11.666    
                         clock uncertainty           -0.041    11.625    
    SLICE_X110Y126       FDCE (Recov_fdce_C_CLR)     -0.331    11.294    u_HDMI/u_encoder_1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         11.294    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  9.879    

Slack (MET) :             9.886ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[4]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.484ns (16.157%)  route 2.512ns (83.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 12.102 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.745    -1.590    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.379    -1.211 r  display_en_reg/Q
                         net (fo=135, routed)         1.526     0.315    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.105     0.420 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.986     1.406    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X109Y126       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.554    12.102    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X109Y126       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[4]/C
                         clock pessimism             -0.438    11.664    
                         clock uncertainty           -0.041    11.623    
    SLICE_X109Y126       FDCE (Recov_fdce_C_CLR)     -0.331    11.292    u_HDMI/u_encoder_1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         11.292    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  9.886    

Slack (MET) :             10.124ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[3]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.484ns (17.555%)  route 2.273ns (82.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 12.101 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.745    -1.590    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.379    -1.211 r  display_en_reg/Q
                         net (fo=135, routed)         1.526     0.315    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.105     0.420 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.747     1.167    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X109Y125       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.553    12.101    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X109Y125       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[3]/C
                         clock pessimism             -0.438    11.663    
                         clock uncertainty           -0.041    11.622    
    SLICE_X109Y125       FDCE (Recov_fdce_C_CLR)     -0.331    11.291    u_HDMI/u_encoder_1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                 10.124    

Slack (MET) :             10.124ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[7]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.484ns (17.555%)  route 2.273ns (82.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 12.101 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.745    -1.590    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.379    -1.211 r  display_en_reg/Q
                         net (fo=135, routed)         1.526     0.315    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.105     0.420 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.747     1.167    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X109Y125       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.553    12.101    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X109Y125       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[7]/C
                         clock pessimism             -0.438    11.663    
                         clock uncertainty           -0.041    11.622    
    SLICE_X109Y125       FDCE (Recov_fdce_C_CLR)     -0.331    11.291    u_HDMI/u_encoder_1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                 10.124    

Slack (MET) :             10.164ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.484ns (17.816%)  route 2.233ns (82.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 12.101 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=173, routed)         1.745    -1.590    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.379    -1.211 r  display_en_reg/Q
                         net (fo=135, routed)         1.526     0.315    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.105     0.420 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.707     1.127    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X107Y125       FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=173, routed)         1.553    12.101    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X107Y125       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[3]/C
                         clock pessimism             -0.438    11.663    
                         clock uncertainty           -0.041    11.622    
    SLICE_X107Y125       FDCE (Recov_fdce_C_CLR)     -0.331    11.291    u_HDMI/u_encoder_1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 10.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[0]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.186ns (14.781%)  route 1.072ns (85.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.717    -0.413    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.141    -0.272 r  display_en_reg/Q
                         net (fo=135, routed)         0.874     0.602    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.045     0.647 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.198     0.845    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X108Y122       FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.978    -0.193    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X108Y122       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[0]/C
                         clock pessimism             -0.197    -0.390    
    SLICE_X108Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    u_HDMI/u_encoder_1/d_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[1]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.186ns (14.781%)  route 1.072ns (85.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.717    -0.413    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.141    -0.272 r  display_en_reg/Q
                         net (fo=135, routed)         0.874     0.602    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.045     0.647 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.198     0.845    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X108Y122       FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.978    -0.193    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X108Y122       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[1]/C
                         clock pessimism             -0.197    -0.390    
    SLICE_X108Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    u_HDMI/u_encoder_1/d_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[2]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.186ns (14.781%)  route 1.072ns (85.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.717    -0.413    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.141    -0.272 r  display_en_reg/Q
                         net (fo=135, routed)         0.874     0.602    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.045     0.647 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.198     0.845    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X108Y122       FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.978    -0.193    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X108Y122       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[2]/C
                         clock pessimism             -0.197    -0.390    
    SLICE_X108Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    u_HDMI/u_encoder_1/d_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[3]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.186ns (14.781%)  route 1.072ns (85.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.717    -0.413    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.141    -0.272 r  display_en_reg/Q
                         net (fo=135, routed)         0.874     0.602    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.045     0.647 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.198     0.845    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X108Y122       FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.978    -0.193    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X108Y122       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[3]/C
                         clock pessimism             -0.197    -0.390    
    SLICE_X108Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    u_HDMI/u_encoder_1/d_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[5]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.186ns (14.781%)  route 1.072ns (85.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.717    -0.413    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.141    -0.272 r  display_en_reg/Q
                         net (fo=135, routed)         0.874     0.602    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.045     0.647 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.198     0.845    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X109Y122       FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.978    -0.193    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X109Y122       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[5]/C
                         clock pessimism             -0.197    -0.390    
    SLICE_X109Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    u_HDMI/u_encoder_1/d_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[7]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.186ns (14.781%)  route 1.072ns (85.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.717    -0.413    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.141    -0.272 r  display_en_reg/Q
                         net (fo=135, routed)         0.874     0.602    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.045     0.647 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.198     0.845    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X109Y122       FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.978    -0.193    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X109Y122       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[7]/C
                         clock pessimism             -0.197    -0.390    
    SLICE_X109Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    u_HDMI/u_encoder_1/d_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[2]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.186ns (14.781%)  route 1.072ns (85.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.717    -0.413    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.141    -0.272 r  display_en_reg/Q
                         net (fo=135, routed)         0.874     0.602    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.045     0.647 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.198     0.845    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X109Y122       FDCE                                         f  u_HDMI/u_encoder_1/d_reg2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.978    -0.193    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X109Y122       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[2]/C
                         clock pessimism             -0.197    -0.390    
    SLICE_X109Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    u_HDMI/u_encoder_1/d_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[5]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.186ns (14.781%)  route 1.072ns (85.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.717    -0.413    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.141    -0.272 r  display_en_reg/Q
                         net (fo=135, routed)         0.874     0.602    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.045     0.647 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.198     0.845    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X109Y122       FDCE                                         f  u_HDMI/u_encoder_1/d_reg2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.978    -0.193    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X109Y122       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[5]/C
                         clock pessimism             -0.197    -0.390    
    SLICE_X109Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    u_HDMI/u_encoder_1/d_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[4]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.186ns (14.204%)  route 1.124ns (85.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.717    -0.413    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.141    -0.272 r  display_en_reg/Q
                         net (fo=135, routed)         0.874     0.602    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.045     0.647 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.250     0.896    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X108Y124       FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.975    -0.196    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X108Y124       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[4]/C
                         clock pessimism             -0.197    -0.393    
    SLICE_X108Y124       FDCE (Remov_fdce_C_CLR)     -0.067    -0.460    u_HDMI/u_encoder_1/d_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[6]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.186ns (14.204%)  route 1.124ns (85.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=173, routed)         0.717    -0.413    pixel_clk
    SLICE_X113Y107       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.141    -0.272 r  display_en_reg/Q
                         net (fo=135, routed)         0.874     0.602    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.045     0.647 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=32, routed)          0.250     0.896    u_HDMI/u_encoder_1/c1_reg10
    SLICE_X108Y124       FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=173, routed)         0.975    -0.196    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X108Y124       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[6]/C
                         clock pessimism             -0.197    -0.393    
    SLICE_X108Y124       FDCE (Remov_fdce_C_CLR)     -0.067    -0.460    u_HDMI/u_encoder_1/d_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  1.357    





