Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Dec 14 17:19:56 2024
| Host         : DESKTOP-DGPTGC1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |             Enable Signal             |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  main_vga/horizontal/newline_out_reg_0 |                                       |                                           |                1 |              1 |         1.00 |
|  main_vga/horizontal/newline_out_reg_0 | main_vga/vertical/vsync_out_i_2_n_0   | main_vga/vertical/p_0_in                  |                1 |              1 |         1.00 |
|  vga_clock/CLK                         | main_vga/horizontal/hsync_out_i_2_n_0 | main_vga/horizontal/hsync_out_i_1_n_0     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                         |                                       |                                           |                2 |              3 |         1.50 |
|  vga_clock/CLK                         |                                       |                                           |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                         |                                       | mic_clock/clk_counter0_n_0                |                2 |              6 |         3.00 |
|  vga_clock/CLK                         |                                       | main_vga/horizontal/g_reg0                |                3 |              8 |         2.67 |
|  main_vga/horizontal/newline_out_reg_0 |                                       | main_vga/vertical/clear                   |                3 |             10 |         3.33 |
|  vga_clock/CLK                         |                                       | main_vga/horizontal/counter[9]_i_1__0_n_0 |                4 |             10 |         2.50 |
+----------------------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+--------------+


