Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fsm_gpt
Version: T-2022.03-SP2
Date   : Mon May 12 14:29:56 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.32
  Critical Path Slack:          -0.26
  Critical Path Clk Period:      0.10
  Total Negative Slack:         -2.05
  No. of Violating Paths:        9.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.38
  Critical Path Slack:          -0.28
  Critical Path Clk Period:       n/a
  Total Negative Slack:         -2.35
  No. of Violating Paths:        9.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                149
  Buf/Inv Cell Count:              36
  Buf Cell Count:                  12
  Inv Cell Count:                  24
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       140
  Sequential Cell Count:            9
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      144.969999
  Noncombinational Area:    47.880002
  Buf/Inv Area:             22.610000
  Total Buffer Area:             9.84
  Total Inverter Area:          12.77
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               192.850001
  Design Area:             192.850001


  Design Rules
  -----------------------------------
  Total Number of Nets:           169
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.07
  Logic Optimization:                  1.13
  Mapping Optimization:                0.61
  -----------------------------------------
  Overall Compile Time:                2.22
  Overall Compile Wall Clock Time:     2.47

  --------------------------------------------------------------------

  Design  WNS: 0.28  TNS: 4.40  Number of Violating Paths: 18


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
