
*** Running vivado
    with args -log uart_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_test.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source uart_test.tcl -notrace
Command: synth_design -top uart_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 244109
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2418.406 ; gain = 0.000 ; free physical = 8466 ; free virtual = 14740
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_test' [/home/minseok/study/vivado/0516HW_UART/0516HW_UART.srcs/sources_1/new/uart_test.v:4]
INFO: [Synth 8-6157] synthesizing module 'button' [/home/minseok/study/vivado/0516HW_UART/0516HW_UART.srcs/sources_1/new/button.v:3]
	Parameter N bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button' (1#1) [/home/minseok/study/vivado/0516HW_UART/0516HW_UART.srcs/sources_1/new/button.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/minseok/study/vivado/0516HW_UART/0516HW_UART.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator' [/home/minseok/study/vivado/0516HW_UART/0516HW_UART.srcs/sources_1/new/uart.v:38]
	Parameter HERZ bound to: 9600 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator' (2#1) [/home/minseok/study/vivado/0516HW_UART/0516HW_UART.srcs/sources_1/new/uart.v:38]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [/home/minseok/study/vivado/0516HW_UART/0516HW_UART.srcs/sources_1/new/uart.v:77]
	Parameter START bound to: 2 - type: integer 
	Parameter STOP bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/minseok/study/vivado/0516HW_UART/0516HW_UART.srcs/sources_1/new/uart.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [/home/minseok/study/vivado/0516HW_UART/0516HW_UART.srcs/sources_1/new/uart.v:153]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (3#1) [/home/minseok/study/vivado/0516HW_UART/0516HW_UART.srcs/sources_1/new/uart.v:77]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [/home/minseok/study/vivado/0516HW_UART/0516HW_UART.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_test' (5#1) [/home/minseok/study/vivado/0516HW_UART/0516HW_UART.srcs/sources_1/new/uart_test.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2418.406 ; gain = 0.000 ; free physical = 8106 ; free virtual = 14381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2418.406 ; gain = 0.000 ; free physical = 8101 ; free virtual = 14375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2418.406 ; gain = 0.000 ; free physical = 8101 ; free virtual = 14375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.406 ; gain = 0.000 ; free physical = 8094 ; free virtual = 14368
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/minseok/study/vivado/0516HW_UART/0516HW_UART.srcs/constrs_1/imports/vivado/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/minseok/study/vivado/0516HW_UART/0516HW_UART.srcs/constrs_1/imports/vivado/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/minseok/study/vivado/0516HW_UART/0516HW_UART.srcs/constrs_1/imports/vivado/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2482.438 ; gain = 0.000 ; free physical = 8679 ; free virtual = 14953
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2482.438 ; gain = 0.000 ; free physical = 8679 ; free virtual = 14953
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2482.438 ; gain = 64.031 ; free physical = 8817 ; free virtual = 15092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2482.438 ; gain = 64.031 ; free physical = 8817 ; free virtual = 15092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2482.438 ; gain = 64.031 ; free physical = 8817 ; free virtual = 15092
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               10
                    STOP |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2482.438 ; gain = 64.031 ; free physical = 8813 ; free virtual = 15088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	             1000 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2482.438 ; gain = 64.031 ; free physical = 8793 ; free virtual = 15072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2482.438 ; gain = 64.031 ; free physical = 8670 ; free virtual = 14948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2482.438 ; gain = 64.031 ; free physical = 8663 ; free virtual = 14941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2482.438 ; gain = 64.031 ; free physical = 8664 ; free virtual = 14942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.438 ; gain = 64.031 ; free physical = 8661 ; free virtual = 14939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.438 ; gain = 64.031 ; free physical = 8661 ; free virtual = 14939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.438 ; gain = 64.031 ; free physical = 8661 ; free virtual = 14939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.438 ; gain = 64.031 ; free physical = 8661 ; free virtual = 14939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.438 ; gain = 64.031 ; free physical = 8661 ; free virtual = 14939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.438 ; gain = 64.031 ; free physical = 8661 ; free virtual = 14939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |    14|
|5     |LUT3   |     2|
|6     |LUT4   |   170|
|7     |LUT5   |   101|
|8     |LUT6   |    27|
|9     |FDCE   |    22|
|10    |FDRE   |  1000|
|11    |IBUF   |     3|
|12    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.438 ; gain = 64.031 ; free physical = 8661 ; free virtual = 14939
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2482.438 ; gain = 0.000 ; free physical = 8712 ; free virtual = 14991
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.438 ; gain = 64.031 ; free physical = 8712 ; free virtual = 14991
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2482.438 ; gain = 0.000 ; free physical = 8800 ; free virtual = 15078
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'uart_test' is not ideal for floorplanning, since the cellview 'button' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2482.438 ; gain = 0.000 ; free physical = 8745 ; free virtual = 15023
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.438 ; gain = 159.562 ; free physical = 8804 ; free virtual = 15082
INFO: [Common 17-1381] The checkpoint '/home/minseok/study/vivado/0516HW_UART/0516HW_UART.runs/synth_1/uart_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_test_utilization_synth.rpt -pb uart_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 17 04:22:26 2024...
