welcome iwia'00 
2000 
international
workshop
innovative
architecture
future
generation
high
performance
processors
systems
date
january
18
19
2001
place
maui
hawaii
location
maui
high
performance
computing
center
sponsored
darpa
ito
pac
program
maui
high
performance
computing
center
program
committee
prof
makato
amamiya
kyushu
japan
prof
dennis
gannon
indiana
dr
john
fu
compaq
dr
robert
graybill
darpa
prof
hironori
kasahara
waseda
japan
prof
yale
patt
ut
austin
prof
masaaki
shimasaki
kyoto
japan
prof
guri
sohi
wisconsin
prof
keiji
tani
earth
simulator
japan
prof
mateo
valero
upc
spain
prof
alex
veidenbaum
uc
irvine
prof
joe
nara
women's
univ
japan
prof
brian
smith
unm
mhpcc
local
arrangements
chair
tba
workshop
description
submission
participants
local
arrangements
preliminary
program
description
invited
workshop
aims
bring
together
researchers
designers
academia
industry
discuss
directions
development
high
performance
parallel
distributed
multimedia
processors
systems
workshop
invitees
computer
architects
compiler
operating
system
application
experts
main
goal
workshop
discuss
future
trends
development
architecture
software
systems
explore
assumptions
made
architects
software
systems
software
writers
architecture
increased
complexity
areas
calls
increased
interaction
researchers
disciplines
accurately
assess
potential
directions
future
trends
architecture
systems
main
themes
workshop
software
technology
driven
constrained
new
architectures
compiler
architecture
interaction
codesign
application
requirements
characteristics
numerical
non
numerical
applications
database
data
mining
web
java
based
high
performance
embedded
applications
interest
cases
longer
term
view
assessment
future
interest
year's
special
focus
power
aware
memory
hierarchy
today
high
performance
embedded
processors
systems
concerned
power
dissipation
memory
hierarchy
one
major
sources
chip
system
power
consumption
recently
concern
primarily
addressed
via
technology
circuit
design
important
interesting
issue
whether
micro
architectural
innovation
compiler
support
can
make
significant
contributions
reducing
power
dissipation
workshop
topics
interest
will
deal
issue
include
limited
cache
organizations
reduce
power
consumption
use
adaptive
techniques
hierarchy
reduce
power
consumption
power
performance
trade
offs
memory
hierarchy
compiler
techniques
manage
hierarchy
reduce
power
consumption
modeling
benchmarking
performance
power
consumption
evaluation
microarchtecture
compiler
techniques
reducing
power
consumption
additional
workshop
areas
interest
include
perennial
favorites
preference
will
given
submissions
mentioned
topics
processor
design
single
chip
multiprocessors
multi
chip
servers
large
scale
multiprocessors
memory
technology
system
organization
systems
chip
soc
architecture
compiler
interaction
optimization
applications
performance
workshop
will
consist
sessions
combining
individual
presentations
discussion
presentations
will
limited
20
min
provide
sufficient
time
discussion
ideal
presentation
will
concentrate
trends
future
directions
addition
recently
obtained
results
speculation
encouraged
workshop
participation
capped
25
invitees
submission
publication
invitees
wishing
make
presentation
submit
extended
abstract
3
pages
1
6
01
submissions
electronic
postscript
pdf
format
abstracts
will
reviewed
printed
site
proceedigns
final
proceedings
consisting
full
papers
will
published
ieee
computer
society
press
meeting
papers
will
undergo
additional
review
process
selected
publication
post
proceedings
papers
will
due
april
1st
2001
following
set
latex
macros
used
preparing
final
paper
additional
publication
instructions
will
made
available
later
date
participants
usa
announced
announced
