Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May 15 15:58:04 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_methodology -file StopWatch_methodology_drc_routed.rpt -pb StopWatch_methodology_drc_routed.pb -rpx StopWatch_methodology_drc_routed.rpx
| Design       : StopWatch
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 15
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 2          |
| TIMING-18 | Warning          | Missing input or output delay | 11         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin U_FND/U_Counter_2bit/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin U_FND/U_Counter_2bit/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell U_BtnReset/FSM_onehot_state[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_9999/U_CLK/counter_reg[0]/CLR, U_9999/U_CLK/counter_reg[10]/CLR,
U_9999/U_CLK/counter_reg[11]/CLR, U_9999/U_CLK/counter_reg[12]/CLR,
U_9999/U_CLK/counter_reg[13]/CLR, U_9999/U_CLK/counter_reg[14]/CLR,
U_9999/U_CLK/counter_reg[15]/CLR, U_9999/U_CLK/counter_reg[16]/CLR,
U_9999/U_CLK/counter_reg[17]/CLR, U_9999/U_CLK/counter_reg[18]/CLR,
U_9999/U_CLK/counter_reg[19]/CLR, U_9999/U_CLK/counter_reg[1]/CLR,
U_9999/U_CLK/counter_reg[20]/CLR, U_9999/U_CLK/counter_reg[21]/CLR,
U_9999/U_CLK/counter_reg[22]/CLR (the first 15 of 46 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell U_BtnReset/counter_reg[13]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_9999/U_COUNTER_10000/counter_reg_reg[0]/CLR,
U_9999/U_COUNTER_10000/counter_reg_reg[10]/CLR,
U_9999/U_COUNTER_10000/counter_reg_reg[11]/CLR,
U_9999/U_COUNTER_10000/counter_reg_reg[12]/CLR,
U_9999/U_COUNTER_10000/counter_reg_reg[13]/CLR,
U_9999/U_COUNTER_10000/counter_reg_reg[1]/CLR,
U_9999/U_COUNTER_10000/counter_reg_reg[2]/CLR,
U_9999/U_COUNTER_10000/counter_reg_reg[3]/CLR,
U_9999/U_COUNTER_10000/counter_reg_reg[4]/CLR,
U_9999/U_COUNTER_10000/counter_reg_reg[5]/CLR,
U_9999/U_COUNTER_10000/counter_reg_reg[6]/CLR,
U_9999/U_COUNTER_10000/counter_reg_reg[7]/CLR,
U_9999/U_COUNTER_10000/counter_reg_reg[8]/CLR
U_9999/U_COUNTER_10000/counter_reg_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn2 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on fndFont[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on fndFont[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on fndFont[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on fndFont[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on fndFont[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on fndFont[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on fndFont[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on fndFont[7] relative to clock(s) sys_clk_pin
Related violations: <none>


