Classic Timing Analyzer report for jk_trigger_verilog
Thu May 24 10:06:20 2018
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                         ;
+------------------------------+-------+---------------+------------------------------------------------+--------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.943 ns                                       ; k      ; qn~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.988 ns                                       ; q~reg0 ; q       ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.462 ns                                      ; j      ; q~reg0  ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q~reg0 ; q~reg0  ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q~reg0  ; q~reg0  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; qn~reg0 ; qn~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 3.943 ns   ; k    ; qn~reg0 ; clk      ;
; N/A   ; None         ; 3.706 ns   ; j    ; qn~reg0 ; clk      ;
; N/A   ; None         ; 3.571 ns   ; k    ; q~reg0  ; clk      ;
; N/A   ; None         ; 3.334 ns   ; j    ; q~reg0  ; clk      ;
+-------+--------------+------------+------+---------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+---------+----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To ; From Clock ;
+-------+--------------+------------+---------+----+------------+
; N/A   ; None         ; 6.988 ns   ; q~reg0  ; q  ; clk        ;
; N/A   ; None         ; 6.245 ns   ; qn~reg0 ; qn ; clk        ;
+-------+--------------+------------+---------+----+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; -2.462 ns ; j    ; q~reg0  ; clk      ;
; N/A           ; None        ; -2.494 ns ; j    ; qn~reg0 ; clk      ;
; N/A           ; None        ; -2.604 ns ; k    ; qn~reg0 ; clk      ;
; N/A           ; None        ; -2.699 ns ; k    ; q~reg0  ; clk      ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu May 24 10:06:19 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jk_trigger_verilog -c jk_trigger_verilog --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "q~reg0" and destination register "q~reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 2; REG Node = 'q~reg0'
            Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X17_Y26_N16; Fanout = 1; COMB Node = 'q~2'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 2; REG Node = 'q~reg0'
            Info: Total cell delay = 0.488 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.476 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 2; REG Node = 'q~reg0'
                Info: Total cell delay = 1.472 ns ( 59.45 % )
                Info: Total interconnect delay = 1.004 ns ( 40.55 % )
            Info: - Longest clock path from clock "clk" to source register is 2.476 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 2; REG Node = 'q~reg0'
                Info: Total cell delay = 1.472 ns ( 59.45 % )
                Info: Total interconnect delay = 1.004 ns ( 40.55 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "qn~reg0" (data pin = "k", clock pin = "clk") is 3.943 ns
    Info: + Longest pin to register delay is 6.328 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E12; Fanout = 3; PIN Node = 'k'
        Info: 2: + IC(3.976 ns) + CELL(0.366 ns) = 5.169 ns; Loc. = LCCOMB_X17_Y26_N18; Fanout = 2; COMB Node = 'q~1'
        Info: 3: + IC(0.626 ns) + CELL(0.378 ns) = 6.173 ns; Loc. = LCCOMB_X17_Y25_N16; Fanout = 1; COMB Node = 'qn~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.328 ns; Loc. = LCFF_X17_Y25_N17; Fanout = 2; REG Node = 'qn~reg0'
        Info: Total cell delay = 1.726 ns ( 27.28 % )
        Info: Total interconnect delay = 4.602 ns ( 72.72 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.475 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y25_N17; Fanout = 2; REG Node = 'qn~reg0'
        Info: Total cell delay = 1.472 ns ( 59.47 % )
        Info: Total interconnect delay = 1.003 ns ( 40.53 % )
Info: tco from clock "clk" to destination pin "q" through register "q~reg0" is 6.988 ns
    Info: + Longest clock path from clock "clk" to source register is 2.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 2; REG Node = 'q~reg0'
        Info: Total cell delay = 1.472 ns ( 59.45 % )
        Info: Total interconnect delay = 1.004 ns ( 40.55 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.418 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 2; REG Node = 'q~reg0'
        Info: 2: + IC(2.466 ns) + CELL(1.952 ns) = 4.418 ns; Loc. = PIN_U12; Fanout = 0; PIN Node = 'q'
        Info: Total cell delay = 1.952 ns ( 44.18 % )
        Info: Total interconnect delay = 2.466 ns ( 55.82 % )
Info: th for register "q~reg0" (data pin = "j", clock pin = "clk") is -2.462 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 2; REG Node = 'q~reg0'
        Info: Total cell delay = 1.472 ns ( 59.45 % )
        Info: Total interconnect delay = 1.004 ns ( 40.55 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.087 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 3; PIN Node = 'j'
        Info: 2: + IC(3.779 ns) + CELL(0.346 ns) = 4.932 ns; Loc. = LCCOMB_X17_Y26_N16; Fanout = 1; COMB Node = 'q~2'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.087 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 2; REG Node = 'q~reg0'
        Info: Total cell delay = 1.308 ns ( 25.71 % )
        Info: Total interconnect delay = 3.779 ns ( 74.29 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 135 megabytes
    Info: Processing ended: Thu May 24 10:06:20 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


