`timescale 1ps/1ps
module tb_lif_neuron_state;

    parameter N = 256;
    parameter M = 8;
    integer i, k, l, m;
    reg CLK;

    reg RSTN_syncn, SPI_GATE_ACTIVITY_sync, SPI_UPDATE_UNMAPPED_SYN, SPI_PROPAGATE_UNMAPPED_SYN;
    reg [  N-1:0] SPI_SYN_SIGN;
    reg [    7:0] CTRL_PRE_EN;
    reg           CTRL_BIST_REF;
    reg           CTRL_SYNARRAY_WE;
    reg [   12:0] CTRL_SYNARRAY_ADDR;
    reg           CTRL_SYNARRAY_CS;
    reg [2*M-1:0] CTRL_PROG_DATA;
    reg [2*M-1:0] CTRL_SPI_ADDR;
    wire [  N-1:0] NEUR_V_UP;
    wire [  N-1:0] NEUR_V_DOWN;
    wire [   31:0] SYNARRAY_RDATA;
    wire [   31:0] SYNARRAY_WDATA;
    wire           SYN_SIGN;


    reg                 CTRL_NEUR_EVENT;
    reg                 CTRL_NEUR_TREF;
    reg [          4:0] CTRL_NEUR_VIRTS;
    reg                 CTRL_NEURMEM_CS;
    reg                 CTRL_NEURMEM_WE;
    reg [        M-1:0] CTRL_NEURMEM_ADDR;
    reg                 CTRL_NEUR_BURST_END;
    wire [         14:0] NEUR_STATE_MONITOR;
    wire [        127:0] NEUR_STATE;
    wire [          6:0] NEUR_EVENT_OUT;

    reg [1:0]counter;
synaptic_core #(
        .N(N),
        .M(M)
    ) synaptic_core_0 (
    
        // Global inputs ------------------------------------------
        .RSTN_syncn(RSTN_syncn),
        .CLK(CLK),

        // Inputs from SPI configuration registers ----------------
        .SPI_GATE_ACTIVITY_sync(SPI_GATE_ACTIVITY_sync),
        .SPI_SYN_SIGN(SPI_SYN_SIGN),
        .SPI_UPDATE_UNMAPPED_SYN(SPI_UPDATE_UNMAPPED_SYN),
        
        // Inputs from controller ---------------------------------
        .CTRL_PRE_EN(CTRL_PRE_EN),
        .CTRL_BIST_REF(CTRL_BIST_REF),
        .CTRL_SYNARRAY_WE(CTRL_SYNARRAY_WE),
        .CTRL_SYNARRAY_ADDR(CTRL_SYNARRAY_ADDR),
        .CTRL_SYNARRAY_CS(CTRL_SYNARRAY_CS),
        .CTRL_PROG_DATA(CTRL_PROG_DATA),
        .CTRL_SPI_ADDR(CTRL_SPI_ADDR),
        
        // Inputs from neurons ------------------------------------
        .NEUR_V_UP(NEUR_V_UP),
        .NEUR_V_DOWN(NEUR_V_DOWN),
        
        // Outputs ------------------------------------------------
        .SYNARRAY_RDATA(SYNARRAY_RDATA),
        .SYNARRAY_WDATA(SYNARRAY_WDATA),
        .SYN_SIGN(SYN_SIGN)
	);

neuron_core #(
        .N(N),
        .M(M)
    ) neuron_core_0 (
    
        // Global inputs ------------------------------------------
        .RSTN_syncn(RSTN_syncn),
        .CLK(CLK),
        
        // Inputs from SPI configuration registers ----------------
        .SPI_GATE_ACTIVITY_sync(SPI_GATE_ACTIVITY_sync),
        .SPI_PROPAGATE_UNMAPPED_SYN(SPI_PROPAGATE_UNMAPPED_SYN),
		
        // Synaptic inputs ----------------------------------------
        .SYNARRAY_RDATA(SYNARRAY_RDATA),
        .SYN_SIGN(SYN_SIGN),
        
        // Inputs from controller ---------------------------------
        .CTRL_NEUR_EVENT(CTRL_NEUR_EVENT),
        .CTRL_NEUR_TREF(CTRL_NEUR_TREF),
        .CTRL_NEUR_VIRTS(CTRL_NEUR_VIRTS),
        .CTRL_NEURMEM_WE(CTRL_NEURMEM_WE),
        .CTRL_NEURMEM_ADDR(CTRL_NEURMEM_ADDR),
        .CTRL_NEURMEM_CS(CTRL_NEURMEM_CS),
        .CTRL_PROG_DATA(CTRL_PROG_DATA),
        .CTRL_SPI_ADDR(CTRL_SPI_ADDR),
        
        // Inputs from scheduler ----------------------------------
        .CTRL_NEUR_BURST_END(CTRL_NEUR_BURST_END), 
        
        // Outputs ------------------------------------------------
        .NEUR_STATE(NEUR_STATE),
        .NEUR_EVENT_OUT(NEUR_EVENT_OUT),
        .NEUR_V_UP(NEUR_V_UP),
        .NEUR_V_DOWN(NEUR_V_DOWN),
        .NEUR_STATE_MONITOR(NEUR_STATE_MONITOR)
    );


    always begin
        #5 CLK = ~CLK;
    end

initial begin
    CLK = 0;
    RSTN_syncn = 1;

    CTRL_SYNARRAY_WE = 1; 
    CTRL_SYNARRAY_CS = 1; 
    CTRL_NEURMEM_WE = 1;
    CTRL_NEURMEM_CS = 1;
    CTRL_SPI_ADDR = 16'b0;
    CTRL_NEURMEM_ADDR = 8'b0;

    #10 RSTN_syncn = 0;

    SPI_GATE_ACTIVITY_sync = 1'b1;
    SPI_SYN_SIGN = {256{1'b0}};
    SPI_UPDATE_UNMAPPED_SYN = 1'b0;
    CTRL_PRE_EN = 8'b0;
    CTRL_BIST_REF = 1'b0;

    
    SPI_PROPAGATE_UNMAPPED_SYN = 1'b1;
    CTRL_NEUR_VIRTS = 5'b0;
    CTRL_NEUR_TREF = 1'b0;

    // Initialize SRAM
    for (i = 0; i < 8192; i=i+1) begin
        
        CTRL_SYNARRAY_ADDR = i;
        for (k = 0; k < 4; k = k + 1) begin
        CTRL_SPI_ADDR[14:13] = k; 
        CTRL_PROG_DATA = 16'b 0000_0000_0001_0001;
        #10;
        end
         #10;
    end
        CTRL_SYNARRAY_WE = 0; 
     for (l = 0; l < 256; l=l+1) begin
        
        CTRL_NEURMEM_ADDR = l;
        for (m = 0; m < 16; m = m + 1) begin
        
            case(m)
                0: CTRL_PROG_DATA = 16'b 0000_0000_0000_0111; 
                1: CTRL_PROG_DATA = 16'b 0000_0000_0001_1001; 
                2: CTRL_PROG_DATA = 16'b 0000_0000_0000_0000;
                3: CTRL_PROG_DATA = 16'b 0000_0000_0000_0000; 
                4: CTRL_PROG_DATA = 16'b 0000_0000_0000_0000;
                5: CTRL_PROG_DATA = 16'b 0000_0000_0000_0000;
                6: CTRL_PROG_DATA = 16'b 0000_0000_0000_0000;
                7: CTRL_PROG_DATA = 16'b 0000_0000_0000_0000;
                8: CTRL_PROG_DATA = 16'b 0000_0000_0000_0000; 
                9: CTRL_PROG_DATA = 16'b 0000_0000_0000_0001; 
                10: CTRL_PROG_DATA = 16'b 0000_0000_1011_1100;
                11: CTRL_PROG_DATA = 16'b 0000_0000_1011_1100;
                12: CTRL_PROG_DATA = 16'b 0000_0000_1011_1100;
                13: CTRL_PROG_DATA = 16'b 0000_0000_1011_1100;
                14: CTRL_PROG_DATA = 16'b 0000_0000_1011_1100;
                15: CTRL_PROG_DATA = 16'b 0000_0000_0011_1100; 
            endcase
            CTRL_SPI_ADDR[11:8] = m;
            #10;
        end
        #10;
    end
    CTRL_NEURMEM_WE = 0;
    SPI_GATE_ACTIVITY_sync = 1'b0;
    #10;
    CTRL_SYNARRAY_ADDR = 13'b 0000_0010_0000_1;
    CTRL_NEURMEM_ADDR =  8'b 0000_1000;
    CTRL_NEUR_EVENT = 1'b1;
    #10;
    CTRL_NEURMEM_WE = 1;
    CTRL_SYNARRAY_WE = 1;
    #10;
    $stop;
end

endmodule
