
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.32

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: valid_out$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.11    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    23    0.29    0.20    0.19    0.39 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.20    0.00    0.39 ^ valid_out$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ valid_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: valid_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.21    0.20    0.20    0.40 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net2 (net)
                  0.20    0.00    0.40 v valid_out$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ valid_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cosine_out[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.11    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    23    0.29    0.20    0.19    0.39 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.20    0.00    0.39 ^ cosine_out[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.39   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ cosine_out[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: phase_in[4] (input port clocked by core_clock)
Endpoint: cosine_out[11]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v phase_in[4] (in)
                                         phase_in[4] (net)
                  0.00    0.00    0.20 v input12/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.23    0.75    0.95 v input12/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net13 (net)
                  0.23    0.00    0.95 v _262_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     3    0.13    0.24    0.47    1.42 v _262_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _219_ (net)
                  0.24    0.00    1.42 v _265_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     4    0.08    0.45    0.30    1.72 ^ _265_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _222_ (net)
                  0.45    0.00    1.72 ^ _291_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
    10    0.14    0.33    0.25    1.96 v _291_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _042_ (net)
                  0.33    0.00    1.96 v _309_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     5    0.08    0.20    0.37    2.33 v _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _059_ (net)
                  0.20    0.00    2.33 v _326_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.30    0.18    2.51 ^ _326_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _002_ (net)
                  0.30    0.00    2.51 ^ cosine_out[11]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.51   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ cosine_out[11]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                  7.32   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cosine_out[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.11    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    23    0.29    0.20    0.19    0.39 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.20    0.00    0.39 ^ cosine_out[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.39   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ cosine_out[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: phase_in[4] (input port clocked by core_clock)
Endpoint: cosine_out[11]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v phase_in[4] (in)
                                         phase_in[4] (net)
                  0.00    0.00    0.20 v input12/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.23    0.75    0.95 v input12/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net13 (net)
                  0.23    0.00    0.95 v _262_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     3    0.13    0.24    0.47    1.42 v _262_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _219_ (net)
                  0.24    0.00    1.42 v _265_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     4    0.08    0.45    0.30    1.72 ^ _265_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _222_ (net)
                  0.45    0.00    1.72 ^ _291_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
    10    0.14    0.33    0.25    1.96 v _291_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _042_ (net)
                  0.33    0.00    1.96 v _309_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     5    0.08    0.20    0.37    2.33 v _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _059_ (net)
                  0.20    0.00    2.33 v _326_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.30    0.18    2.51 ^ _326_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _002_ (net)
                  0.30    0.00    2.51 ^ cosine_out[11]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.51   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ cosine_out[11]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                  7.32   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.047053337097168

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7311

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.23958341777324677

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8887

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: cosine_out[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cosine_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cosine_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.62    0.62 ^ cosine_out[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.10    0.73 v _367_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.23    0.96 ^ _368_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.00    0.96 ^ cosine_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.96   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ cosine_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.17    9.83   library setup time
           9.83   data required time
---------------------------------------------------------
           9.83   data required time
          -0.96   data arrival time
---------------------------------------------------------
           8.87   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cosine_out[15]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cosine_out[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cosine_out[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.50    0.50 v cosine_out[15]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.10    0.60 ^ _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.65 v _353_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    0.65 v cosine_out[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.65   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cosine_out[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.65   data arrival time
---------------------------------------------------------
           0.61   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5142

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.3197

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
291.134357

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.98e-03   8.33e-04   1.41e-08   3.82e-03  43.9%
Combinational          3.33e-03   1.54e-03   7.01e-08   4.87e-03  56.1%
Clock                  0.00e+00   0.00e+00   1.55e-07   1.55e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.32e-03   2.37e-03   2.40e-07   8.69e-03 100.0%
                          72.7%      27.3%       0.0%
