// Seed: 1530611165
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    output uwire id_2
);
  assign id_1 = id_0;
  initial begin
    {id_0} += ~id_0;
  end
  wire id_4;
  assign id_2 = id_0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output uwire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    output supply0 id_12,
    input wor id_13,
    input wor id_14
);
  assign id_12 = 1'h0;
  id_16(
      id_8, 1, (id_9)
  ); id_17(
      .id_0(1),
      .id_1(1'b0),
      .id_2(id_8),
      .id_3(1),
      .id_4(1),
      .id_5(id_4),
      .id_6(1),
      .id_7(id_1),
      .id_8(id_5 << id_12),
      .id_9(1),
      .id_10(1'b0),
      .id_11(id_0),
      .id_12(id_12),
      .id_13(1'b0),
      .id_14(1)
  );
  supply0 id_18;
  module_0(
      id_4, id_2, id_8
  );
  assign id_18 = 1 == 1;
endmodule
