<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_11079433822a7eb4461df62ee7457777.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUMCTargetDesc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUMCTargetDesc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AMDGPUMCTargetDesc.h - AMDGPU Target Descriptions -----*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// Provides AMDGPU specific target descriptions.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160; </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCTARGETDESC_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCTARGETDESC_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">class </span><a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">Target</a>;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">class </span>MCAsmBackend;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>MCCodeEmitter;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>MCContext;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>MCInstrInfo;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>MCObjectTargetWriter;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span>MCRegisterInfo;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>MCSubtargetInfo;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>MCTargetOptions;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm.html#af6d8de6e1f81b4c8ff8de2533458913dae21fda25c78af661136d946e9566f52e">   31</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm.html#af6d8de6e1f81b4c8ff8de2533458913d">AMDGPUDwarfFlavour</a> : <span class="keywordtype">unsigned</span> { <a class="code" href="namespacellvm.html#af6d8de6e1f81b4c8ff8de2533458913dae21fda25c78af661136d946e9566f52e">Wave64</a> = 0, <a class="code" href="namespacellvm.html#af6d8de6e1f81b4c8ff8de2533458913da71622970321a9c65c5e965033e7688bc">Wave32</a> = 1 };</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;MCRegisterInfo *<a class="code" href="namespacellvm.html#ae038562bb6b8164c2df335b5f29ad621">createGCNMCRegisterInfo</a>(<a class="code" href="namespacellvm.html#af6d8de6e1f81b4c8ff8de2533458913d">AMDGPUDwarfFlavour</a> DwarfFlavour);</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;MCCodeEmitter *<a class="code" href="namespacellvm.html#a35831e27fee30815a5257b87e18e59cb">createSIMCCodeEmitter</a>(<span class="keyword">const</span> MCInstrInfo &amp;MCII,</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;                                     MCContext &amp;Ctx);</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;MCAsmBackend *<a class="code" href="namespacellvm.html#a2362f0ccdeb00d23623925b59b639c26">createAMDGPUAsmBackend</a>(<span class="keyword">const</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">Target</a> &amp;<a class="code" href="Mips16ISelLowering_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>,</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                                     <span class="keyword">const</span> MCSubtargetInfo &amp;STI,</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                                     <span class="keyword">const</span> MCRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                                     <span class="keyword">const</span> MCTargetOptions &amp;<a class="code" href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a>);</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;std::unique_ptr&lt;MCObjectTargetWriter&gt;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<a class="code" href="namespacellvm.html#a41de4ff486c1b2d5cd165aa7925627f3">createAMDGPUELFObjectWriter</a>(<span class="keywordtype">bool</span> Is64Bit, uint8_t OSABI,</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                            <span class="keywordtype">bool</span> HasRelocationAddend, uint8_t ABIVersion);</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;} <span class="comment">// End llvm namespace</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="AMDGPUMCTargetDesc_8h.html#a08a185753458ada847ed2d41b47ac1d1">   48</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_ENUM</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenRegisterInfo.inc&quot;</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="AMDGPUMCTargetDesc_8h.html#a2433e9e503264e8ca019761dad9d06d1">   51</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_ENUM</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="AMDGPUMCTargetDesc_8h.html#aea9e30f7aad9c99b0cb0f63d5a0ceebd">   52</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_OPERAND_ENUM</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="AMDGPUMCTargetDesc_8h.html#a30d75935b44738c70f8b1cff3165755a">   53</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_MC_HELPER_DECLS</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="AMDGPUMCTargetDesc_8h.html#ae8e5d5d8b20c7c3550c60ac4a04e3c64">   56</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_ENUM</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenSubtargetInfo.inc&quot;</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_html_a35831e27fee30815a5257b87e18e59cb"><div class="ttname"><a href="namespacellvm.html#a35831e27fee30815a5257b87e18e59cb">llvm::createSIMCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createSIMCCodeEmitter(const MCInstrInfo &amp;MCII, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="SIMCCodeEmitter_8cpp_source.html#l00090">SIMCCodeEmitter.cpp:90</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_af6d8de6e1f81b4c8ff8de2533458913da71622970321a9c65c5e965033e7688bc"><div class="ttname"><a href="namespacellvm.html#af6d8de6e1f81b4c8ff8de2533458913da71622970321a9c65c5e965033e7688bc">llvm::Wave32</a></div><div class="ttdeci">@ Wave32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMCTargetDesc_8h_source.html#l00031">AMDGPUMCTargetDesc.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_html_af6d8de6e1f81b4c8ff8de2533458913dae21fda25c78af661136d946e9566f52e"><div class="ttname"><a href="namespacellvm.html#af6d8de6e1f81b4c8ff8de2533458913dae21fda25c78af661136d946e9566f52e">llvm::Wave64</a></div><div class="ttdeci">@ Wave64</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMCTargetDesc_8h_source.html#l00031">AMDGPUMCTargetDesc.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">llvm::AMDGPU::Exp::Target</a></div><div class="ttdeci">Target</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00868">SIDefines.h:868</a></div></div>
<div class="ttc" id="aMips16ISelLowering_8cpp_html_a0acb682b8260ab1c60b918599864e2e5"><div class="ttname"><a href="Mips16ISelLowering_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a></div><div class="ttdeci">#define T</div><div class="ttdef"><b>Definition:</b> <a href="Mips16ISelLowering_8cpp_source.html#l00341">Mips16ISelLowering.cpp:341</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_a47c521bf7ba0bb2147b96d068af30d04"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a></div><div class="ttdeci">const char LLVMTargetMachineRef LLVMPassBuilderOptionsRef Options</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00048">PassBuilderBindings.cpp:48</a></div></div>
<div class="ttc" id="anamespacellvm_html_af6d8de6e1f81b4c8ff8de2533458913d"><div class="ttname"><a href="namespacellvm.html#af6d8de6e1f81b4c8ff8de2533458913d">llvm::AMDGPUDwarfFlavour</a></div><div class="ttdeci">AMDGPUDwarfFlavour</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMCTargetDesc_8h_source.html#l00031">AMDGPUMCTargetDesc.h:31</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae038562bb6b8164c2df335b5f29ad621"><div class="ttname"><a href="namespacellvm.html#ae038562bb6b8164c2df335b5f29ad621">llvm::createGCNMCRegisterInfo</a></div><div class="ttdeci">MCRegisterInfo * createGCNMCRegisterInfo(AMDGPUDwarfFlavour DwarfFlavour)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMCTargetDesc_8cpp_source.html#l00071">AMDGPUMCTargetDesc.cpp:71</a></div></div>
<div class="ttc" id="anamespacellvm_html_a41de4ff486c1b2d5cd165aa7925627f3"><div class="ttname"><a href="namespacellvm.html#a41de4ff486c1b2d5cd165aa7925627f3">llvm::createAMDGPUELFObjectWriter</a></div><div class="ttdeci">std::unique_ptr&lt; MCObjectTargetWriter &gt; createAMDGPUELFObjectWriter(bool Is64Bit, uint8_t OSABI, bool HasRelocationAddend, uint8_t ABIVersion)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUELFObjectWriter_8cpp_source.html#l00098">AMDGPUELFObjectWriter.cpp:98</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2362f0ccdeb00d23623925b59b639c26"><div class="ttname"><a href="namespacellvm.html#a2362f0ccdeb00d23623925b59b639c26">llvm::createAMDGPUAsmBackend</a></div><div class="ttdeci">MCAsmBackend * createAMDGPUAsmBackend(const Target &amp;T, const MCSubtargetInfo &amp;STI, const MCRegisterInfo &amp;MRI, const MCTargetOptions &amp;Options)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmBackend_8cpp_source.html#l00262">AMDGPUAsmBackend.cpp:262</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:09:45 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
