/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2019 MediaTek Inc.
 * Author: Argus Lin <argus.lin@mediatek.com>
 */

#ifndef _MT6359_H_
#define _MT6359_H_

/*************Register Bit Define*************/
#define PMIC_ACCDET_IRQ_SHIFT			0
#define PMIC_ACCDET_EINT0_IRQ_SHIFT		2
#define PMIC_ACCDET_EINT1_IRQ_SHIFT		3
#define PMIC_ACCDET_IRQ_CLR_SHIFT		8
#define PMIC_ACCDET_EINT0_IRQ_CLR_SHIFT		10
#define PMIC_ACCDET_EINT1_IRQ_CLR_SHIFT		11
#define PMIC_RG_INT_STATUS_ACCDET_SHIFT		5
#define PMIC_RG_INT_STATUS_ACCDET_EINT0_SHIFT	6
#define PMIC_RG_INT_STATUS_ACCDET_EINT1_SHIFT	7
#define PMIC_RG_EINT0CONFIGACCDET_SHIFT		11
#define PMIC_RG_EINT1CONFIGACCDET_SHIFT		0
#define PMIC_ACCDET_EINT0_INVERTER_SW_EN_SHIFT	6
#define PMIC_ACCDET_EINT1_INVERTER_SW_EN_SHIFT	8
#define PMIC_RG_MTEST_EN_SHIFT			8
#define PMIC_RG_MTEST_SEL_SHIFT			9
#define PMIC_ACCDET_EINT0_M_SW_EN_SHIFT		10
#define PMIC_ACCDET_EINT1_M_SW_EN_SHIFT		11
#define PMIC_ACCDET_EINT0_CEN_STABLE_SHIFT	5
#define PMIC_ACCDET_EINT1_CEN_STABLE_SHIFT	10
#define PMIC_ACCDET_DA_STABLE_SHIFT		0
#define PMIC_ACCDET_EINT0_EN_STABLE_SHIFT	1
#define PMIC_ACCDET_EINT0_CMPEN_STABLE_SHIFT	2
#define PMIC_ACCDET_EINT1_EN_STABLE_SHIFT	6
#define PMIC_ACCDET_EINT1_CMPEN_STABLE_SHIFT	7
#define PMIC_ACCDET_EINT_CTURBO_SEL_SHIFT	7
#define PMIC_ACCDET_EINT0_CTURBO_SW_SHIFT	7
#define PMIC_RG_EINTCOMPVTH_SHIFT		4
#define PMIC_RG_EINT0HIRENB_SHIFT		12
#define PMIC_RG_EINT0NOHYS_SHIFT		10
#define PMIC_ACCDET_SW_EN_SHIFT			0
#define PMIC_ACCDET_EINT0_MEM_IN_SHIFT		6
#define PMIC_ACCDET_MEM_IN_SHIFT		6
#define PMIC_ACCDET_EINT_DEBOUNCE0_SHIFT	0
#define PMIC_ACCDET_EINT_DEBOUNCE1_SHIFT	4
#define PMIC_ACCDET_EINT_DEBOUNCE2_SHIFT	8
#define PMIC_ACCDET_EINT_DEBOUNCE3_SHIFT	12
#define PMIC_RG_ACCDET2AUXSWEN_SHIFT		14
#define PMIC_AUDACCDETAUXADCSWCTRL_SEL_SHIFT	9
#define PMIC_AUDACCDETAUXADCSWCTRL_SW_SHIFT	10
#define PMIC_RG_EINT0CTURBO_SHIFT		5
#define PMIC_RG_EINT1CTURBO_SHIFT		13
#define PMIC_ACCDET_EINT_M_PLUG_IN_NUM_SHIFT	12
#define PMIC_ACCDET_EINT_M_DETECT_EN_SHIFT	12
#define PMIC_ACCDET_EINT0_SW_EN_SHIFT		2
#define PMIC_ACCDET_EINT1_SW_EN_SHIFT		4
#define PMIC_ACCDET_EINT_CMPMOUT_SEL_SHIFT	12
#define PMIC_ACCDET_EINT_CMPMEN_SEL_SHIFT	6
#define PMIC_RG_HPLOUTPUTSTBENH_VAUDP32_SHIFT	0
#define PMIC_RG_HPROUTPUTSTBENH_VAUDP32_SHIFT	4
#define PMIC_RG_EINT0EN_SHIFT			2
#define PMIC_RG_EINT1EN_SHIFT			10
#define PMIC_RG_NCP_PDDIS_EN_SHIFT		0
#define PMIC_RG_ACCDETSPARE_SHIFT		0
#define PMIC_RG_ACCDET_RST_SHIFT		1
#define PMIC_RG_AUDMICBIAS1HVEN_SHIFT		12
#define PMIC_RG_AUDMICBIAS1VREF_SHIFT		4
#define PMIC_RG_ANALOGFDEN_SHIFT		12
#define PMIC_RG_AUDMICBIAS1DCSW1PEN_SHIFT	8
#define PMIC_RG_AUDMICBIAS1LOWPEN_SHIFT		2
#define PMIC_ACCDET_SEQ_INIT_SHIFT		1

#define PMIC_RG_EINTCOMPVTH_MASK		0xF
#define PMIC_ACCDET_EINT0_MEM_IN_MASK		0x3
#define PMIC_ACCDET_EINT_DEBOUNCE0_MASK		0xF
#define PMIC_ACCDET_EINT_DEBOUNCE1_MASK		0xF
#define PMIC_ACCDET_EINT_DEBOUNCE2_MASK		0xF
#define PMIC_ACCDET_EINT_DEBOUNCE3_MASK		0xF

#define PMIC_ACCDET_EINT0_IRQ_SHIFT		2
#define PMIC_ACCDET_EINT1_IRQ_SHIFT		3
/* AUDENC_ANA_CON16: */
#define RG_AUD_MICBIAS1_LOWP_EN		BIT(PMIC_RG_AUDMICBIAS1LOWPEN_SHIFT)

/* AUDENC_ANA_CON18: */
#define RG_ACCDET_MODE_ANA11_MODE1		(0x000F)
#define RG_ACCDET_MODE_ANA11_MODE2		(0x008F)
#define RG_ACCDET_MODE_ANA11_MODE6		(0x008F)

/* AUXADC_ADC5:  Auxadc CH5 read data */
#define AUXADC_DATA_RDY_CH5			BIT(15)
#define AUXADC_DATA_PROCEED_CH5			BIT(15)
#define AUXADC_DATA_MASK			(0x0FFF)

/* AUXADC_RQST0_SET:  Auxadc CH5 request, relevant 0x07EC */
#define AUXADC_RQST_CH5_SET			BIT(5)
/* AUXADC_RQST0_CLR:  Auxadc CH5 request, relevant 0x07EC */
#define AUXADC_RQST_CH5_CLR			BIT(5)

#define ACCDET_CALI_MASK0			(0xFF)
#define ACCDET_CALI_MASK1			(0xFF<<8)
#define ACCDET_CALI_MASK2			(0xFF)
#define ACCDET_CALI_MASK3			(0xFF<<8)
#define ACCDET_CALI_MASK4			(0xFF)

#define ACCDET_EINT1_IRQ_CLR_B11	BIT(PMIC_ACCDET_EINT1_IRQ_CLR_SHIFT)
#define ACCDET_EINT0_IRQ_CLR_B10	BIT(PMIC_ACCDET_EINT0_IRQ_CLR_SHIFT)
#define ACCDET_EINT_IRQ_CLR_B10_11	(0x03<<PMIC_ACCDET_EINT0_IRQ_CLR_SHIFT)
#define ACCDET_IRQ_CLR_B8		BIT(PMIC_ACCDET_IRQ_CLR_SHIFT)

#define ACCDET_EINT1_IRQ_B3		BIT(PMIC_ACCDET_EINT1_IRQ_SHIFT)
#define ACCDET_EINT0_IRQ_B2		BIT(PMIC_ACCDET_EINT0_IRQ_SHIFT)
#define ACCDET_EINT_IRQ_B2_B3		(0x03<<PMIC_ACCDET_EINT0_IRQ_SHIFT)
#define ACCDET_IRQ_B0			BIT(PMIC_ACCDET_IRQ_SHIFT)

/* ACCDET_CON25: RO, accdet FSM state,etc.*/
#define ACCDET_STATE_MEM_IN_OFFSET	(PMIC_ACCDET_MEM_IN_SHIFT)
#define ACCDET_STATE_AB_MASK		(0x03)
#define ACCDET_STATE_AB_00			(0x00)
#define ACCDET_STATE_AB_01			(0x01)
#define ACCDET_STATE_AB_10			(0x02)
#define ACCDET_STATE_AB_11			(0x03)

/* ACCDET_CON19 */
#define ACCDET_EINT0_STABLE_VAL ((1<<PMIC_ACCDET_DA_STABLE_SHIFT) | \
				(1<<PMIC_ACCDET_EINT0_EN_STABLE_SHIFT) | \
				(1<<PMIC_ACCDET_EINT0_CMPEN_STABLE_SHIFT) | \
				(1<<PMIC_ACCDET_EINT0_CEN_STABLE_SHIFT))

#define ACCDET_EINT1_STABLE_VAL ((1<<PMIC_ACCDET_DA_STABLE_SHIFT) | \
				(1<<PMIC_ACCDET_EINT1_EN_STABLE_SHIFT) | \
				(1<<PMIC_ACCDET_EINT1_CMPEN_STABLE_SHIFT) | \
				(1<<PMIC_ACCDET_EINT1_CEN_STABLE_SHIFT))

#endif/* end _MT6359_H_ */
