
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o SCCB_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui SCCB_impl_1.udb 
// Netlist created on Sun Mar  9 13:15:42 2025
// Netlist written on Sun Mar  9 13:15:50 2025
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module camera_configure ( sioc, start, clk, test_clk, done, siod );
  input  start, clk;
  output sioc, test_clk, done, siod;
  wire   \config_1.timer_31__N_78[13] , \config_1.n7514 , VCC_net, 
         \config_1.timer[14] , \config_1.n5465 , \config_1.timer[13] , 
         \config_1.timer_0__N_165 , \config_1.timer_0__N_166 , test_clk_c, 
         \config_1.timer_31__N_78[14] , \config_1.n5467 , 
         \config_1.timer_31__N_78[11] , \config_1.n7511 , \config_1.timer[12] , 
         \config_1.n5463 , \config_1.timer[11] , \config_1.timer_31__N_78[12] , 
         \config_1.timer_31__N_78[10] , \config_1.timer_31__N_78[9] , 
         \config_1.n7508 , \config_1.timer[10] , \config_1.n5461 , 
         \config_1.timer[9] , \config_1.timer_31__N_78[8] , \config_1.n7505 , 
         \config_1.timer[8] , \config_1.n5459 , \config_1.timer[7] , 
         \config_1.timer_31__N_78[7] , \config_1.timer_31__N_78[6] , 
         \config_1.timer_31__N_78[5] , \config_1.n7502 , \config_1.timer[6] , 
         \config_1.n5457 , \config_1.timer[5] , \config_1.timer_31__N_78[3] , 
         \config_1.n7499 , \config_1.timer[4] , \config_1.n5455 , 
         \config_1.timer[3] , \config_1.timer_31__N_78[4] , 
         \config_1.timer_31__N_78[2] , \config_1.timer_31__N_78[1] , 
         \config_1.n7496 , \config_1.timer[2] , \config_1.n5453 , 
         \config_1.timer[1] , \config_1.timer_31__N_78[0] , \config_1.n7493 , 
         \config_1.timer[0] , \config_1.rom_addr_7__N_1[7] , \config_1.n7565 , 
         \config_1.n5492 , \rom_addr[7] , \config_1.rom_addr_0__N_23 , 
         \config_1.rom_addr_0__N_24 , \config_1.rom_addr_7__N_1[6] , 
         \config_1.rom_addr_7__N_1[5] , \config_1.n7562 , \rom_addr[6] , 
         \config_1.n5490 , \rom_addr[5] , \config_1.rom_addr_7__N_1[4] , 
         \config_1.rom_addr_7__N_1[3] , \config_1.n7559 , \rom_addr[4] , 
         \config_1.n5488 , \rom_addr[3] , \config_1.rom_addr_7__N_1[2] , 
         \config_1.rom_addr_7__N_1[1] , \config_1.n7556 , \rom_addr[2] , 
         \config_1.n5486 , \rom_addr[1] , \config_1.rom_addr_7__N_1[0] , 
         \config_1.n7553 , n5235, \rom_addr[0] , \config_1.timer_31__N_78[31] , 
         \config_1.n7541 , \config_1.n5483 , \config_1.timer[31] , 
         \config_1.timer_31__N_78[30] , \config_1.timer_31__N_78[29] , 
         \config_1.n7538 , \config_1.timer[30] , \config_1.n5481 , 
         \config_1.timer[29] , \config_1.timer_31__N_78[28] , 
         \config_1.timer_31__N_78[27] , \config_1.n7535 , \config_1.timer[28] , 
         \config_1.n5479 , \config_1.timer[27] , \config_1.timer_31__N_78[26] , 
         \config_1.timer_31__N_78[25] , \config_1.n7532 , \config_1.timer[26] , 
         \config_1.n5477 , \config_1.timer[25] , \config_1.timer_31__N_78[24] , 
         \config_1.timer_31__N_78[23] , \config_1.n7529 , \config_1.timer[24] , 
         \config_1.n5475 , \config_1.timer[23] , \config_1.timer_31__N_78[22] , 
         \config_1.timer_31__N_78[21] , \config_1.n7526 , \config_1.timer[22] , 
         \config_1.n5473 , \config_1.timer[21] , \config_1.timer_31__N_78[20] , 
         \config_1.n7523 , \config_1.timer[20] , \config_1.n5471 , 
         \config_1.timer[19] , \config_1.timer_31__N_78[19] , 
         \config_1.timer_31__N_78[18] , \config_1.n7520 , \config_1.timer[18] , 
         \config_1.n5469 , \config_1.timer[17] , \config_1.timer_31__N_78[17] , 
         \config_1.n7517 , \config_1.timer[16] , \config_1.timer[15] , 
         \config_1.timer_31__N_78[15] , \config_1.timer_31__N_78[16] , 
         \SCCB1.timer_31__N_183[14] , \SCCB1.timer_31__N_183[13] , 
         \SCCB1.n7577 , \SCCB1.timer[14] , \SCCB1.n5432 , \SCCB1.timer[13] , 
         \SCCB1.timer_2__N_270 , \SCCB1.timer_18__N_224 , \SCCB1.n5434 , 
         \SCCB1.timer_31__N_183[12] , \SCCB1.timer_31__N_183[11] , 
         \SCCB1.n7574 , \SCCB1.timer[12] , \SCCB1.n5430 , \SCCB1.timer[11] , 
         \SCCB1.n7547 , \SCCB1.timer[4] , \SCCB1.n5422 , \SCCB1.timer[3] , 
         \SCCB1.timer_31__N_183[3] , \SCCB1.timer_31__N_183[4] , \SCCB1.n5424 , 
         \SCCB1.timer_31__N_183[31] , \SCCB1.n7604 , \SCCB1.n5450 , 
         \SCCB1.timer[31] , \SCCB1.timer_31__N_183[30] , 
         \SCCB1.timer_31__N_183[29] , \SCCB1.n7601 , \SCCB1.timer[30] , 
         \SCCB1.n5448 , \SCCB1.timer[29] , \SCCB1.timer_31__N_183[28] , 
         \SCCB1.timer_31__N_183[27] , \SCCB1.n7598 , \SCCB1.timer[28] , 
         \SCCB1.n5446 , \SCCB1.timer[27] , \SCCB1.timer_31__N_183[26] , 
         \SCCB1.timer_31__N_183[25] , \SCCB1.n7595 , \SCCB1.timer[26] , 
         \SCCB1.n5444 , \SCCB1.timer[25] , \SCCB1.n7544 , \SCCB1.timer[2] , 
         \SCCB1.n5420 , \SCCB1.timer[1] , \SCCB1.timer_31__N_183[1] , 
         \SCCB1.timer_31__N_183[2] , \SCCB1.timer_31__N_183[24] , 
         \SCCB1.timer_31__N_183[23] , \SCCB1.n7592 , \SCCB1.timer[24] , 
         \SCCB1.n5442 , \SCCB1.timer[23] , \SCCB1.timer_31__N_183[10] , 
         \SCCB1.timer_31__N_183[9] , \SCCB1.n7571 , \SCCB1.timer[10] , 
         \SCCB1.n5428 , \SCCB1.timer[9] , \SCCB1.n7490 , \SCCB1.timer[0] , 
         \SCCB1.timer_31__N_183[0] , \SCCB1.n7568 , \SCCB1.timer[8] , 
         \SCCB1.n5426 , \SCCB1.timer[7] , \SCCB1.timer_31__N_183[7] , 
         \SCCB1.timer_31__N_183[8] , \SCCB1.timer_31__N_183[22] , 
         \SCCB1.timer_31__N_183[21] , \SCCB1.n7589 , \SCCB1.timer[22] , 
         \SCCB1.n5440 , \SCCB1.timer[21] , \SCCB1.n7550 , \SCCB1.timer[6] , 
         \SCCB1.timer[5] , \SCCB1.timer_31__N_183[5] , 
         \SCCB1.timer_31__N_183[6] , \SCCB1.timer_31__N_183[20] , 
         \SCCB1.timer_31__N_183[19] , \SCCB1.n7586 , \SCCB1.timer[20] , 
         \SCCB1.n5438 , \SCCB1.timer[19] , \SCCB1.timer_31__N_183[18] , 
         \SCCB1.timer_31__N_183[17] , \SCCB1.n7583 , \SCCB1.timer[18] , 
         \SCCB1.n5436 , \SCCB1.timer[17] , \SCCB1.timer_31__N_183[16] , 
         \SCCB1.timer_31__N_183[15] , \SCCB1.n7580 , \SCCB1.timer[16] , 
         \SCCB1.timer[15] , \rom_dout[6].sig_001.FeedThruLUT , 
         \rom_dout[7].sig_000.FeedThruLUT , \rom_dout[6] , \rom_dout[7] , 
         \config_1.SCCB_data_0__N_72 , \SCCB_data[7] , \SCCB_data[6] , 
         \rom_dout[4].sig_003.FeedThruLUT , \rom_dout[5].sig_002.FeedThruLUT , 
         \rom_dout[4] , \rom_dout[5] , \SCCB_data[5] , \SCCB_data[4] , 
         \rom_dout[2].sig_005.FeedThruLUT , \rom_dout[3].sig_004.FeedThruLUT , 
         \rom_dout[2] , \rom_dout[3] , \SCCB_data[3] , \SCCB_data[2] , 
         \rom_dout[0].sig_015.FeedThruLUT , \rom_dout[1].sig_006.FeedThruLUT , 
         \rom_dout[0] , \rom_dout[1] , \SCCB_data[1] , \SCCB_data[0] , 
         \rom_dout[14].sig_008.FeedThruLUT , 
         \rom_dout[15].sig_007.FeedThruLUT , \rom_dout[14] , \rom_dout[15] , 
         \SCCB_addr[7] , \SCCB_addr[6] , \rom_dout[12].sig_010.FeedThruLUT , 
         \rom_dout[13].sig_009.FeedThruLUT , \rom_dout[12] , \rom_dout[13] , 
         \SCCB_addr[5] , \SCCB_addr[4] , \rom_dout[10].sig_012.FeedThruLUT , 
         \rom_dout[11].sig_011.FeedThruLUT , \rom_dout[10] , \rom_dout[11] , 
         \SCCB_addr[3] , \SCCB_addr[2] , \rom_dout[8].sig_014.FeedThruLUT , 
         \rom_dout[9].sig_013.FeedThruLUT , \rom_dout[8] , \rom_dout[9] , 
         \SCCB_addr[1] , \SCCB_addr[0] , \config_1.timer_17__N_120[7] , 
         \config_1.timer_17__N_120[4] , \config_1.n63 , \config_1.n3056 , 
         \config_1.n446[17] , \config_1.timer_17__N_120[14] , 
         \config_1.timer_17__N_120[12] , \config_1.timer_17__N_120[16] , 
         \config_1.timer_17__N_120[15] , \rom1.rom_dout_6__N_43 , 
         \rom1.n15_adj_341 , \rom1.n14_adj_337 , \rom1.n2824 , \rom1.n19 , 
         \rom1.rom_dout_6__N_44 , \rom1.rom_dout_3__N_49 , 
         \rom1.rom_dout_2__N_51 , \rom1.n10_adj_390 , \rom1.n14_adj_389 , 
         \rom1.n2797 , \rom1.n4117 , \rom1.n15_adj_413 , \rom1.n14_adj_383 , 
         \rom1.n2791 , \rom1.n2707 , \rom1.rom_dout_0__N_56 , 
         \rom1.rom_dout_0__N_55 , \rom1.rom_dout_1__N_53 , \rom1.n9_adj_404 , 
         \rom1.n114 , \rom1.n14_adj_403 , \rom1.n4248 , \rom1.n15_adj_409 , 
         \rom1.n189 , \rom1.n14_adj_408 , \rom1.n2773 , 
         \rom1.rom_dout_4__N_47 , \rom1.rom_dout_5__N_45 , \rom1.n15_adj_394 , 
         \rom1.n14_adj_393 , \rom1.n2785 , \rom1.n234 , \rom1.n15_adj_402 , 
         \rom1.n14_adj_401 , \rom1.n177 , \rom1.rom_dout_4__N_48 , 
         \rom1.rom_dout_13__N_29 , \rom1.rom_dout_14__N_27 , 
         \rom1.n21_adj_379 , \rom1.n20_adj_375 , \rom1.n19_adj_377 , 
         \rom1.n2815 , \rom1.n14_adj_381 , \rom1.n10_adj_380 , \rom1.n162 , 
         \rom1.rom_dout_11__N_33 , \rom1.rom_dout_12__N_31 , 
         \rom1.n21_adj_364 , \rom1.n19_adj_363 , \rom1.n20_adj_361 , 
         \rom1.n25 , \rom1.n27 , \rom1.n26_adj_369 , \rom1.n28 , 
         \rom1.rom_dout_8__N_40 , \SCCB1.byte_counter_1__N_292 , 
         \SCCB1.byte_counter_0__N_294 , \SCCB1.n6784 , \SCCB1.byte_counter[1] , 
         \SCCB1.FSM_state[3] , \FSM_state_adj_415[0] , \SCCB1.FSM_state[1]_2 , 
         \SCCB1.byte_counter[0] , \SCCB1.byte_counter_0__N_295 , 
         \SCCB_addr[1].sig_031.FeedThruLUT , 
         \SCCB_addr[0].sig_016.FeedThruLUT , \SCCB1.latched_data_0__N_291 , 
         \SCCB1.latched_address[0] , \SCCB1.latched_address[1] , 
         \SCCB_data[1].sig_024.FeedThruLUT , 
         \SCCB_data[0].sig_017.FeedThruLUT , \SCCB1.latched_data[0] , 
         \SCCB1.latched_data[1] , \SCCB_data[6].sig_019.FeedThruLUT , 
         \SCCB_data[7].sig_018.FeedThruLUT , \SCCB1.latched_data[7] , 
         \SCCB1.latched_data[6] , \SCCB_data[4].sig_021.FeedThruLUT , 
         \SCCB_data[5].sig_020.FeedThruLUT , \SCCB1.latched_data[5] , 
         \SCCB1.latched_data[4] , \SCCB_data[2].sig_023.FeedThruLUT , 
         \SCCB_data[3].sig_022.FeedThruLUT , \SCCB1.latched_data[3] , 
         \SCCB1.latched_data[2] , \SCCB_addr[6].sig_026.FeedThruLUT , 
         \SCCB_addr[7].sig_025.FeedThruLUT , \SCCB1.latched_address[7] , 
         \SCCB1.latched_address[6] , \SCCB_addr[4].sig_028.FeedThruLUT , 
         \SCCB_addr[5].sig_027.FeedThruLUT , \SCCB1.latched_address[5] , 
         \SCCB1.latched_address[4] , \SCCB_addr[2].sig_030.FeedThruLUT , 
         \SCCB_addr[3].sig_029.FeedThruLUT , \SCCB1.latched_address[3] , 
         \SCCB1.latched_address[2] , \SCCB1.tx_byte_5__N_300 , 
         \SCCB1.tx_byte_6__N_298 , \SCCB1.tx_byte_0__N_310[5] , 
         \SCCB1.tx_byte[4] , \FSM_state_adj_415[2] , 
         \SCCB1.tx_byte_0__N_310[6] , \SCCB1.tx_byte[5] , 
         \SCCB1.tx_byte_0__N_311 , \SCCB1.tx_byte[6] , 
         \SCCB1.tx_byte_3__N_304 , \SCCB1.tx_byte_4__N_302 , 
         \SCCB1.tx_byte_0__N_310[3] , \SCCB1.tx_byte[2] , 
         \SCCB1.tx_byte_0__N_310[4] , \SCCB1.tx_byte[3] , 
         \SCCB1.tx_byte_1__N_308 , \SCCB1.tx_byte_2__N_306 , 
         \SCCB1.tx_byte[0] , \SCCB1.tx_byte_0__N_310[1] , 
         \SCCB1.tx_byte_0__N_310[2] , \SCCB1.tx_byte[1] , 
         \SCCB1.timer_6__N_258[0] , \SCCB1.timer_6__N_258[1] , \SCCB1.n3223 , 
         \SCCB1.n7 , \SCCB1.n12 , \SCCB1.n14 , \SCCB1.timer_0__N_275 , 
         \SCCB1.timer_5__N_260 , \SCCB1.timer_4__N_263 , \SCCB1.n63 , 
         \SCCB1.timer_2__N_271 , \SCCB1.timer_8__N_252 , 
         \SCCB1.timer_7__N_255 , \SCCB1.n10 , \SCCB1.timer_3__N_268 , 
         \SCCB1.byte_index_3__N_313[1] , \SCCB1.byte_index[1]_2 , 
         \byte_index[0] , \SCCB1.byte_index_1__N_320 , 
         \SCCB1.byte_index_1__N_321 , \SCCB1.byte_index_3__N_313[3] , 
         \SCCB1.byte_index_3__N_313[2] , \SCCB1.byte_index[3]_2 , 
         \SCCB1.byte_index[2]_2 , \SCCB1.FSM_state[1]_2.sig_032.FeedThruLUT , 
         \SCCB1.SCCB_SIOC_oe_N_327 , \SCCB1.SCCB_SIOC_oe_N_328 , SCCB_SIOC_oe, 
         \SCCB1.tx_byte_0__N_310[0] , \SCCB1.tx_byte_0__N_312 , 
         \rom1.n11_adj_405 , \rom1.n4065 , \rom1.n11_adj_366 , 
         \rom1.n14_adj_348 , \rom1.n11_adj_400 , \rom1.n4063 , \rom1.n198 , 
         \rom1.n4163 , \rom1.n15_adj_391 , \rom1.n2821 , \rom1.n2728 , 
         \rom1.n4119 , \rom1.n11_adj_352 , \rom1.n4330 , \rom1.n14_adj_342 , 
         \rom1.n11 , \rom1.n6424 , \rom1.n4051 , \rom1.n15_adj_349 , 
         \rom1.n4115 , \rom1.n4151 , \rom1.n2839 , n5234, \config_1.n4 , 
         \FSM_state[1] , \FSM_state[0] , n8, n5804, \config_1.n49 , 
         \config_1.n58 , \config_1.n50 , \config_1.n62 , \rom1.n10 , 
         \rom1.n4_adj_335 , \rom1.n14 , \rom1.n9 , \rom1.n11_adj_340 , 
         \rom1.n26 , \rom1.n14_adj_343 , \rom1.n4083 , \rom1.n11_adj_339 , 
         \rom1.n15_adj_347 , \rom1.n4081 , \rom1.n225 , \rom1.n4300 , 
         \rom1.n11_adj_346 , \rom1.n2809 , \rom1.n4_adj_388 , 
         \rom1.n11_adj_353 , \rom1.n4290 , \rom1.n4_adj_370 , \rom1.n6427 , 
         \rom1.n4059 , \rom1.n11_adj_355 , \rom1.n4029 , \rom1.n14_adj_336 , 
         \rom1.n4027 , \rom1.n10_adj_382 , \rom1.n4033 , \rom1.n192 , 
         \rom1.n138 , \rom1.n150 , \rom1.n9_adj_350 , \rom1.n2812 , 
         \SCCB1.n75 , \SCCB1.FSM_state_2__N_170 , \config_1.n7 , \rom1.n4055 , 
         \rom1.n4023 , \rom1.n132 , \rom1.n180 , \rom1.n15_adj_338 , 
         \rom1.n4019 , \rom1.n4017 , \rom1.n129 , \rom1.n183 , \rom1.n4111 , 
         \rom1.n186 , \rom1.n4326 , \rom1.n15 , \rom1.n4334 , \rom1.n159 , 
         \rom1.n6_adj_374 , \rom1.n4324 , \rom1.n4322 , \rom1.n4178 , 
         \rom1.n4140 , \rom1.n11_adj_345 , \rom1.n15_adj_344 , \rom1.n4318 , 
         \rom1.n165 , \rom1.n23 , \rom1.n4107 , \rom1.n2842 , \rom1.n153 , 
         \rom1.n4101 , \rom1.n147 , \rom1.n4314 , \rom1.n2818 , 
         \rom1.n11_adj_398 , \rom1.n4312 , \rom1.n10_adj_351 , \rom1.n4103 , 
         \rom1.n4089 , \rom1.n4087 , \rom1.n4093 , \rom1.rom_dout_7__N_41 , 
         \rom1.n17 , \rom1.n8 , \rom1.n213 , \rom1.n22_adj_397 , 
         \rom1.rom_dout_7__N_42 , \rom1.n6_adj_411 , \rom1.rom_dout_15__N_26 , 
         \rom1.n6433 , \rom1.n6_adj_410 , \rom1.n2737 , \rom1.n228 , 
         \rom1.n2770 , \rom1.n222 , \rom1.n16 , \rom1.n19_adj_359 , \rom1.n22 , 
         \rom1.n4079 , \rom1.n4075 , \rom1.n15_adj_334 , \rom1.n4049 , 
         \rom1.n4045 , \rom1.n2776 , \rom1.n2845 , \rom1.n2782 , \rom1.n2719 , 
         \rom1.n4073 , \rom1.n7 , \rom1.n4047 , \rom1.n2758 , \rom1.n195 , 
         \rom1.n144 , \rom1.n20 , \rom1.n6 , \rom1.n4069 , \rom1.n15_adj_372 , 
         \rom1.n204 , \rom1.n2743 , \rom1.n11_adj_362 , \rom1.n6608 , 
         \rom1.n4174 , \rom1.n7_adj_392 , \rom1.n5809 , \rom1.n4125 , 
         \rom1.n99 , \rom1.n15_adj_373 , \rom1.n4336 , \rom1.n4340 , 
         \rom1.n6405 , \rom1.n4037 , \rom1.n4039 , \rom1.n4043 , \rom1.n6562 , 
         \rom1.n2731 , \rom1.n4_adj_384 , \rom1.n4298 , \rom1.n4099 , 
         \rom1.n4266 , \rom1.n120 , \rom1.n4097 , \rom1.n2788 , \rom1.n4121 , 
         \rom1.n2779 , \rom1.n4306 , \rom1.n2848 , \SCCB1.FSM_return_state[0] , 
         \SCCB1.n49 , \SCCB1.n58 , \SCCB1.n50 , \SCCB1.n62 , \SCCB1.n6744 , 
         \SCCB1.n6747 , \SCCB1.n3804 , SCCB_ready, n1038, \config_1.n38 , 
         \config_1.n52 , \config_1.n56 , \config_1.n55 , \config_1.n53 , 
         \config_1.n54 , \rom1.rom_dout_9__N_37 , \rom1.n12 , \rom1.n18 , 
         \rom1.n19_adj_358 , \config_1.n20 , \config_1.n21 , \config_1.n19 , 
         FSM_state_1__N_74, \rom1.rom_dout_8__N_39 , \rom1.n21 , 
         \rom1.n19_adj_354 , \config_1.n1692 , \rom1.n4 , \rom1.n2764 , 
         \rom1.n171 , \rom1.n123 , \rom1.n12_adj_406 , \rom1.n111 , 
         \rom1.n2752 , \rom1.n2722 , \rom1.n2833 , \rom1.n2761 , \rom1.n237 , 
         \rom1.n216 , \rom1.n4113 , \rom1.n2830 , \rom1.n2800 , \rom1.n78 , 
         \rom1.n22_adj_371 , \rom1.n21_adj_387 , \rom1.n4304 , \rom1.n2794 , 
         \rom1.n2725 , \rom1.n135 , \rom1.n30 , \rom1.n2767 , \rom1.n2716 , 
         \rom1.n2803 , \rom1.n15_adj_356 , \rom1.n231 , \rom1.n2806 , 
         \rom1.n2755 , \rom1.n30_adj_357 , \rom1.n2851 , \rom1.n102 , 
         \rom1.n2746 , \rom1.n6417 , \rom1.n6420 , \rom1.n15_adj_412 , 
         \rom1.n4294 , \rom1.n2836 , \rom1.n6_adj_365 , \rom1.n15_adj_367 , 
         \rom1.n19_adj_368 , \rom1.n7_adj_407 , \rom1.n156 , \rom1.n31 , 
         \rom1.n6_adj_376 , \rom1.n117 , \rom1.n18_adj_378 , \rom1.n210 , 
         \rom1.n20_adj_385 , \rom1.n19_adj_386 , \rom1.n10_adj_399 , 
         \rom1.n18_adj_360 , \rom1.n2734 , \rom1.n15_adj_395 , 
         \rom1.n19_adj_396 , \rom1.rom_dout_15__N_25 , \rom1.n6430 , 
         \rom1.n2740 , \SCCB1.n6392 , SCCB_start, \SCCB1.FSM_state_0__N_174 , 
         \SCCB1.n80 , \SCCB1.n14_adj_333 , \SCCB1.n38 , \SCCB1.n52 , 
         \SCCB1.timer_3__N_266 , \SCCB1.n56 , \SCCB1.n53 , \SCCB1.n55 , 
         \SCCB1.n54 , \SCCB1.n6773 , \SCCB1.FSM_return_state[1] , 
         \SCCB1.n6775 , \SCCB1.FSM_state_1__N_171[1] , 
         \SCCB1.FSM_return_state_1__N_181 , \SCCB1.SCCB_ready_N_326 , 
         \SCCB1.FSM_state_3__N_167 , \SCCB1.n6735 , \SCCB1.SCCB_SIOD_oe_N_330 , 
         \SCCB1.SCCB_ready_N_325 , FSM_state_0__N_77, 
         \SCCB1.FSM_state_1__N_171[0] , byte_index_0__N_322, n2890, 
         \SCCB1.FSM_state_2__N_169 , \SCCB1.n22 , \SCCB1.n6738 , 
         \rom1.rom_dout_10__N_35 , \config_1.FSM_state_0__N_76 , start_c, 
         \config_1.timer_17__N_120[17] , \SCCB1.tx_byte_7__N_296 , 
         \SCCB1.tx_byte_0__N_310[7] , \SCCB1.tx_byte[7] , \SCCB1.n6596 , 
         \SCCB1.FSM_return_state_3__N_175[3] , \SCCB1.FSM_return_state[3] , 
         \SCCB1.FSM_return_state_0__N_182 , \SCCB1.n3297 , 
         \SCCB1.FSM_return_state_2__N_177 , \SCCB1.FSM_return_state[2] , 
         \SCCB1.FSM_return_state_2__N_179 , \config_1.test_clk_c_enable_1 , 
         \config_1.FSM_state_1__N_75 , \config_1.timer_19__N_114[19] , 
         \config_1.timer_19__N_116 , GND_net, SCCB_start_N_324, 
         \SCCB1.SCCB_SIOD_oe_N_329 , \SCCB1.n6788 , SCCB_SIOD_oe, 
         \SCCB1.timer_6__N_258[6] , \SCCB1.timer_2__N_269 , 
         \SCCB1.FSM_return_state_3__N_175[1] , \config_1.FSM_state_1__N_73 , 
         done_c, clk_c, \cory_pll.lscc_pll_inst.feedback_w ;

  config_1_SLICE_0 \config_1.SLICE_0 ( .DI0(\config_1.timer_31__N_78[13] ), 
    .D1(\config_1.n7514 ), .C1(VCC_net), .B1(\config_1.timer[14] ), 
    .D0(\config_1.n5465 ), .C0(VCC_net), .B0(\config_1.timer[13] ), 
    .CE(\config_1.timer_0__N_165 ), .LSR(\config_1.timer_0__N_166 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5465 ), .CIN1(\config_1.n7514 ), 
    .Q0(\config_1.timer[13] ), .F0(\config_1.timer_31__N_78[13] ), 
    .F1(\config_1.timer_31__N_78[14] ), .COUT1(\config_1.n5467 ), 
    .COUT0(\config_1.n7514 ));
  config_1_SLICE_1 \config_1.SLICE_1 ( .DI0(\config_1.timer_31__N_78[11] ), 
    .D1(\config_1.n7511 ), .C1(VCC_net), .B1(\config_1.timer[12] ), 
    .D0(\config_1.n5463 ), .C0(VCC_net), .B0(\config_1.timer[11] ), 
    .CE(\config_1.timer_0__N_165 ), .LSR(\config_1.timer_0__N_166 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5463 ), .CIN1(\config_1.n7511 ), 
    .Q0(\config_1.timer[11] ), .F0(\config_1.timer_31__N_78[11] ), 
    .F1(\config_1.timer_31__N_78[12] ), .COUT1(\config_1.n5465 ), 
    .COUT0(\config_1.n7511 ));
  config_1_SLICE_2 \config_1.SLICE_2 ( .DI1(\config_1.timer_31__N_78[10] ), 
    .DI0(\config_1.timer_31__N_78[9] ), .D1(\config_1.n7508 ), .C1(VCC_net), 
    .B1(\config_1.timer[10] ), .D0(\config_1.n5461 ), .C0(VCC_net), 
    .B0(\config_1.timer[9] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5461 ), 
    .CIN1(\config_1.n7508 ), .Q0(\config_1.timer[9] ), 
    .Q1(\config_1.timer[10] ), .F0(\config_1.timer_31__N_78[9] ), 
    .F1(\config_1.timer_31__N_78[10] ), .COUT1(\config_1.n5463 ), 
    .COUT0(\config_1.n7508 ));
  config_1_SLICE_3 \config_1.SLICE_3 ( .DI1(\config_1.timer_31__N_78[8] ), 
    .D1(\config_1.n7505 ), .C1(VCC_net), .B1(\config_1.timer[8] ), 
    .D0(\config_1.n5459 ), .C0(VCC_net), .B0(\config_1.timer[7] ), 
    .CE(\config_1.timer_0__N_165 ), .LSR(\config_1.timer_0__N_166 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5459 ), .CIN1(\config_1.n7505 ), 
    .Q1(\config_1.timer[8] ), .F0(\config_1.timer_31__N_78[7] ), 
    .F1(\config_1.timer_31__N_78[8] ), .COUT1(\config_1.n5461 ), 
    .COUT0(\config_1.n7505 ));
  config_1_SLICE_4 \config_1.SLICE_4 ( .DI1(\config_1.timer_31__N_78[6] ), 
    .DI0(\config_1.timer_31__N_78[5] ), .D1(\config_1.n7502 ), .C1(VCC_net), 
    .B1(\config_1.timer[6] ), .D0(\config_1.n5457 ), .C0(VCC_net), 
    .B0(\config_1.timer[5] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5457 ), 
    .CIN1(\config_1.n7502 ), .Q0(\config_1.timer[5] ), 
    .Q1(\config_1.timer[6] ), .F0(\config_1.timer_31__N_78[5] ), 
    .F1(\config_1.timer_31__N_78[6] ), .COUT1(\config_1.n5459 ), 
    .COUT0(\config_1.n7502 ));
  config_1_SLICE_5 \config_1.SLICE_5 ( .DI0(\config_1.timer_31__N_78[3] ), 
    .D1(\config_1.n7499 ), .C1(VCC_net), .B1(\config_1.timer[4] ), 
    .D0(\config_1.n5455 ), .C0(VCC_net), .B0(\config_1.timer[3] ), 
    .CE(\config_1.timer_0__N_165 ), .LSR(\config_1.timer_0__N_166 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5455 ), .CIN1(\config_1.n7499 ), 
    .Q0(\config_1.timer[3] ), .F0(\config_1.timer_31__N_78[3] ), 
    .F1(\config_1.timer_31__N_78[4] ), .COUT1(\config_1.n5457 ), 
    .COUT0(\config_1.n7499 ));
  config_1_SLICE_6 \config_1.SLICE_6 ( .DI1(\config_1.timer_31__N_78[2] ), 
    .DI0(\config_1.timer_31__N_78[1] ), .D1(\config_1.n7496 ), .C1(VCC_net), 
    .B1(\config_1.timer[2] ), .D0(\config_1.n5453 ), .C0(VCC_net), 
    .B0(\config_1.timer[1] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5453 ), 
    .CIN1(\config_1.n7496 ), .Q0(\config_1.timer[1] ), 
    .Q1(\config_1.timer[2] ), .F0(\config_1.timer_31__N_78[1] ), 
    .F1(\config_1.timer_31__N_78[2] ), .COUT1(\config_1.n5455 ), 
    .COUT0(\config_1.n7496 ));
  config_1_SLICE_7 \config_1.SLICE_7 ( .DI1(\config_1.timer_31__N_78[0] ), 
    .D1(\config_1.n7493 ), .C1(VCC_net), .B1(\config_1.timer[0] ), 
    .CE(\config_1.timer_0__N_165 ), .LSR(\config_1.timer_0__N_166 ), 
    .CLK(test_clk_c), .CIN1(\config_1.n7493 ), .Q1(\config_1.timer[0] ), 
    .F1(\config_1.timer_31__N_78[0] ), .COUT1(\config_1.n5453 ), 
    .COUT0(\config_1.n7493 ));
  config_1_SLICE_8 \config_1.SLICE_8 ( .DI0(\config_1.rom_addr_7__N_1[7] ), 
    .D1(\config_1.n7565 ), .D0(\config_1.n5492 ), .B0(\rom_addr[7] ), 
    .CE(\config_1.rom_addr_0__N_23 ), .LSR(\config_1.rom_addr_0__N_24 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5492 ), .CIN1(\config_1.n7565 ), 
    .Q0(\rom_addr[7] ), .F0(\config_1.rom_addr_7__N_1[7] ), 
    .COUT0(\config_1.n7565 ));
  config_1_SLICE_9 \config_1.SLICE_9 ( .DI1(\config_1.rom_addr_7__N_1[6] ), 
    .DI0(\config_1.rom_addr_7__N_1[5] ), .D1(\config_1.n7562 ), 
    .B1(\rom_addr[6] ), .D0(\config_1.n5490 ), .B0(\rom_addr[5] ), 
    .CE(\config_1.rom_addr_0__N_23 ), .LSR(\config_1.rom_addr_0__N_24 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5490 ), .CIN1(\config_1.n7562 ), 
    .Q0(\rom_addr[5] ), .Q1(\rom_addr[6] ), .F0(\config_1.rom_addr_7__N_1[5] ), 
    .F1(\config_1.rom_addr_7__N_1[6] ), .COUT1(\config_1.n5492 ), 
    .COUT0(\config_1.n7562 ));
  config_1_SLICE_10 \config_1.SLICE_10 ( .DI1(\config_1.rom_addr_7__N_1[4] ), 
    .DI0(\config_1.rom_addr_7__N_1[3] ), .D1(\config_1.n7559 ), 
    .B1(\rom_addr[4] ), .D0(\config_1.n5488 ), .B0(\rom_addr[3] ), 
    .CE(\config_1.rom_addr_0__N_23 ), .LSR(\config_1.rom_addr_0__N_24 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5488 ), .CIN1(\config_1.n7559 ), 
    .Q0(\rom_addr[3] ), .Q1(\rom_addr[4] ), .F0(\config_1.rom_addr_7__N_1[3] ), 
    .F1(\config_1.rom_addr_7__N_1[4] ), .COUT1(\config_1.n5490 ), 
    .COUT0(\config_1.n7559 ));
  config_1_SLICE_11 \config_1.SLICE_11 ( .DI1(\config_1.rom_addr_7__N_1[2] ), 
    .DI0(\config_1.rom_addr_7__N_1[1] ), .D1(\config_1.n7556 ), 
    .B1(\rom_addr[2] ), .D0(\config_1.n5486 ), .B0(\rom_addr[1] ), 
    .CE(\config_1.rom_addr_0__N_23 ), .LSR(\config_1.rom_addr_0__N_24 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5486 ), .CIN1(\config_1.n7556 ), 
    .Q0(\rom_addr[1] ), .Q1(\rom_addr[2] ), .F0(\config_1.rom_addr_7__N_1[1] ), 
    .F1(\config_1.rom_addr_7__N_1[2] ), .COUT1(\config_1.n5488 ), 
    .COUT0(\config_1.n7556 ));
  config_1_SLICE_12 \config_1.SLICE_12 ( .DI1(\config_1.rom_addr_7__N_1[0] ), 
    .D1(\config_1.n7553 ), .C1(n5235), .B1(\rom_addr[0] ), 
    .CE(\config_1.rom_addr_0__N_23 ), .LSR(\config_1.rom_addr_0__N_24 ), 
    .CLK(test_clk_c), .CIN1(\config_1.n7553 ), .Q1(\rom_addr[0] ), 
    .F1(\config_1.rom_addr_7__N_1[0] ), .COUT1(\config_1.n5486 ), 
    .COUT0(\config_1.n7553 ));
  config_1_SLICE_13 \config_1.SLICE_13 ( .DI0(\config_1.timer_31__N_78[31] ), 
    .D1(\config_1.n7541 ), .D0(\config_1.n5483 ), .C0(VCC_net), 
    .B0(\config_1.timer[31] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5483 ), 
    .CIN1(\config_1.n7541 ), .Q0(\config_1.timer[31] ), 
    .F0(\config_1.timer_31__N_78[31] ), .COUT0(\config_1.n7541 ));
  config_1_SLICE_14 \config_1.SLICE_14 ( .DI1(\config_1.timer_31__N_78[30] ), 
    .DI0(\config_1.timer_31__N_78[29] ), .D1(\config_1.n7538 ), .C1(VCC_net), 
    .B1(\config_1.timer[30] ), .D0(\config_1.n5481 ), .C0(VCC_net), 
    .B0(\config_1.timer[29] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5481 ), 
    .CIN1(\config_1.n7538 ), .Q0(\config_1.timer[29] ), 
    .Q1(\config_1.timer[30] ), .F0(\config_1.timer_31__N_78[29] ), 
    .F1(\config_1.timer_31__N_78[30] ), .COUT1(\config_1.n5483 ), 
    .COUT0(\config_1.n7538 ));
  config_1_SLICE_15 \config_1.SLICE_15 ( .DI1(\config_1.timer_31__N_78[28] ), 
    .DI0(\config_1.timer_31__N_78[27] ), .D1(\config_1.n7535 ), .C1(VCC_net), 
    .B1(\config_1.timer[28] ), .D0(\config_1.n5479 ), .C0(VCC_net), 
    .B0(\config_1.timer[27] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5479 ), 
    .CIN1(\config_1.n7535 ), .Q0(\config_1.timer[27] ), 
    .Q1(\config_1.timer[28] ), .F0(\config_1.timer_31__N_78[27] ), 
    .F1(\config_1.timer_31__N_78[28] ), .COUT1(\config_1.n5481 ), 
    .COUT0(\config_1.n7535 ));
  config_1_SLICE_16 \config_1.SLICE_16 ( .DI1(\config_1.timer_31__N_78[26] ), 
    .DI0(\config_1.timer_31__N_78[25] ), .D1(\config_1.n7532 ), .C1(VCC_net), 
    .B1(\config_1.timer[26] ), .D0(\config_1.n5477 ), .C0(VCC_net), 
    .B0(\config_1.timer[25] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5477 ), 
    .CIN1(\config_1.n7532 ), .Q0(\config_1.timer[25] ), 
    .Q1(\config_1.timer[26] ), .F0(\config_1.timer_31__N_78[25] ), 
    .F1(\config_1.timer_31__N_78[26] ), .COUT1(\config_1.n5479 ), 
    .COUT0(\config_1.n7532 ));
  config_1_SLICE_17 \config_1.SLICE_17 ( .DI1(\config_1.timer_31__N_78[24] ), 
    .DI0(\config_1.timer_31__N_78[23] ), .D1(\config_1.n7529 ), .C1(VCC_net), 
    .B1(\config_1.timer[24] ), .D0(\config_1.n5475 ), .C0(VCC_net), 
    .B0(\config_1.timer[23] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5475 ), 
    .CIN1(\config_1.n7529 ), .Q0(\config_1.timer[23] ), 
    .Q1(\config_1.timer[24] ), .F0(\config_1.timer_31__N_78[23] ), 
    .F1(\config_1.timer_31__N_78[24] ), .COUT1(\config_1.n5477 ), 
    .COUT0(\config_1.n7529 ));
  config_1_SLICE_18 \config_1.SLICE_18 ( .DI1(\config_1.timer_31__N_78[22] ), 
    .DI0(\config_1.timer_31__N_78[21] ), .D1(\config_1.n7526 ), .C1(VCC_net), 
    .B1(\config_1.timer[22] ), .D0(\config_1.n5473 ), .C0(VCC_net), 
    .B0(\config_1.timer[21] ), .CE(\config_1.timer_0__N_165 ), 
    .LSR(\config_1.timer_0__N_166 ), .CLK(test_clk_c), .CIN0(\config_1.n5473 ), 
    .CIN1(\config_1.n7526 ), .Q0(\config_1.timer[21] ), 
    .Q1(\config_1.timer[22] ), .F0(\config_1.timer_31__N_78[21] ), 
    .F1(\config_1.timer_31__N_78[22] ), .COUT1(\config_1.n5475 ), 
    .COUT0(\config_1.n7526 ));
  config_1_SLICE_19 \config_1.SLICE_19 ( .DI1(\config_1.timer_31__N_78[20] ), 
    .D1(\config_1.n7523 ), .C1(VCC_net), .B1(\config_1.timer[20] ), 
    .D0(\config_1.n5471 ), .C0(VCC_net), .B0(\config_1.timer[19] ), 
    .CE(\config_1.timer_0__N_165 ), .LSR(\config_1.timer_0__N_166 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5471 ), .CIN1(\config_1.n7523 ), 
    .Q1(\config_1.timer[20] ), .F0(\config_1.timer_31__N_78[19] ), 
    .F1(\config_1.timer_31__N_78[20] ), .COUT1(\config_1.n5473 ), 
    .COUT0(\config_1.n7523 ));
  config_1_SLICE_20 \config_1.SLICE_20 ( .DI1(\config_1.timer_31__N_78[18] ), 
    .D1(\config_1.n7520 ), .C1(VCC_net), .B1(\config_1.timer[18] ), 
    .D0(\config_1.n5469 ), .C0(VCC_net), .B0(\config_1.timer[17] ), 
    .CE(\config_1.timer_0__N_165 ), .LSR(\config_1.timer_0__N_166 ), 
    .CLK(test_clk_c), .CIN0(\config_1.n5469 ), .CIN1(\config_1.n7520 ), 
    .Q1(\config_1.timer[18] ), .F0(\config_1.timer_31__N_78[17] ), 
    .F1(\config_1.timer_31__N_78[18] ), .COUT1(\config_1.n5471 ), 
    .COUT0(\config_1.n7520 ));
  config_1_SLICE_21 \config_1.SLICE_21 ( .D1(\config_1.n7517 ), .C1(VCC_net), 
    .B1(\config_1.timer[16] ), .D0(\config_1.n5467 ), .C0(VCC_net), 
    .B0(\config_1.timer[15] ), .CIN0(\config_1.n5467 ), 
    .CIN1(\config_1.n7517 ), .F0(\config_1.timer_31__N_78[15] ), 
    .F1(\config_1.timer_31__N_78[16] ), .COUT1(\config_1.n5469 ), 
    .COUT0(\config_1.n7517 ));
  SCCB1_SLICE_22 \SCCB1.SLICE_22 ( .DI1(\SCCB1.timer_31__N_183[14] ), 
    .DI0(\SCCB1.timer_31__N_183[13] ), .D1(\SCCB1.n7577 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[14] ), .D0(\SCCB1.n5432 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[13] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5432 ), 
    .CIN1(\SCCB1.n7577 ), .Q0(\SCCB1.timer[13] ), .Q1(\SCCB1.timer[14] ), 
    .F0(\SCCB1.timer_31__N_183[13] ), .F1(\SCCB1.timer_31__N_183[14] ), 
    .COUT1(\SCCB1.n5434 ), .COUT0(\SCCB1.n7577 ));
  SCCB1_SLICE_23 \SCCB1.SLICE_23 ( .DI1(\SCCB1.timer_31__N_183[12] ), 
    .DI0(\SCCB1.timer_31__N_183[11] ), .D1(\SCCB1.n7574 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[12] ), .D0(\SCCB1.n5430 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[11] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5430 ), 
    .CIN1(\SCCB1.n7574 ), .Q0(\SCCB1.timer[11] ), .Q1(\SCCB1.timer[12] ), 
    .F0(\SCCB1.timer_31__N_183[11] ), .F1(\SCCB1.timer_31__N_183[12] ), 
    .COUT1(\SCCB1.n5432 ), .COUT0(\SCCB1.n7574 ));
  SCCB1_SLICE_24 \SCCB1.SLICE_24 ( .D1(\SCCB1.n7547 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[4] ), .D0(\SCCB1.n5422 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[3] ), .CIN0(\SCCB1.n5422 ), .CIN1(\SCCB1.n7547 ), 
    .F0(\SCCB1.timer_31__N_183[3] ), .F1(\SCCB1.timer_31__N_183[4] ), 
    .COUT1(\SCCB1.n5424 ), .COUT0(\SCCB1.n7547 ));
  SCCB1_SLICE_25 \SCCB1.SLICE_25 ( .DI0(\SCCB1.timer_31__N_183[31] ), 
    .D1(\SCCB1.n7604 ), .D0(\SCCB1.n5450 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[31] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5450 ), 
    .CIN1(\SCCB1.n7604 ), .Q0(\SCCB1.timer[31] ), 
    .F0(\SCCB1.timer_31__N_183[31] ), .COUT0(\SCCB1.n7604 ));
  SCCB1_SLICE_26 \SCCB1.SLICE_26 ( .DI1(\SCCB1.timer_31__N_183[30] ), 
    .DI0(\SCCB1.timer_31__N_183[29] ), .D1(\SCCB1.n7601 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[30] ), .D0(\SCCB1.n5448 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[29] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5448 ), 
    .CIN1(\SCCB1.n7601 ), .Q0(\SCCB1.timer[29] ), .Q1(\SCCB1.timer[30] ), 
    .F0(\SCCB1.timer_31__N_183[29] ), .F1(\SCCB1.timer_31__N_183[30] ), 
    .COUT1(\SCCB1.n5450 ), .COUT0(\SCCB1.n7601 ));
  SCCB1_SLICE_27 \SCCB1.SLICE_27 ( .DI1(\SCCB1.timer_31__N_183[28] ), 
    .DI0(\SCCB1.timer_31__N_183[27] ), .D1(\SCCB1.n7598 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[28] ), .D0(\SCCB1.n5446 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[27] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5446 ), 
    .CIN1(\SCCB1.n7598 ), .Q0(\SCCB1.timer[27] ), .Q1(\SCCB1.timer[28] ), 
    .F0(\SCCB1.timer_31__N_183[27] ), .F1(\SCCB1.timer_31__N_183[28] ), 
    .COUT1(\SCCB1.n5448 ), .COUT0(\SCCB1.n7598 ));
  SCCB1_SLICE_28 \SCCB1.SLICE_28 ( .DI1(\SCCB1.timer_31__N_183[26] ), 
    .DI0(\SCCB1.timer_31__N_183[25] ), .D1(\SCCB1.n7595 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[26] ), .D0(\SCCB1.n5444 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[25] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5444 ), 
    .CIN1(\SCCB1.n7595 ), .Q0(\SCCB1.timer[25] ), .Q1(\SCCB1.timer[26] ), 
    .F0(\SCCB1.timer_31__N_183[25] ), .F1(\SCCB1.timer_31__N_183[26] ), 
    .COUT1(\SCCB1.n5446 ), .COUT0(\SCCB1.n7595 ));
  SCCB1_SLICE_29 \SCCB1.SLICE_29 ( .D1(\SCCB1.n7544 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[2] ), .D0(\SCCB1.n5420 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[1] ), .CIN0(\SCCB1.n5420 ), .CIN1(\SCCB1.n7544 ), 
    .F0(\SCCB1.timer_31__N_183[1] ), .F1(\SCCB1.timer_31__N_183[2] ), 
    .COUT1(\SCCB1.n5422 ), .COUT0(\SCCB1.n7544 ));
  SCCB1_SLICE_30 \SCCB1.SLICE_30 ( .DI1(\SCCB1.timer_31__N_183[24] ), 
    .DI0(\SCCB1.timer_31__N_183[23] ), .D1(\SCCB1.n7592 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[24] ), .D0(\SCCB1.n5442 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[23] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5442 ), 
    .CIN1(\SCCB1.n7592 ), .Q0(\SCCB1.timer[23] ), .Q1(\SCCB1.timer[24] ), 
    .F0(\SCCB1.timer_31__N_183[23] ), .F1(\SCCB1.timer_31__N_183[24] ), 
    .COUT1(\SCCB1.n5444 ), .COUT0(\SCCB1.n7592 ));
  SCCB1_SLICE_31 \SCCB1.SLICE_31 ( .DI1(\SCCB1.timer_31__N_183[10] ), 
    .DI0(\SCCB1.timer_31__N_183[9] ), .D1(\SCCB1.n7571 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[10] ), .D0(\SCCB1.n5428 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[9] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5428 ), 
    .CIN1(\SCCB1.n7571 ), .Q0(\SCCB1.timer[9] ), .Q1(\SCCB1.timer[10] ), 
    .F0(\SCCB1.timer_31__N_183[9] ), .F1(\SCCB1.timer_31__N_183[10] ), 
    .COUT1(\SCCB1.n5430 ), .COUT0(\SCCB1.n7571 ));
  SCCB1_SLICE_32 \SCCB1.SLICE_32 ( .D1(\SCCB1.n7490 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[0] ), .CIN1(\SCCB1.n7490 ), 
    .F1(\SCCB1.timer_31__N_183[0] ), .COUT1(\SCCB1.n5420 ), 
    .COUT0(\SCCB1.n7490 ));
  SCCB1_SLICE_33 \SCCB1.SLICE_33 ( .D1(\SCCB1.n7568 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[8] ), .D0(\SCCB1.n5426 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[7] ), .CIN0(\SCCB1.n5426 ), .CIN1(\SCCB1.n7568 ), 
    .F0(\SCCB1.timer_31__N_183[7] ), .F1(\SCCB1.timer_31__N_183[8] ), 
    .COUT1(\SCCB1.n5428 ), .COUT0(\SCCB1.n7568 ));
  SCCB1_SLICE_34 \SCCB1.SLICE_34 ( .DI1(\SCCB1.timer_31__N_183[22] ), 
    .DI0(\SCCB1.timer_31__N_183[21] ), .D1(\SCCB1.n7589 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[22] ), .D0(\SCCB1.n5440 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[21] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5440 ), 
    .CIN1(\SCCB1.n7589 ), .Q0(\SCCB1.timer[21] ), .Q1(\SCCB1.timer[22] ), 
    .F0(\SCCB1.timer_31__N_183[21] ), .F1(\SCCB1.timer_31__N_183[22] ), 
    .COUT1(\SCCB1.n5442 ), .COUT0(\SCCB1.n7589 ));
  SCCB1_SLICE_35 \SCCB1.SLICE_35 ( .D1(\SCCB1.n7550 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[6] ), .D0(\SCCB1.n5424 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[5] ), .CIN0(\SCCB1.n5424 ), .CIN1(\SCCB1.n7550 ), 
    .F0(\SCCB1.timer_31__N_183[5] ), .F1(\SCCB1.timer_31__N_183[6] ), 
    .COUT1(\SCCB1.n5426 ), .COUT0(\SCCB1.n7550 ));
  SCCB1_SLICE_36 \SCCB1.SLICE_36 ( .DI1(\SCCB1.timer_31__N_183[20] ), 
    .DI0(\SCCB1.timer_31__N_183[19] ), .D1(\SCCB1.n7586 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[20] ), .D0(\SCCB1.n5438 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[19] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5438 ), 
    .CIN1(\SCCB1.n7586 ), .Q0(\SCCB1.timer[19] ), .Q1(\SCCB1.timer[20] ), 
    .F0(\SCCB1.timer_31__N_183[19] ), .F1(\SCCB1.timer_31__N_183[20] ), 
    .COUT1(\SCCB1.n5440 ), .COUT0(\SCCB1.n7586 ));
  SCCB1_SLICE_37 \SCCB1.SLICE_37 ( .DI1(\SCCB1.timer_31__N_183[18] ), 
    .DI0(\SCCB1.timer_31__N_183[17] ), .D1(\SCCB1.n7583 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[18] ), .D0(\SCCB1.n5436 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[17] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5436 ), 
    .CIN1(\SCCB1.n7583 ), .Q0(\SCCB1.timer[17] ), .Q1(\SCCB1.timer[18] ), 
    .F0(\SCCB1.timer_31__N_183[17] ), .F1(\SCCB1.timer_31__N_183[18] ), 
    .COUT1(\SCCB1.n5438 ), .COUT0(\SCCB1.n7583 ));
  SCCB1_SLICE_38 \SCCB1.SLICE_38 ( .DI1(\SCCB1.timer_31__N_183[16] ), 
    .DI0(\SCCB1.timer_31__N_183[15] ), .D1(\SCCB1.n7580 ), .C1(VCC_net), 
    .B1(\SCCB1.timer[16] ), .D0(\SCCB1.n5434 ), .C0(VCC_net), 
    .B0(\SCCB1.timer[15] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_18__N_224 ), .CLK(test_clk_c), .CIN0(\SCCB1.n5434 ), 
    .CIN1(\SCCB1.n7580 ), .Q0(\SCCB1.timer[15] ), .Q1(\SCCB1.timer[16] ), 
    .F0(\SCCB1.timer_31__N_183[15] ), .F1(\SCCB1.timer_31__N_183[16] ), 
    .COUT1(\SCCB1.n5436 ), .COUT0(\SCCB1.n7580 ));
  SLICE_41 SLICE_41( .DI1(\rom_dout[6].sig_001.FeedThruLUT ), 
    .DI0(\rom_dout[7].sig_000.FeedThruLUT ), .D1(\rom_dout[6] ), 
    .D0(\rom_dout[7] ), .CE(\config_1.SCCB_data_0__N_72 ), .CLK(test_clk_c), 
    .Q0(\SCCB_data[7] ), .Q1(\SCCB_data[6] ), 
    .F0(\rom_dout[7].sig_000.FeedThruLUT ), 
    .F1(\rom_dout[6].sig_001.FeedThruLUT ));
  SLICE_43 SLICE_43( .DI1(\rom_dout[4].sig_003.FeedThruLUT ), 
    .DI0(\rom_dout[5].sig_002.FeedThruLUT ), .D1(\rom_dout[4] ), 
    .D0(\rom_dout[5] ), .CE(\config_1.SCCB_data_0__N_72 ), .CLK(test_clk_c), 
    .Q0(\SCCB_data[5] ), .Q1(\SCCB_data[4] ), 
    .F0(\rom_dout[5].sig_002.FeedThruLUT ), 
    .F1(\rom_dout[4].sig_003.FeedThruLUT ));
  SLICE_45 SLICE_45( .DI1(\rom_dout[2].sig_005.FeedThruLUT ), 
    .DI0(\rom_dout[3].sig_004.FeedThruLUT ), .D1(\rom_dout[2] ), 
    .D0(\rom_dout[3] ), .CE(\config_1.SCCB_data_0__N_72 ), .CLK(test_clk_c), 
    .Q0(\SCCB_data[3] ), .Q1(\SCCB_data[2] ), 
    .F0(\rom_dout[3].sig_004.FeedThruLUT ), 
    .F1(\rom_dout[2].sig_005.FeedThruLUT ));
  SLICE_47 SLICE_47( .DI1(\rom_dout[0].sig_015.FeedThruLUT ), 
    .DI0(\rom_dout[1].sig_006.FeedThruLUT ), .D1(\rom_dout[0] ), 
    .C0(\rom_dout[1] ), .CE(\config_1.SCCB_data_0__N_72 ), .CLK(test_clk_c), 
    .Q0(\SCCB_data[1] ), .Q1(\SCCB_data[0] ), 
    .F0(\rom_dout[1].sig_006.FeedThruLUT ), 
    .F1(\rom_dout[0].sig_015.FeedThruLUT ));
  SLICE_48 SLICE_48( .DI1(\rom_dout[14].sig_008.FeedThruLUT ), 
    .DI0(\rom_dout[15].sig_007.FeedThruLUT ), .D1(\rom_dout[14] ), 
    .C0(\rom_dout[15] ), .CE(\config_1.SCCB_data_0__N_72 ), .CLK(test_clk_c), 
    .Q0(\SCCB_addr[7] ), .Q1(\SCCB_addr[6] ), 
    .F0(\rom_dout[15].sig_007.FeedThruLUT ), 
    .F1(\rom_dout[14].sig_008.FeedThruLUT ));
  SLICE_50 SLICE_50( .DI1(\rom_dout[12].sig_010.FeedThruLUT ), 
    .DI0(\rom_dout[13].sig_009.FeedThruLUT ), .C1(\rom_dout[12] ), 
    .D0(\rom_dout[13] ), .CE(\config_1.SCCB_data_0__N_72 ), .CLK(test_clk_c), 
    .Q0(\SCCB_addr[5] ), .Q1(\SCCB_addr[4] ), 
    .F0(\rom_dout[13].sig_009.FeedThruLUT ), 
    .F1(\rom_dout[12].sig_010.FeedThruLUT ));
  SLICE_52 SLICE_52( .DI1(\rom_dout[10].sig_012.FeedThruLUT ), 
    .DI0(\rom_dout[11].sig_011.FeedThruLUT ), .D1(\rom_dout[10] ), 
    .D0(\rom_dout[11] ), .CE(\config_1.SCCB_data_0__N_72 ), .CLK(test_clk_c), 
    .Q0(\SCCB_addr[3] ), .Q1(\SCCB_addr[2] ), 
    .F0(\rom_dout[11].sig_011.FeedThruLUT ), 
    .F1(\rom_dout[10].sig_012.FeedThruLUT ));
  SLICE_54 SLICE_54( .DI1(\rom_dout[8].sig_014.FeedThruLUT ), 
    .DI0(\rom_dout[9].sig_013.FeedThruLUT ), .D1(\rom_dout[8] ), 
    .D0(\rom_dout[9] ), .CE(\config_1.SCCB_data_0__N_72 ), .CLK(test_clk_c), 
    .Q0(\SCCB_addr[1] ), .Q1(\SCCB_addr[0] ), 
    .F0(\rom_dout[9].sig_013.FeedThruLUT ), 
    .F1(\rom_dout[8].sig_014.FeedThruLUT ));
  config_1_SLICE_56 \config_1.SLICE_56 ( .DI1(\config_1.timer_17__N_120[7] ), 
    .DI0(\config_1.timer_17__N_120[4] ), .D1(\config_1.n63 ), 
    .C1(\config_1.n3056 ), .B1(\config_1.n446[17] ), 
    .A1(\config_1.timer_31__N_78[7] ), .D0(\config_1.n3056 ), 
    .C0(\config_1.n63 ), .B0(\config_1.timer_31__N_78[4] ), 
    .A0(\config_1.n446[17] ), .CE(\config_1.timer_0__N_165 ), .CLK(test_clk_c), 
    .Q0(\config_1.timer[4] ), .Q1(\config_1.timer[7] ), 
    .F0(\config_1.timer_17__N_120[4] ), .F1(\config_1.timer_17__N_120[7] ));
  config_1_SLICE_58 \config_1.SLICE_58 ( .DI1(\config_1.timer_17__N_120[14] ), 
    .DI0(\config_1.timer_17__N_120[12] ), .D1(\config_1.n63 ), 
    .C1(\config_1.n3056 ), .B1(\config_1.n446[17] ), 
    .A1(\config_1.timer_31__N_78[14] ), .D0(\config_1.n3056 ), 
    .C0(\config_1.n63 ), .B0(\config_1.timer_31__N_78[12] ), 
    .A0(\config_1.n446[17] ), .CE(\config_1.timer_0__N_165 ), .CLK(test_clk_c), 
    .Q0(\config_1.timer[12] ), .Q1(\config_1.timer[14] ), 
    .F0(\config_1.timer_17__N_120[12] ), .F1(\config_1.timer_17__N_120[14] ));
  config_1_SLICE_60 \config_1.SLICE_60 ( .DI1(\config_1.timer_17__N_120[16] ), 
    .DI0(\config_1.timer_17__N_120[15] ), .D1(\config_1.n446[17] ), 
    .C1(\config_1.n3056 ), .B1(\config_1.n63 ), 
    .A1(\config_1.timer_31__N_78[16] ), .D0(\config_1.timer_31__N_78[15] ), 
    .C0(\config_1.n63 ), .B0(\config_1.n3056 ), .A0(\config_1.n446[17] ), 
    .CE(\config_1.timer_0__N_165 ), .CLK(test_clk_c), 
    .Q0(\config_1.timer[15] ), .Q1(\config_1.timer[16] ), 
    .F0(\config_1.timer_17__N_120[15] ), .F1(\config_1.timer_17__N_120[16] ));
  rom1_SLICE_66 \rom1.SLICE_66 ( .DI0(\rom1.rom_dout_6__N_43 ), 
    .D0(\rom1.n15_adj_341 ), .C0(\rom1.n14_adj_337 ), .B0(\rom1.n2824 ), 
    .A0(\rom1.n19 ), .LSR(\rom1.rom_dout_6__N_44 ), .CLK(test_clk_c), 
    .Q0(\rom_dout[6] ), .F0(\rom1.rom_dout_6__N_43 ));
  rom1_SLICE_67 \rom1.SLICE_67 ( .DI1(\rom1.rom_dout_3__N_49 ), 
    .DI0(\rom1.rom_dout_2__N_51 ), .D1(\rom1.n10_adj_390 ), 
    .C1(\rom1.n14_adj_389 ), .B1(\rom1.n2797 ), .A1(\rom1.n4117 ), 
    .D0(\rom1.n15_adj_413 ), .C0(\rom1.n14_adj_383 ), .B0(\rom1.n2791 ), 
    .A0(\rom1.n2707 ), .LSR(\rom1.rom_dout_0__N_56 ), .CLK(test_clk_c), 
    .Q0(\rom_dout[2] ), .Q1(\rom_dout[3] ), .F0(\rom1.rom_dout_2__N_51 ), 
    .F1(\rom1.rom_dout_3__N_49 ));
  rom1_SLICE_68 \rom1.SLICE_68 ( .DI1(\rom1.rom_dout_0__N_55 ), 
    .DI0(\rom1.rom_dout_1__N_53 ), .D1(\rom1.n9_adj_404 ), .C1(\rom1.n114 ), 
    .B1(\rom1.n14_adj_403 ), .A1(\rom1.n4248 ), .D0(\rom1.n15_adj_409 ), 
    .C0(\rom1.n189 ), .B0(\rom1.n14_adj_408 ), .A0(\rom1.n2773 ), 
    .LSR(\rom1.rom_dout_0__N_56 ), .CLK(test_clk_c), .Q0(\rom_dout[1] ), 
    .Q1(\rom_dout[0] ), .F0(\rom1.rom_dout_1__N_53 ), 
    .F1(\rom1.rom_dout_0__N_55 ));
  rom1_SLICE_70 \rom1.SLICE_70 ( .DI1(\rom1.rom_dout_4__N_47 ), 
    .DI0(\rom1.rom_dout_5__N_45 ), .D1(\rom1.n15_adj_394 ), 
    .C1(\rom1.n14_adj_393 ), .B1(\rom1.n2785 ), .A1(\rom1.n234 ), 
    .D0(\rom1.n15_adj_402 ), .C0(\rom1.n14_adj_401 ), .B0(\rom1.n2824 ), 
    .A0(\rom1.n177 ), .LSR(\rom1.rom_dout_4__N_48 ), .CLK(test_clk_c), 
    .Q0(\rom_dout[5] ), .Q1(\rom_dout[4] ), .F0(\rom1.rom_dout_5__N_45 ), 
    .F1(\rom1.rom_dout_4__N_47 ));
  rom1_SLICE_74 \rom1.SLICE_74 ( .DI1(\rom1.rom_dout_13__N_29 ), 
    .DI0(\rom1.rom_dout_14__N_27 ), .D1(\rom1.n21_adj_379 ), 
    .C1(\rom1.n20_adj_375 ), .B1(\rom1.n19_adj_377 ), .D0(\rom1.n2815 ), 
    .C0(\rom1.n14_adj_381 ), .B0(\rom1.n10_adj_380 ), .A0(\rom1.n162 ), 
    .LSR(\rom1.rom_dout_0__N_56 ), .CLK(test_clk_c), .Q0(\rom_dout[14] ), 
    .Q1(\rom_dout[13] ), .F0(\rom1.rom_dout_14__N_27 ), 
    .F1(\rom1.rom_dout_13__N_29 ));
  rom1_SLICE_76 \rom1.SLICE_76 ( .DI1(\rom1.rom_dout_11__N_33 ), 
    .DI0(\rom1.rom_dout_12__N_31 ), .D1(\rom1.n21_adj_364 ), 
    .C1(\rom1.n19_adj_363 ), .B1(\rom1.n20_adj_361 ), .D0(\rom1.n25 ), 
    .C0(\rom1.n27 ), .B0(\rom1.n26_adj_369 ), .A0(\rom1.n28 ), 
    .LSR(\rom1.rom_dout_8__N_40 ), .CLK(test_clk_c), .Q0(\rom_dout[12] ), 
    .Q1(\rom_dout[11] ), .F0(\rom1.rom_dout_12__N_31 ), 
    .F1(\rom1.rom_dout_11__N_33 ));
  SCCB1_SLICE_82 \SCCB1.SLICE_82 ( .DI1(\SCCB1.byte_counter_1__N_292 ), 
    .DI0(\SCCB1.byte_counter_0__N_294 ), .D1(\SCCB1.n6784 ), 
    .C1(\SCCB1.byte_counter[1] ), .B1(\SCCB1.FSM_state[3] ), 
    .A1(\FSM_state_adj_415[0] ), .D0(\SCCB1.FSM_state[1]_2 ), 
    .C0(\SCCB1.FSM_state[3] ), .B0(\SCCB1.byte_counter[0] ), 
    .A0(\FSM_state_adj_415[0] ), .CE(\SCCB1.byte_counter_0__N_295 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.byte_counter[0] ), 
    .Q1(\SCCB1.byte_counter[1] ), .F0(\SCCB1.byte_counter_0__N_294 ), 
    .F1(\SCCB1.byte_counter_1__N_292 ));
  SLICE_84 SLICE_84( .DI1(\SCCB_addr[1].sig_031.FeedThruLUT ), 
    .DI0(\SCCB_addr[0].sig_016.FeedThruLUT ), .D1(\SCCB_addr[1] ), 
    .D0(\SCCB_addr[0] ), .CE(\SCCB1.latched_data_0__N_291 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.latched_address[0] ), .Q1(\SCCB1.latched_address[1] ), 
    .F0(\SCCB_addr[0].sig_016.FeedThruLUT ), 
    .F1(\SCCB_addr[1].sig_031.FeedThruLUT ));
  SLICE_85 SLICE_85( .DI1(\SCCB_data[1].sig_024.FeedThruLUT ), 
    .DI0(\SCCB_data[0].sig_017.FeedThruLUT ), .D1(\SCCB_data[1] ), 
    .D0(\SCCB_data[0] ), .CE(\SCCB1.latched_data_0__N_291 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.latched_data[0] ), .Q1(\SCCB1.latched_data[1] ), 
    .F0(\SCCB_data[0].sig_017.FeedThruLUT ), 
    .F1(\SCCB_data[1].sig_024.FeedThruLUT ));
  SLICE_91 SLICE_91( .DI1(\SCCB_data[6].sig_019.FeedThruLUT ), 
    .DI0(\SCCB_data[7].sig_018.FeedThruLUT ), .D1(\SCCB_data[6] ), 
    .D0(\SCCB_data[7] ), .CE(\SCCB1.latched_data_0__N_291 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.latched_data[7] ), .Q1(\SCCB1.latched_data[6] ), 
    .F0(\SCCB_data[7].sig_018.FeedThruLUT ), 
    .F1(\SCCB_data[6].sig_019.FeedThruLUT ));
  SLICE_93 SLICE_93( .DI1(\SCCB_data[4].sig_021.FeedThruLUT ), 
    .DI0(\SCCB_data[5].sig_020.FeedThruLUT ), .D1(\SCCB_data[4] ), 
    .D0(\SCCB_data[5] ), .CE(\SCCB1.latched_data_0__N_291 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.latched_data[5] ), .Q1(\SCCB1.latched_data[4] ), 
    .F0(\SCCB_data[5].sig_020.FeedThruLUT ), 
    .F1(\SCCB_data[4].sig_021.FeedThruLUT ));
  SLICE_95 SLICE_95( .DI1(\SCCB_data[2].sig_023.FeedThruLUT ), 
    .DI0(\SCCB_data[3].sig_022.FeedThruLUT ), .C1(\SCCB_data[2] ), 
    .D0(\SCCB_data[3] ), .CE(\SCCB1.latched_data_0__N_291 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.latched_data[3] ), .Q1(\SCCB1.latched_data[2] ), 
    .F0(\SCCB_data[3].sig_022.FeedThruLUT ), 
    .F1(\SCCB_data[2].sig_023.FeedThruLUT ));
  SLICE_98 SLICE_98( .DI1(\SCCB_addr[6].sig_026.FeedThruLUT ), 
    .DI0(\SCCB_addr[7].sig_025.FeedThruLUT ), .D1(\SCCB_addr[6] ), 
    .C0(\SCCB_addr[7] ), .CE(\SCCB1.latched_data_0__N_291 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.latched_address[7] ), .Q1(\SCCB1.latched_address[6] ), 
    .F0(\SCCB_addr[7].sig_025.FeedThruLUT ), 
    .F1(\SCCB_addr[6].sig_026.FeedThruLUT ));
  SLICE_100 SLICE_100( .DI1(\SCCB_addr[4].sig_028.FeedThruLUT ), 
    .DI0(\SCCB_addr[5].sig_027.FeedThruLUT ), .D1(\SCCB_addr[4] ), 
    .D0(\SCCB_addr[5] ), .CE(\SCCB1.latched_data_0__N_291 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.latched_address[5] ), .Q1(\SCCB1.latched_address[4] ), 
    .F0(\SCCB_addr[5].sig_027.FeedThruLUT ), 
    .F1(\SCCB_addr[4].sig_028.FeedThruLUT ));
  SLICE_102 SLICE_102( .DI1(\SCCB_addr[2].sig_030.FeedThruLUT ), 
    .DI0(\SCCB_addr[3].sig_029.FeedThruLUT ), .D1(\SCCB_addr[2] ), 
    .D0(\SCCB_addr[3] ), .CE(\SCCB1.latched_data_0__N_291 ), .CLK(test_clk_c), 
    .Q0(\SCCB1.latched_address[3] ), .Q1(\SCCB1.latched_address[2] ), 
    .F0(\SCCB_addr[3].sig_029.FeedThruLUT ), 
    .F1(\SCCB_addr[2].sig_030.FeedThruLUT ));
  SCCB1_SLICE_106 \SCCB1.SLICE_106 ( .DI1(\SCCB1.tx_byte_5__N_300 ), 
    .DI0(\SCCB1.tx_byte_6__N_298 ), .D1(\SCCB1.tx_byte_0__N_310[5] ), 
    .C1(\SCCB1.tx_byte[4] ), .A1(\FSM_state_adj_415[2] ), 
    .D0(\SCCB1.tx_byte_0__N_310[6] ), .C0(\SCCB1.tx_byte[5] ), 
    .B0(\FSM_state_adj_415[2] ), .CE(\SCCB1.tx_byte_0__N_311 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.tx_byte[6] ), .Q1(\SCCB1.tx_byte[5] ), 
    .F0(\SCCB1.tx_byte_6__N_298 ), .F1(\SCCB1.tx_byte_5__N_300 ));
  SCCB1_SLICE_108 \SCCB1.SLICE_108 ( .DI1(\SCCB1.tx_byte_3__N_304 ), 
    .DI0(\SCCB1.tx_byte_4__N_302 ), .D1(\SCCB1.tx_byte_0__N_310[3] ), 
    .C1(\SCCB1.tx_byte[2] ), .B1(\FSM_state_adj_415[2] ), 
    .D0(\SCCB1.tx_byte_0__N_310[4] ), .C0(\SCCB1.tx_byte[3] ), 
    .A0(\FSM_state_adj_415[2] ), .CE(\SCCB1.tx_byte_0__N_311 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.tx_byte[4] ), .Q1(\SCCB1.tx_byte[3] ), 
    .F0(\SCCB1.tx_byte_4__N_302 ), .F1(\SCCB1.tx_byte_3__N_304 ));
  SCCB1_SLICE_110 \SCCB1.SLICE_110 ( .DI1(\SCCB1.tx_byte_1__N_308 ), 
    .DI0(\SCCB1.tx_byte_2__N_306 ), .D1(\SCCB1.tx_byte[0] ), 
    .C1(\SCCB1.tx_byte_0__N_310[1] ), .B1(\FSM_state_adj_415[2] ), 
    .D0(\SCCB1.tx_byte_0__N_310[2] ), .C0(\SCCB1.tx_byte[1] ), 
    .A0(\FSM_state_adj_415[2] ), .CE(\SCCB1.tx_byte_0__N_311 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.tx_byte[2] ), .Q1(\SCCB1.tx_byte[1] ), 
    .F0(\SCCB1.tx_byte_2__N_306 ), .F1(\SCCB1.tx_byte_1__N_308 ));
  SCCB1_SLICE_116 \SCCB1.SLICE_116 ( .DI1(\SCCB1.timer_6__N_258[0] ), 
    .DI0(\SCCB1.timer_6__N_258[1] ), .D1(\SCCB1.n3223 ), 
    .C1(\SCCB1.timer_31__N_183[0] ), .B1(\SCCB1.FSM_state[3] ), 
    .A1(\SCCB1.n7 ), .D0(\SCCB1.n12 ), .C0(\SCCB1.n14 ), 
    .B0(\FSM_state_adj_415[0] ), .A0(\SCCB1.FSM_state[3] ), 
    .CE(\SCCB1.timer_0__N_275 ), .CLK(test_clk_c), .Q0(\SCCB1.timer[1] ), 
    .Q1(\SCCB1.timer[0] ), .F0(\SCCB1.timer_6__N_258[1] ), 
    .F1(\SCCB1.timer_6__N_258[0] ));
  SCCB1_SLICE_119 \SCCB1.SLICE_119 ( .DI1(\SCCB1.timer_5__N_260 ), 
    .DI0(\SCCB1.timer_4__N_263 ), .D1(\SCCB1.timer_31__N_183[5] ), 
    .B1(\SCCB1.n63 ), .D0(\SCCB1.timer_31__N_183[4] ), .C0(\SCCB1.n63 ), 
    .CE(\SCCB1.timer_2__N_270 ), .LSR(\SCCB1.timer_2__N_271 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.timer[4] ), .Q1(\SCCB1.timer[5] ), 
    .F0(\SCCB1.timer_4__N_263 ), .F1(\SCCB1.timer_5__N_260 ));
  SCCB1_SLICE_121 \SCCB1.SLICE_121 ( .DI1(\SCCB1.timer_8__N_252 ), 
    .DI0(\SCCB1.timer_7__N_255 ), .D1(\SCCB1.timer_31__N_183[8] ), 
    .C1(\SCCB1.n10 ), .B1(\SCCB1.n63 ), .A1(\FSM_state_adj_415[2] ), 
    .D0(\FSM_state_adj_415[2] ), .C0(\SCCB1.n63 ), .B0(\SCCB1.n10 ), 
    .A0(\SCCB1.timer_31__N_183[7] ), .CE(\SCCB1.timer_2__N_270 ), 
    .LSR(\SCCB1.timer_3__N_268 ), .CLK(test_clk_c), .Q0(\SCCB1.timer[7] ), 
    .Q1(\SCCB1.timer[8] ), .F0(\SCCB1.timer_7__N_255 ), 
    .F1(\SCCB1.timer_8__N_252 ));
  SCCB1_SLICE_124 \SCCB1.SLICE_124 ( .DI0(\SCCB1.byte_index_3__N_313[1] ), 
    .D0(\SCCB1.byte_index[1]_2 ), .C0(\byte_index[0] ), 
    .CE(\SCCB1.byte_index_1__N_320 ), .LSR(\SCCB1.byte_index_1__N_321 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.byte_index[1]_2 ), 
    .F0(\SCCB1.byte_index_3__N_313[1] ));
  SCCB1_SLICE_127 \SCCB1.SLICE_127 ( .DI1(\SCCB1.byte_index_3__N_313[3] ), 
    .DI0(\SCCB1.byte_index_3__N_313[2] ), .D1(\SCCB1.byte_index[3]_2 ), 
    .C1(\SCCB1.byte_index[1]_2 ), .B1(\SCCB1.byte_index[2]_2 ), 
    .A1(\byte_index[0] ), .D0(\SCCB1.byte_index[1]_2 ), 
    .C0(\SCCB1.byte_index[2]_2 ), .A0(\byte_index[0] ), 
    .CE(\SCCB1.byte_index_1__N_320 ), .LSR(\SCCB1.byte_index_1__N_321 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.byte_index[2]_2 ), 
    .Q1(\SCCB1.byte_index[3]_2 ), .F0(\SCCB1.byte_index_3__N_313[2] ), 
    .F1(\SCCB1.byte_index_3__N_313[3] ));
  SCCB1_SLICE_129 \SCCB1.SLICE_129 ( 
    .DI0(\SCCB1.FSM_state[1]_2.sig_032.FeedThruLUT ), 
    .D0(\SCCB1.FSM_state[1]_2 ), .CE(\SCCB1.SCCB_SIOC_oe_N_327 ), 
    .LSR(\SCCB1.SCCB_SIOC_oe_N_328 ), .CLK(test_clk_c), .Q0(SCCB_SIOC_oe), 
    .F0(\SCCB1.FSM_state[1]_2.sig_032.FeedThruLUT ));
  SCCB1_SLICE_130 \SCCB1.SLICE_130 ( .DI0(\SCCB1.tx_byte_0__N_310[0] ), 
    .D0(\SCCB1.byte_counter[1] ), .C0(\SCCB1.latched_address[0] ), 
    .B0(\SCCB1.latched_data[0] ), .A0(\SCCB1.byte_counter[0] ), 
    .CE(\SCCB1.tx_byte_0__N_311 ), .LSR(\SCCB1.tx_byte_0__N_312 ), 
    .CLK(test_clk_c), .Q0(\SCCB1.tx_byte[0] ), 
    .F0(\SCCB1.tx_byte_0__N_310[0] ));
  rom1_SLICE_132 \rom1.SLICE_132 ( .D1(\rom1.n11_adj_405 ), .C1(\rom1.n4065 ), 
    .B1(\rom1.n11_adj_366 ), .A1(\rom1.n14_adj_348 ), .D0(\rom1.n11_adj_400 ), 
    .C0(\rom1.n4063 ), .B0(\rom1.n14_adj_348 ), .F0(\rom1.n4065 ), 
    .F1(\rom1.n198 ));
  rom1_SLICE_133 \rom1.SLICE_133 ( .D1(\rom1.n4163 ), .C1(\rom1.n15_adj_391 ), 
    .B1(\rom1.n2821 ), .A1(\rom1.n2728 ), .D0(\rom1.n4065 ), .C0(\rom1.n198 ), 
    .B0(\rom1.n11_adj_366 ), .A0(\rom1.n14_adj_348 ), .F0(\rom1.n15_adj_391 ), 
    .F1(\rom1.n15_adj_394 ));
  rom1_SLICE_134 \rom1.SLICE_134 ( .D1(\rom1.rom_dout_4__N_48 ), 
    .C1(\rom1.n4119 ), .D0(\rom1.n11_adj_352 ), .C0(\rom1.n4330 ), 
    .B0(\rom1.n14_adj_342 ), .A0(\rom1.n11 ), .F0(\rom1.n4119 ), 
    .F1(\rom1.n6424 ));
  rom1_SLICE_135 \rom1.SLICE_135 ( .D1(\rom1.n4051 ), .C1(\rom1.n15_adj_349 ), 
    .B1(\rom1.n4115 ), .D0(\rom1.n4330 ), .C0(\rom1.n14_adj_342 ), 
    .B0(\rom1.n4119 ), .A0(\rom1.n11 ), .F0(\rom1.n4151 ), .F1(\rom1.n2839 ));
  config_1_SLICE_136 \config_1.SLICE_136 ( .D1(n5234), .C1(\config_1.n4 ), 
    .B1(\FSM_state[1] ), .A1(\FSM_state[0] ), .D0(n8), .C0(n5804), 
    .A0(\rom_dout[0] ), .F0(\config_1.n4 ), .F1(\config_1.timer_0__N_165 ));
  config_1_SLICE_137 \config_1.SLICE_137 ( .D1(\FSM_state[1] ), 
    .C1(\config_1.n63 ), .B1(\FSM_state[0] ), .A1(\config_1.timer_0__N_165 ), 
    .D0(\config_1.n49 ), .C0(\config_1.n58 ), .B0(\config_1.n50 ), 
    .A0(\config_1.n62 ), .F0(\config_1.n63 ), .F1(\config_1.timer_0__N_166 ));
  rom1_SLICE_138 \rom1.SLICE_138 ( .D1(\rom1.n10 ), .C1(\rom1.n4_adj_335 ), 
    .B1(\rom1.n14 ), .A1(\rom1.n11_adj_352 ), .D0(\rom1.n9 ), .C0(\rom1.n10 ), 
    .B0(\rom1.n11_adj_340 ), .A0(\rom1.n14 ), .F0(\rom1.n4_adj_335 ), 
    .F1(\rom1.n26 ));
  rom1_SLICE_140 \rom1.SLICE_140 ( .D1(\rom1.n14_adj_343 ), .C1(\rom1.n4083 ), 
    .B1(\rom1.n11_adj_339 ), .A1(\rom1.n15_adj_347 ), .D0(\rom1.n11_adj_340 ), 
    .C0(\rom1.n4081 ), .A0(\rom1.n14_adj_343 ), .F0(\rom1.n4083 ), 
    .F1(\rom1.n225 ));
  rom1_SLICE_141 \rom1.SLICE_141 ( .D1(\rom1.n4300 ), .C1(\rom1.n11_adj_346 ), 
    .D0(\rom1.n225 ), .C0(\rom1.n4083 ), .B0(\rom1.n15_adj_347 ), 
    .A0(\rom1.rom_dout_6__N_44 ), .F0(\rom1.n2809 ), .F1(\rom1.n4_adj_388 ));
  rom1_SLICE_142 \rom1.SLICE_142 ( .D1(\rom1.n11_adj_353 ), 
    .C1(\rom1.n11_adj_352 ), .B1(\rom_addr[3] ), .A1(\rom_addr[2] ), 
    .D0(\rom_addr[0] ), .C0(\rom_addr[3] ), .B0(\rom_addr[2] ), 
    .A0(\rom_addr[1] ), .F0(\rom1.n11_adj_352 ), .F1(\rom1.n4290 ));
  rom1_SLICE_143 \rom1.SLICE_143 ( .D1(\rom1.n162 ), .C1(\rom1.n4_adj_370 ), 
    .A1(\rom1.n14 ), .D0(\rom1.n11_adj_353 ), .C0(\rom1.n11_adj_352 ), 
    .B0(\rom_addr[3] ), .A0(\rom_addr[2] ), .F0(\rom1.n4_adj_370 ), 
    .F1(\rom1.n6427 ));
  rom1_SLICE_145 \rom1.SLICE_145 ( .D1(\rom1.n4059 ), .C1(\rom1.n11_adj_353 ), 
    .B1(\rom1.n14_adj_348 ), .A1(\rom1.n11_adj_355 ), .D0(\rom_addr[0] ), 
    .C0(\rom_addr[2] ), .B0(\rom_addr[3] ), .A0(\rom_addr[1] ), 
    .F0(\rom1.n11_adj_353 ), .F1(\rom1.n189 ));
  rom1_SLICE_146 \rom1.SLICE_146 ( .D1(\rom1.n11_adj_400 ), .C1(\rom1.n4029 ), 
    .B1(\rom1.n11_adj_355 ), .A1(\rom1.n14_adj_336 ), .D0(\rom1.n14_adj_336 ), 
    .C0(\rom1.n4027 ), .B0(\rom1.n9 ), .A0(\rom1.n10_adj_382 ), 
    .F0(\rom1.n4029 ), .F1(\rom1.n4033 ));
  rom1_SLICE_147 \rom1.SLICE_147 ( .D1(\rom1.n192 ), 
    .C1(\rom1.rom_dout_4__N_48 ), .B1(\rom1.n138 ), .A1(\rom1.n150 ), 
    .D0(\rom1.n4029 ), .C0(\rom1.n10_adj_382 ), .B0(\rom1.n9_adj_350 ), 
    .A0(\rom1.n14_adj_336 ), .F0(\rom1.rom_dout_4__N_48 ), .F1(\rom1.n2812 ));
  SCCB1_SLICE_148 \SCCB1.SLICE_148 ( .D1(\SCCB1.n75 ), 
    .C1(\SCCB1.FSM_state_2__N_170 ), .B1(\SCCB1.FSM_state[3] ), 
    .A1(\FSM_state_adj_415[0] ), .D0(\FSM_state_adj_415[0] ), 
    .C0(\SCCB1.FSM_state[3] ), .B0(\FSM_state_adj_415[2] ), 
    .A0(\SCCB1.FSM_state[1]_2 ), .F0(\SCCB1.FSM_state_2__N_170 ), 
    .F1(\SCCB1.timer_2__N_270 ));
  config_1_SLICE_150 \config_1.SLICE_150 ( .D1(\rom_dout[0] ), 
    .C1(\rom_dout[3] ), .B1(\rom_dout[1] ), .A1(\rom_dout[2] ), 
    .D0(\rom_dout[2] ), .C0(\rom_dout[0] ), .B0(\rom_dout[3] ), 
    .A0(\rom_dout[1] ), .F0(n8), .F1(\config_1.n7 ));
  rom1_SLICE_152 \rom1.SLICE_152 ( .D1(\rom1.n4055 ), .C1(\rom1.n14_adj_348 ), 
    .B1(\rom1.n11 ), .D0(\rom1.n4023 ), .C0(\rom1.n11 ), 
    .B0(\rom1.n14_adj_336 ), .F0(\rom1.n132 ), .F1(\rom1.n180 ));
  rom1_SLICE_153 \rom1.SLICE_153 ( .D1(\rom1.n11 ), .C1(\rom1.n4023 ), 
    .B1(\rom1.n11_adj_352 ), .A1(\rom1.n14_adj_336 ), .D0(\rom1.n14_adj_336 ), 
    .C0(\rom1.n15_adj_338 ), .B0(\rom1.n4019 ), .A0(\rom1.n11_adj_339 ), 
    .F0(\rom1.n4023 ), .F1(\rom1.n4027 ));
  rom1_SLICE_154 \rom1.SLICE_154 ( .D1(\rom1.n11_adj_339 ), .C1(\rom1.n4019 ), 
    .B1(\rom1.n14_adj_336 ), .A1(\rom1.n15_adj_338 ), .D0(\rom1.n4017 ), 
    .C0(\rom1.n11_adj_340 ), .A0(\rom1.n14_adj_336 ), .F0(\rom1.n4019 ), 
    .F1(\rom1.n129 ));
  rom1_SLICE_155 \rom1.SLICE_155 ( .D1(\rom_addr[2] ), .C1(\rom1.n9 ), 
    .B1(\rom_addr[3] ), .A1(\rom1.n14_adj_336 ), .D0(\rom_addr[0] ), 
    .C0(\rom_addr[1] ), .F0(\rom1.n9 ), .F1(\rom1.n15_adj_338 ));
  rom1_SLICE_156 \rom1.SLICE_156 ( .D1(\rom1.n183 ), .C1(\rom1.n4117 ), 
    .B1(\rom1.n4111 ), .A1(\rom1.n186 ), .D0(\rom1.n14_adj_342 ), 
    .C0(\rom1.n4330 ), .A0(\rom1.n11 ), .F0(\rom1.n4117 ), .F1(\rom1.n2785 ));
  rom1_SLICE_157 \rom1.SLICE_157 ( .D1(\rom1.n11_adj_352 ), .C1(\rom1.n4330 ), 
    .B1(\rom1.n14_adj_342 ), .A1(\rom1.n11 ), .D0(\rom1.n11_adj_339 ), 
    .C0(\rom1.n4326 ), .B0(\rom1.n15 ), .A0(\rom1.n14_adj_342 ), 
    .F0(\rom1.n4330 ), .F1(\rom1.n4334 ));
  rom1_SLICE_158 \rom1.SLICE_158 ( .D1(\rom1.n159 ), .C1(\rom1.n4115 ), 
    .B1(\rom1.n4051 ), .A1(\rom1.n15_adj_349 ), .D0(\rom1.n11_adj_339 ), 
    .C0(\rom1.n14_adj_342 ), .B0(\rom1.n4326 ), .A0(\rom1.n15 ), 
    .F0(\rom1.n4115 ), .F1(\rom1.n6_adj_374 ));
  rom1_SLICE_159 \rom1.SLICE_159 ( .D1(\rom1.n9 ), .C1(\rom1.n14_adj_342 ), 
    .B1(\rom_addr[2] ), .A1(\rom_addr[3] ), .D0(\rom_addr[4] ), 
    .C0(\rom_addr[6] ), .B0(\rom_addr[5] ), .A0(\rom_addr[7] ), 
    .F0(\rom1.n14_adj_342 ), .F1(\rom1.n15 ));
  rom1_SLICE_160 \rom1.SLICE_160 ( .D1(\rom1.n11_adj_340 ), 
    .C1(\rom1.rom_dout_6__N_44 ), .B1(\rom1.n4324 ), .A1(\rom1.n14_adj_342 ), 
    .D0(\rom1.n14_adj_343 ), .C0(\rom1.n4322 ), .B0(\rom1.n4178 ), 
    .F0(\rom1.rom_dout_6__N_44 ), .F1(\rom1.n4140 ));
  rom1_SLICE_161 \rom1.SLICE_161 ( .D1(\rom1.n11_adj_345 ), 
    .C1(\rom1.n15_adj_344 ), .B1(\rom1.n14_adj_343 ), .A1(\rom1.n4318 ), 
    .D0(\rom1.n9 ), .C0(\rom1.n14_adj_343 ), .B0(\rom_addr[2] ), 
    .A0(\rom_addr[3] ), .F0(\rom1.n15_adj_344 ), .F1(\rom1.n4322 ));
  rom1_SLICE_162 \rom1.SLICE_162 ( .D1(\rom1.n165 ), .C1(\rom1.n23 ), 
    .B1(\rom1.n4318 ), .A1(\rom1.n15_adj_344 ), .D0(\rom1.n11_adj_345 ), 
    .C0(\rom1.n4318 ), .B0(\rom1.n15_adj_344 ), .A0(\rom1.n14_adj_343 ), 
    .F0(\rom1.n4107 ), .F1(\rom1.n2842 ));
  rom1_SLICE_164 \rom1.SLICE_164 ( .D1(\rom1.n153 ), .C1(\rom1.n4101 ), 
    .B1(\rom1.n225 ), .A1(\rom1.n147 ), .D0(\rom1.n4314 ), 
    .B0(\rom1.n11_adj_346 ), .A0(\rom1.n14_adj_343 ), .F0(\rom1.n4101 ), 
    .F1(\rom1.n2818 ));
  rom1_SLICE_165 \rom1.SLICE_165 ( .D1(\rom1.n11_adj_398 ), .C1(\rom1.n4314 ), 
    .B1(\rom1.n11_adj_346 ), .A1(\rom1.n14_adj_343 ), .D0(\rom1.n14_adj_343 ), 
    .C0(\rom1.n4312 ), .B0(\rom1.n9_adj_350 ), .A0(\rom1.n10_adj_351 ), 
    .F0(\rom1.n4314 ), .F1(\rom1.n4103 ));
  rom1_SLICE_166 \rom1.SLICE_166 ( .D1(\rom1.n11_adj_353 ), .C1(\rom1.n4089 ), 
    .B1(\rom1.n11_adj_352 ), .A1(\rom1.n14_adj_343 ), .D0(\rom1.n14_adj_343 ), 
    .C0(\rom1.n4087 ), .B0(\rom1.n11 ), .F0(\rom1.n4089 ), .F1(\rom1.n4093 ));
  rom1_SLICE_167 \rom1.SLICE_167 ( .DI1(\rom1.rom_dout_7__N_41 ), 
    .D1(\rom1.n17 ), .C1(\rom1.n8 ), .B1(\rom1.n213 ), .A1(\rom1.n22_adj_397 ), 
    .D0(\rom1.n11_adj_355 ), .C0(\rom1.n234 ), .B0(\rom1.n4093 ), 
    .A0(\rom1.n14_adj_343 ), .LSR(\rom1.rom_dout_7__N_42 ), .CLK(test_clk_c), 
    .Q1(\rom_dout[7] ), .F0(\rom1.n8 ), .F1(\rom1.rom_dout_7__N_41 ));
  rom1_SLICE_168 \rom1.SLICE_168 ( .D1(\rom1.n4023 ), .C1(\rom1.n234 ), 
    .B1(\rom1.n14_adj_336 ), .A1(\rom1.n11 ), .D0(\rom1.n11_adj_353 ), 
    .C0(\rom1.n4089 ), .B0(\rom1.n11_adj_352 ), .A0(\rom1.n14_adj_343 ), 
    .F0(\rom1.n234 ), .F1(\rom1.n2773 ));
  rom1_SLICE_169 \rom1.SLICE_169 ( .D1(\rom1.n4081 ), .C1(\rom1.n11_adj_340 ), 
    .B1(\rom1.n14_adj_343 ), .D0(\rom1.n4081 ), .C0(\rom1.n14_adj_343 ), 
    .B0(\rom1.n11_adj_340 ), .A0(\rom1.n234 ), .F0(\rom1.n6_adj_411 ), 
    .F1(\rom1.rom_dout_15__N_26 ));
  rom1_SLICE_171 \rom1.SLICE_171 ( .D1(\rom1.n6433 ), .C1(\rom1.n6_adj_410 ), 
    .B1(\rom1.n2842 ), .A1(\rom1.n2737 ), .D0(\rom1.n228 ), .C0(\rom1.n4089 ), 
    .B0(\rom1.n11_adj_352 ), .A0(\rom1.n14_adj_343 ), .F0(\rom1.n6_adj_410 ), 
    .F1(\rom1.n15_adj_413 ));
  rom1_SLICE_172 \rom1.SLICE_172 ( .D1(\rom1.n2770 ), .C1(\rom1.n228 ), 
    .B1(\rom1.n2737 ), .A1(\rom1.n2818 ), .D0(\rom1.n4087 ), 
    .C0(\rom1.n14_adj_343 ), .A0(\rom1.n11 ), .F0(\rom1.n228 ), 
    .F1(\rom1.n14_adj_403 ));
  rom1_SLICE_173 \rom1.SLICE_173 ( .D1(\rom1.n11_adj_339 ), 
    .C1(\rom1.n15_adj_347 ), .B1(\rom1.n4083 ), .A1(\rom1.n14_adj_343 ), 
    .D0(\rom1.n9 ), .C0(\rom_addr[2] ), .B0(\rom1.n14_adj_343 ), 
    .A0(\rom_addr[3] ), .F0(\rom1.n15_adj_347 ), .F1(\rom1.n4087 ));
  rom1_SLICE_175 \rom1.SLICE_175 ( .D1(\rom1.n4083 ), .C1(\rom1.n10 ), 
    .B1(\rom1.n9 ), .A1(\rom1.n14_adj_343 ), .D0(\rom_addr[2] ), 
    .C0(\rom_addr[3] ), .F0(\rom1.n10 ), .F1(\rom1.n222 ));
  rom1_SLICE_176 \rom1.SLICE_176 ( .D1(\rom1.n2821 ), .C1(\rom1.n16 ), 
    .B1(\rom1.n19_adj_359 ), .A1(\rom1.n26 ), .D0(\rom1.n14 ), 
    .C0(\rom1.n6427 ), .B0(\rom1.n11_adj_355 ), .A0(\rom1.n4290 ), 
    .F0(\rom1.n16 ), .F1(\rom1.n22 ));
  rom1_SLICE_178 \rom1.SLICE_178 ( .D1(\rom1.n14_adj_348 ), .C1(\rom1.n4079 ), 
    .A1(\rom1.n4178 ), .D0(\rom1.n11_adj_345 ), .C0(\rom1.n4075 ), 
    .B0(\rom1.n15_adj_334 ), .A0(\rom1.n14_adj_348 ), .F0(\rom1.n4079 ), 
    .F1(\rom1.n4081 ));
  rom1_SLICE_180 \rom1.SLICE_180 ( .D1(\rom1.n14_adj_348 ), .C1(\rom1.n4049 ), 
    .B1(\rom1.n11_adj_340 ), .D0(\rom1.n11_adj_345 ), .C0(\rom1.n4045 ), 
    .B0(\rom1.n4178 ), .A0(\rom1.n14_adj_336 ), .F0(\rom1.n4049 ), 
    .F1(\rom1.n4051 ));
  rom1_SLICE_181 \rom1.SLICE_181 ( .D1(\rom1.n4051 ), .C1(\rom1.n15_adj_349 ), 
    .B1(\rom1.n11_adj_339 ), .A1(\rom1.n14_adj_348 ), .D0(\rom1.n14_adj_348 ), 
    .C0(\rom1.n9 ), .B0(\rom_addr[2] ), .A0(\rom_addr[3] ), 
    .F0(\rom1.n15_adj_349 ), .F1(\rom1.n4055 ));
  rom1_SLICE_182 \rom1.SLICE_182 ( .D1(\rom1.n11_adj_355 ), .C1(\rom1.n4059 ), 
    .B1(\rom1.n11_adj_353 ), .A1(\rom1.n14_adj_348 ), .D0(\rom1.n11_adj_352 ), 
    .C0(\rom1.n4055 ), .B0(\rom1.n14_adj_348 ), .A0(\rom1.n11 ), 
    .F0(\rom1.n4059 ), .F1(\rom1.n4063 ));
  rom1_SLICE_183 \rom1.SLICE_183 ( .D1(\rom1.n4330 ), .C1(\rom1.n186 ), 
    .B1(\rom1.n14_adj_342 ), .A1(\rom1.n11 ), .D0(\rom1.n10_adj_382 ), 
    .C0(\rom1.n4059 ), .B0(\rom1.n14_adj_348 ), .A0(\rom1.n9 ), 
    .F0(\rom1.n186 ), .F1(\rom1.n2776 ));
  rom1_SLICE_184 \rom1.SLICE_184 ( .D1(\rom1.n4055 ), .C1(\rom1.n11 ), 
    .B1(\rom1.n14_adj_348 ), .A1(\rom1.n11_adj_352 ), .D0(\rom_addr[0] ), 
    .C0(\rom_addr[2] ), .B0(\rom_addr[1] ), .A0(\rom_addr[3] ), 
    .F0(\rom1.n11 ), .F1(\rom1.n183 ));
  rom1_SLICE_185 \rom1.SLICE_185 ( .D1(\rom1.n2845 ), .C1(\rom1.n2782 ), 
    .B1(\rom1.n159 ), .A1(\rom1.n2719 ), .D0(\rom1.n4073 ), 
    .C0(\rom1.n11_adj_398 ), .B0(\rom1.n183 ), .A0(\rom1.n14_adj_348 ), 
    .F0(\rom1.n2782 ), .F1(\rom1.n14_adj_381 ));
  rom1_SLICE_186 \rom1.SLICE_186 ( .D1(\rom1.n4055 ), .C1(\rom1.n177 ), 
    .B1(\rom1.n14_adj_348 ), .A1(\rom1.n11 ), .D0(\rom1.n4051 ), 
    .C0(\rom1.n15_adj_349 ), .B0(\rom1.n11_adj_339 ), .A0(\rom1.n14_adj_348 ), 
    .F0(\rom1.n177 ), .F1(\rom1.n7 ));
  rom1_SLICE_188 \rom1.SLICE_188 ( .D1(\rom1.n4178 ), .C1(\rom1.n4047 ), 
    .B1(\rom1.n129 ), .A1(\rom1.n14_adj_336 ), .D0(\rom1.n4045 ), 
    .C0(\rom1.n11_adj_345 ), .B0(\rom1.n14_adj_336 ), .F0(\rom1.n4047 ), 
    .F1(\rom1.n2758 ));
  rom1_SLICE_191 \rom1.SLICE_191 ( .D1(\rom1.n4063 ), .C1(\rom1.n11_adj_400 ), 
    .B1(\rom1.n11_adj_366 ), .A1(\rom1.n14_adj_348 ), .D0(\rom_addr[2] ), 
    .C0(\rom_addr[0] ), .B0(\rom_addr[3] ), .A0(\rom_addr[1] ), 
    .F0(\rom1.n11_adj_400 ), .F1(\rom1.n195 ));
  rom1_SLICE_192 \rom1.SLICE_192 ( .D1(\rom1.n2758 ), .C1(\rom1.n213 ), 
    .B1(\rom1.n144 ), .A1(\rom1.n2818 ), .D0(\rom1.n14_adj_348 ), 
    .C0(\rom1.n11_adj_345 ), .B0(\rom1.n4075 ), .A0(\rom1.n15_adj_334 ), 
    .F0(\rom1.n213 ), .F1(\rom1.n20 ));
  rom1_SLICE_193 \rom1.SLICE_193 ( .D1(\rom1.n4075 ), .C1(\rom1.n15_adj_334 ), 
    .B1(\rom1.n4326 ), .A1(\rom1.n15 ), .D0(\rom1.n14_adj_348 ), 
    .C0(\rom1.n9 ), .B0(\rom_addr[2] ), .A0(\rom_addr[3] ), 
    .F0(\rom1.n15_adj_334 ), .F1(\rom1.n6 ));
  rom1_SLICE_194 \rom1.SLICE_194 ( .D1(\rom1.n4069 ), 
    .C1(\rom1.rom_dout_8__N_40 ), .B1(\rom1.n15_adj_372 ), .A1(\rom1.n183 ), 
    .D0(\rom1.n4073 ), .C0(\rom1.n11_adj_398 ), .A0(\rom1.n14_adj_348 ), 
    .F0(\rom1.rom_dout_8__N_40 ), .F1(\rom1.n9_adj_404 ));
  rom1_SLICE_195 \rom1.SLICE_195 ( .D1(\rom1.n11_adj_398 ), .C1(\rom1.n4073 ), 
    .B1(\rom1.n14_adj_348 ), .D0(\rom1.n11_adj_346 ), .C0(\rom1.n15_adj_372 ), 
    .B0(\rom1.n4069 ), .A0(\rom1.n14_adj_348 ), .F0(\rom1.n4073 ), 
    .F1(\rom1.n4075 ));
  rom1_SLICE_196 \rom1.SLICE_196 ( .D1(\rom1.n4111 ), .C1(\rom1.n204 ), 
    .B1(\rom1.n6424 ), .A1(\rom1.n2743 ), .D0(\rom1.n4069 ), 
    .C0(\rom1.n15_adj_372 ), .B0(\rom1.n14_adj_348 ), .A0(\rom1.n11_adj_346 ), 
    .F0(\rom1.n204 ), .F1(\rom1.n15_adj_341 ));
  rom1_SLICE_197 \rom1.SLICE_197 ( .D1(\rom1.n14_adj_348 ), 
    .C1(\rom1.n10_adj_351 ), .B1(\rom_addr[1] ), .A1(\rom_addr[0] ), 
    .D0(\rom_addr[2] ), .C0(\rom_addr[3] ), .F0(\rom1.n10_adj_351 ), 
    .F1(\rom1.n15_adj_372 ));
  rom1_SLICE_199 \rom1.SLICE_199 ( .D1(\rom1.n15_adj_372 ), .C1(\rom1.n4069 ), 
    .B1(\rom1.n14_adj_348 ), .A1(\rom1.n11_adj_346 ), .D0(\rom1.n11_adj_366 ), 
    .C0(\rom1.n14_adj_348 ), .B0(\rom1.n4065 ), .A0(\rom1.n11_adj_405 ), 
    .F0(\rom1.n4069 ), .F1(\rom1.n11_adj_362 ));
  rom1_SLICE_200 \rom1.SLICE_200 ( .D1(\rom1.n6608 ), .C1(\rom1.n4174 ), 
    .B1(\rom1.n4318 ), .A1(\rom1.n14_adj_343 ), .D0(\rom_addr[2] ), 
    .C0(\rom_addr[3] ), .F0(\rom1.n4174 ), .F1(\rom1.n7_adj_392 ));
  rom1_SLICE_201 \rom1.SLICE_201 ( .D0(\rom1.n14_adj_343 ), 
    .C0(\rom1.n7_adj_392 ), .B0(\rom1.n4178 ), .A0(\rom1.n4322 ), 
    .F0(\rom1.n4248 ));
  rom1_SLICE_202 \rom1.SLICE_202 ( .D1(\rom1.n5809 ), .C1(\rom1.n4125 ), 
    .B1(\rom1.n99 ), .D0(\rom1.n11_adj_400 ), .C0(\rom1.n15_adj_373 ), 
    .B0(\rom1.n4336 ), .A0(\rom1.n14_adj_342 ), .F0(\rom1.n4125 ), 
    .F1(\rom1.n2791 ));
  rom1_SLICE_203 \rom1.SLICE_203 ( .D1(\rom1.n14_adj_342 ), 
    .C1(\rom1.n10_adj_382 ), .B1(\rom_addr[0] ), .A1(\rom_addr[1] ), 
    .D0(\rom_addr[2] ), .C0(\rom_addr[3] ), .F0(\rom1.n10_adj_382 ), 
    .F1(\rom1.n15_adj_373 ));
  rom1_SLICE_204 \rom1.SLICE_204 ( .D1(\rom1.n11_adj_366 ), .C1(\rom1.n4340 ), 
    .B1(\rom1.n14_adj_342 ), .D0(\rom1.n11_adj_400 ), .C0(\rom1.n15_adj_373 ), 
    .B0(\rom1.n4336 ), .A0(\rom1.n14_adj_342 ), .F0(\rom1.n4340 ), 
    .F1(\rom1.rom_dout_0__N_56 ));
  rom1_SLICE_205 \rom1.SLICE_205 ( .D1(\rom1.n10_adj_382 ), .C1(\rom1.n4336 ), 
    .B1(\rom1.n14_adj_342 ), .A1(\rom_addr[1] ), .D0(\rom1.n11_adj_353 ), 
    .C0(\rom1.n4334 ), .A0(\rom1.n14_adj_342 ), .F0(\rom1.n4336 ), 
    .F1(\rom1.n6405 ));
  rom1_SLICE_207 \rom1.SLICE_207 ( .D1(\rom1.n4033 ), .C1(\rom1.n11_adj_366 ), 
    .A1(\rom1.n14_adj_336 ), .D0(\rom_addr[1] ), .C0(\rom_addr[0] ), 
    .B0(\rom_addr[3] ), .A0(\rom_addr[2] ), .F0(\rom1.n11_adj_366 ), 
    .F1(\rom1.n147 ));
  rom1_SLICE_208 \rom1.SLICE_208 ( .D1(\rom1.n10_adj_351 ), .C1(\rom1.n4037 ), 
    .B1(\rom1.n9_adj_350 ), .A1(\rom1.n14_adj_336 ), .D0(\rom1.n14_adj_336 ), 
    .C0(\rom1.n4033 ), .B0(\rom1.n11_adj_366 ), .A0(\rom1.n11_adj_405 ), 
    .F0(\rom1.n4037 ), .F1(\rom1.n4039 ));
  rom1_SLICE_209 \rom1.SLICE_209 ( .D1(\rom1.n4043 ), .C1(\rom1.n9 ), 
    .B1(\rom1.n4174 ), .A1(\rom1.n14_adj_336 ), .D0(\rom1.n14_adj_336 ), 
    .C0(\rom1.n10_adj_351 ), .B0(\rom1.n9_adj_350 ), .A0(\rom1.n4037 ), 
    .F0(\rom1.n153 ), .F1(\rom1.n162 ));
  rom1_SLICE_210 \rom1.SLICE_210 ( .D1(\rom1.n9 ), .C1(\rom1.n4043 ), 
    .B1(\rom1.n14_adj_336 ), .A1(\rom1.n4174 ), .D0(\rom1.n11_adj_398 ), 
    .C0(\rom1.n4039 ), .B0(\rom1.n11_adj_346 ), .A0(\rom1.n14_adj_336 ), 
    .F0(\rom1.n4043 ), .F1(\rom1.n4045 ));
  rom1_SLICE_214 \rom1.SLICE_214 ( .D1(\rom1.n222 ), .C1(\rom1.n6562 ), 
    .B1(\rom1.n15_adj_334 ), .A1(\rom1.n4075 ), .D0(\rom1.n11_adj_366 ), 
    .C0(\rom1.n6405 ), .B0(\rom1.n14_adj_342 ), .A0(\rom1.n4340 ), 
    .F0(\rom1.n6562 ), .F1(\rom1.n2731 ));
  rom1_SLICE_216 \rom1.SLICE_216 ( .D1(\rom1.n4_adj_384 ), 
    .C1(\rom1.rom_dout_7__N_42 ), .B1(\rom1.n195 ), .A1(\rom1.n14 ), 
    .D0(\rom1.n4298 ), .C0(\rom1.n10_adj_351 ), .B0(\rom1.n9_adj_350 ), 
    .A0(\rom1.n14 ), .F0(\rom1.rom_dout_7__N_42 ), .F1(\rom1.n2719 ));
  rom1_SLICE_218 \rom1.SLICE_218 ( .D1(\rom1.n4312 ), .C1(\rom1.n9_adj_350 ), 
    .B1(\rom1.n14_adj_343 ), .A1(\rom1.n10_adj_351 ), .D0(\rom_addr[0] ), 
    .B0(\rom_addr[1] ), .F0(\rom1.n9_adj_350 ), .F1(\rom1.n4099 ));
  rom1_SLICE_219 \rom1.SLICE_219 ( .D1(\rom1.n11_adj_405 ), .C1(\rom1.n4266 ), 
    .B1(\rom1.n11_adj_366 ), .A1(\rom1.n14_adj_343 ), .D0(\rom1.n11_adj_400 ), 
    .C0(\rom1.n4093 ), .B0(\rom1.n14_adj_343 ), .A0(\rom1.n11_adj_355 ), 
    .F0(\rom1.n4266 ), .F1(\rom1.n4312 ));
  rom1_SLICE_220 \rom1.SLICE_220 ( .D1(\rom1.n120 ), .C1(\rom1.n4097 ), 
    .B1(\rom1.n4019 ), .A1(\rom1.n15_adj_338 ), .D0(\rom1.n11_adj_405 ), 
    .C0(\rom1.n4266 ), .B0(\rom1.n14_adj_343 ), .A0(\rom1.n11_adj_366 ), 
    .F0(\rom1.n4097 ), .F1(\rom1.n2788 ));
  rom1_SLICE_222 \rom1.SLICE_222 ( .D1(\rom1.n198 ), .C1(\rom1.n4121 ), 
    .B1(\rom1.n195 ), .D0(\rom1.n4334 ), .C0(\rom1.n11_adj_353 ), 
    .B0(\rom1.n14_adj_342 ), .F0(\rom1.n4121 ), .F1(\rom1.n2779 ));
  rom1_SLICE_225 \rom1.SLICE_225 ( .D1(\rom1.n4306 ), .C1(\rom1.n138 ), 
    .B1(\rom1.n11_adj_345 ), .A1(\rom1.n14 ), .D0(\rom1.n4027 ), 
    .C0(\rom1.n10_adj_382 ), .B0(\rom1.n14_adj_336 ), .A0(\rom1.n9 ), 
    .F0(\rom1.n138 ), .F1(\rom1.n2848 ));
  SCCB1_SLICE_226 \SCCB1.SLICE_226 ( .D1(\SCCB1.FSM_state[1]_2 ), 
    .C1(\SCCB1.n63 ), .B1(\FSM_state_adj_415[0] ), 
    .A1(\SCCB1.FSM_return_state[0] ), .D0(\SCCB1.n49 ), .C0(\SCCB1.n58 ), 
    .B0(\SCCB1.n50 ), .A0(\SCCB1.n62 ), .F0(\SCCB1.n63 ), .F1(\SCCB1.n6744 ));
  SCCB1_SLICE_227 \SCCB1.SLICE_227 ( .D1(\SCCB1.byte_counter[1] ), 
    .C1(\SCCB1.FSM_state[3] ), .B1(\SCCB1.FSM_state[1]_2 ), 
    .A1(\SCCB1.byte_counter[0] ), .D0(\SCCB1.n6747 ), .C0(\SCCB1.n6744 ), 
    .B0(\SCCB1.FSM_state[3] ), .A0(\SCCB1.FSM_state[1]_2 ), .F0(\SCCB1.n3804 ), 
    .F1(\SCCB1.n6784 ));
  SCCB1_SLICE_228 \SCCB1.SLICE_228 ( .D1(SCCB_ready), .C1(n5234), .B1(n1038), 
    .A1(\rom_dout[0] ), .C0(SCCB_ready), .B0(n5804), .A0(n8), .F0(n5234), 
    .F1(n5235));
  config_1_SLICE_230 \config_1.SLICE_230 ( .D1(\config_1.timer[16] ), 
    .C1(\config_1.timer[21] ), .B1(\config_1.timer[8] ), 
    .A1(\config_1.timer[11] ), .D0(\config_1.timer[9] ), 
    .C0(\config_1.timer[12] ), .F0(\config_1.n38 ), .F1(\config_1.n50 ));
  config_1_SLICE_231 \config_1.SLICE_231 ( .D1(\config_1.timer[26] ), 
    .C1(\config_1.n52 ), .B1(\config_1.timer[25] ), .A1(\config_1.n38 ), 
    .D0(\config_1.timer[17] ), .C0(\config_1.timer[1] ), 
    .B0(\config_1.timer[4] ), .A0(\config_1.timer[24] ), .F0(\config_1.n52 ), 
    .F1(\config_1.n58 ));
  config_1_SLICE_232 \config_1.SLICE_232 ( .D0(\config_1.timer[29] ), 
    .C0(\config_1.timer[3] ), .B0(\config_1.timer[13] ), 
    .A0(\config_1.timer[31] ), .F0(\config_1.n56 ));
  config_1_SLICE_233 \config_1.SLICE_233 ( .D1(\config_1.n55 ), 
    .C1(\config_1.n53 ), .B1(\config_1.n54 ), .A1(\config_1.n56 ), 
    .D0(\config_1.timer[27] ), .C0(\config_1.timer[7] ), 
    .B0(\config_1.timer[30] ), .A0(\config_1.timer[14] ), .F0(\config_1.n53 ), 
    .F1(\config_1.n62 ));
  config_1_SLICE_234 \config_1.SLICE_234 ( .DI1(\rom1.rom_dout_9__N_37 ), 
    .D1(\rom1.n12 ), .C1(\rom1.n4125 ), .B1(\rom1.n18 ), 
    .A1(\rom1.n19_adj_358 ), .D0(\rom_dout[9] ), .C0(\rom_dout[14] ), 
    .B0(\rom_dout[5] ), .A0(\rom_dout[6] ), .LSR(\rom1.rom_dout_6__N_44 ), 
    .CLK(test_clk_c), .Q1(\rom_dout[9] ), .F0(\config_1.n20 ), 
    .F1(\rom1.rom_dout_9__N_37 ));
  config_1_SLICE_235 \config_1.SLICE_235 ( .D1(SCCB_ready), .C1(n1038), 
    .B1(\FSM_state[1] ), .A1(\FSM_state[0] ), .D0(\config_1.n21 ), 
    .C0(\config_1.n19 ), .B0(\config_1.n20 ), .A0(n8), .F0(n1038), 
    .F1(FSM_state_1__N_74));
  config_1_SLICE_236 \config_1.SLICE_236 ( .DI1(\rom1.rom_dout_8__N_39 ), 
    .D1(\rom1.n21 ), .C1(\rom1.n19_adj_354 ), .B1(\rom1.n20 ), 
    .D0(\rom_dout[10] ), .C0(\rom_dout[8] ), .B0(\rom_dout[12] ), 
    .A0(\rom_dout[4] ), .LSR(\rom1.rom_dout_8__N_40 ), .CLK(test_clk_c), 
    .Q1(\rom_dout[8] ), .F0(\config_1.n19 ), .F1(\rom1.rom_dout_8__N_39 ));
  config_1_SLICE_237 \config_1.SLICE_237 ( .D1(\config_1.n19 ), 
    .C1(\config_1.n21 ), .B1(\config_1.n20 ), .D0(\rom_dout[11] ), 
    .C0(\rom_dout[15] ), .B0(\rom_dout[13] ), .A0(\rom_dout[7] ), 
    .F0(\config_1.n21 ), .F1(n5804));
  config_1_SLICE_241 \config_1.SLICE_241 ( .D1(SCCB_ready), 
    .C1(\config_1.n1692 ), .B1(\config_1.n7 ), .A1(n5804), .D0(\FSM_state[0] ), 
    .C0(\FSM_state[1] ), .F0(\config_1.n1692 ), 
    .F1(\config_1.SCCB_data_0__N_72 ));
  rom1_SLICE_242 \rom1.SLICE_242 ( .D1(\rom1.n4_adj_335 ), .C1(\rom1.n4 ), 
    .B1(\rom1.n14 ), .D0(\rom1.n4290 ), .C0(\rom1.n11_adj_400 ), 
    .B0(\rom1.n11_adj_355 ), .F0(\rom1.n4 ), .F1(\rom1.n19 ));
  rom1_SLICE_244 \rom1.SLICE_244 ( .D0(\rom1.n4121 ), .C0(\rom1.n6 ), 
    .B0(\rom1.n4340 ), .A0(\rom1.rom_dout_8__N_40 ), .F0(\rom1.n2824 ));
  rom1_SLICE_248 \rom1.SLICE_248 ( .D0(\rom1.n2764 ), .C0(\rom1.n2776 ), 
    .B0(\rom1.n2788 ), .F0(\rom1.n14_adj_337 ));
  rom1_SLICE_251 \rom1.SLICE_251 ( .D1(\rom1.n4324 ), .C1(\rom1.n11_adj_340 ), 
    .A1(\rom1.n14_adj_342 ), .D0(\rom_addr[0] ), .C0(\rom_addr[3] ), 
    .B0(\rom_addr[2] ), .A0(\rom_addr[1] ), .F0(\rom1.n11_adj_340 ), 
    .F1(\rom1.n4111 ));
  rom1_SLICE_252 \rom1.SLICE_252 ( .D1(\rom1.n171 ), .C1(\rom1.n123 ), 
    .B1(\rom1.n204 ), .A1(\rom1.rom_dout_15__N_26 ), .D0(\rom1.n11_adj_340 ), 
    .C0(\rom1.n4017 ), .B0(\rom1.n14_adj_336 ), .F0(\rom1.n123 ), 
    .F1(\rom1.n12_adj_406 ));
  rom1_SLICE_253 \rom1.SLICE_253 ( .D1(\rom1.n111 ), .C1(\rom1.n2752 ), 
    .D0(\rom1.n177 ), .C0(\rom1.n19 ), .B0(\rom1.n180 ), .A0(\rom1.n123 ), 
    .F0(\rom1.n2752 ), .F1(\rom1.n10_adj_380 ));
  rom1_SLICE_255 \rom1.SLICE_255 ( .D1(\rom1.n2722 ), .C1(\rom1.n2833 ), 
    .B1(\rom1.n2761 ), .A1(\rom1.n237 ), .D0(\rom1.n4326 ), .C0(\rom1.n216 ), 
    .B0(\rom1.n15 ), .A0(\rom1.n4111 ), .F0(\rom1.n2833 ), 
    .F1(\rom1.n14_adj_389 ));
  rom1_SLICE_256 \rom1.SLICE_256 ( .D1(\rom1.n14_adj_342 ), .C1(\rom1.n4324 ), 
    .A1(\rom1.n11_adj_340 ), .D0(\rom1.n4178 ), .C0(\rom1.n4322 ), 
    .A0(\rom1.n14_adj_343 ), .F0(\rom1.n4324 ), .F1(\rom1.n4326 ));
  rom1_SLICE_259 \rom1.SLICE_259 ( .D1(\rom1.n4248 ), .C1(\rom1.n4113 ), 
    .B1(\rom1.n2830 ), .A1(\rom1.n4151 ), .D0(\rom1.n4324 ), 
    .C0(\rom1.n14_adj_342 ), .B0(\rom1.n11_adj_340 ), .A0(\rom1.n15 ), 
    .F0(\rom1.n4113 ), .F1(\rom1.n20_adj_375 ));
  rom1_SLICE_261 \rom1.SLICE_261 ( .D1(\rom1.n2800 ), .C1(\rom1.n78 ), 
    .B1(\rom1.n2839 ), .A1(\rom1.n22_adj_371 ), .D0(\rom1.n9 ), 
    .C0(\rom1.n10 ), .B0(\rom1.n11_adj_340 ), .A0(\rom1.n14 ), .F0(\rom1.n78 ), 
    .F1(\rom1.n21_adj_387 ));
  rom1_SLICE_265 \rom1.SLICE_265 ( .D1(\rom1.n11_adj_398 ), .C1(\rom1.n4300 ), 
    .B1(\rom1.n11_adj_346 ), .D0(\rom1.n10_adj_351 ), .C0(\rom1.n4298 ), 
    .B0(\rom_addr[0] ), .A0(\rom_addr[1] ), .F0(\rom1.n4300 ), 
    .F1(\rom1.n4304 ));
  rom1_SLICE_267 \rom1.SLICE_267 ( .D1(\rom1.n4017 ), .C1(\rom1.n120 ), 
    .B1(\rom1.n11_adj_340 ), .A1(\rom1.n14_adj_336 ), .D0(\rom1.n14 ), 
    .C0(\rom1.n11_adj_345 ), .B0(\rom1.n4178 ), .A0(\rom1.n4306 ), 
    .F0(\rom1.n120 ), .F1(\rom1.n23 ));
  rom1_SLICE_268 \rom1.SLICE_268 ( .D1(\rom1.rom_dout_7__N_42 ), 
    .C1(\rom1.n2794 ), .B1(\rom1.n4097 ), .A1(\rom1.n4103 ), 
    .D0(\rom1.n15_adj_338 ), .C0(\rom1.n4111 ), .B0(\rom1.n4019 ), 
    .F0(\rom1.n2794 ), .F1(\rom1.n2725 ));
  rom1_SLICE_270 \rom1.SLICE_270 ( .D1(\rom1.n15_adj_338 ), .C1(\rom1.n135 ), 
    .B1(\rom1.n4019 ), .D0(\rom1.n11_adj_352 ), .C0(\rom1.n4023 ), 
    .B0(\rom1.n14_adj_336 ), .A0(\rom1.n11 ), .F0(\rom1.n135 ), 
    .F1(\rom1.n30 ));
  rom1_SLICE_273 \rom1.SLICE_273 ( .D1(\rom1.rom_dout_4__N_48 ), 
    .C1(\rom1.n144 ), .B1(\rom1.n4119 ), .D0(\rom1.n4029 ), 
    .C0(\rom1.n11_adj_355 ), .B0(\rom1.n11_adj_400 ), .A0(\rom1.n14_adj_336 ), 
    .F0(\rom1.n144 ), .F1(\rom1.n2797 ));
  rom1_SLICE_274 \rom1.SLICE_274 ( .D1(\rom1.n2767 ), .C1(\rom1.n2716 ), 
    .B1(\rom1.rom_dout_15__N_26 ), .A1(\rom1.n2725 ), .D0(\rom1.n4336 ), 
    .C0(\rom1.n6_adj_374 ), .B0(\rom1.n15_adj_373 ), .A0(\rom1.n2803 ), 
    .F0(\rom1.n2716 ), .F1(\rom1.n19_adj_354 ));
  rom1_SLICE_275 \rom1.SLICE_275 ( .D1(\rom1.n4107 ), .C1(\rom1.n15_adj_356 ), 
    .B1(\rom1.n4093 ), .A1(\rom1.n180 ), .D0(\rom1.n11_adj_355 ), 
    .B0(\rom1.n14_adj_343 ), .F0(\rom1.n15_adj_356 ), .F1(\rom1.n2767 ));
  rom1_SLICE_277 \rom1.SLICE_277 ( .D1(\rom1.n14_adj_343 ), 
    .C1(\rom1.n11_adj_355 ), .A1(\rom1.n4093 ), .D0(\rom_addr[0] ), 
    .C0(\rom_addr[3] ), .B0(\rom_addr[2] ), .A0(\rom_addr[1] ), 
    .F0(\rom1.n11_adj_355 ), .F1(\rom1.n237 ));
  rom1_SLICE_278 \rom1.SLICE_278 ( .D1(\rom1.n225 ), .C1(\rom1.n228 ), 
    .B1(\rom1.n4117 ), .A1(\rom1.n4119 ), .D0(\rom1.n4119 ), .C0(\rom1.n2848 ), 
    .B0(\rom1.n231 ), .A0(\rom1.n2806 ), .F0(\rom1.n21 ), .F1(\rom1.n2800 ));
  rom1_SLICE_280 \rom1.SLICE_280 ( .D1(\rom1.n2719 ), .C1(\rom1.n2755 ), 
    .B1(\rom1.n2797 ), .A1(\rom1.n4103 ), .D0(\rom1.n129 ), .C0(\rom1.n150 ), 
    .B0(\rom1.n147 ), .F0(\rom1.n2755 ), .F1(\rom1.n18 ));
  rom1_SLICE_282 \rom1.SLICE_282 ( .D1(\rom1.n30_adj_357 ), .C1(\rom1.n2851 ), 
    .B1(\rom1.n2785 ), .A1(\rom1.n153 ), .D0(\rom1.n192 ), .C0(\rom1.n189 ), 
    .B0(\rom1.n204 ), .A0(\rom1.rom_dout_8__N_40 ), .F0(\rom1.n2851 ), 
    .F1(\rom1.n19_adj_358 ));
  rom1_SLICE_285 \rom1.SLICE_285 ( .D1(\rom1.n4033 ), .C1(\rom1.n11_adj_405 ), 
    .B1(\rom1.n11_adj_366 ), .A1(\rom1.n14_adj_336 ), .D0(\rom_addr[2] ), 
    .C0(\rom_addr[0] ), .B0(\rom_addr[1] ), .A0(\rom_addr[3] ), 
    .F0(\rom1.n11_adj_405 ), .F1(\rom1.n150 ));
  rom1_SLICE_288 \rom1.SLICE_288 ( .D0(\rom1.n4140 ), .C0(\rom1.n2788 ), 
    .B0(\rom1.n231 ), .A0(\rom1.n2755 ), .F0(\rom1.n19_adj_359 ));
  rom1_SLICE_289 \rom1.SLICE_289 ( .D1(\rom1.n4087 ), .C1(\rom1.n14_adj_343 ), 
    .B1(\rom1.n11 ), .A1(\rom1.n11_adj_352 ), .D0(\rom_addr[7] ), 
    .C0(\rom_addr[6] ), .B0(\rom_addr[5] ), .A0(\rom_addr[4] ), 
    .F0(\rom1.n14_adj_343 ), .F1(\rom1.n231 ));
  rom1_SLICE_290 \rom1.SLICE_290 ( .D1(\rom1.n4079 ), .C1(\rom1.n4178 ), 
    .B1(\rom1.n14_adj_348 ), .D0(\rom_addr[0] ), .C0(\rom_addr[3] ), 
    .B0(\rom_addr[2] ), .A0(\rom_addr[1] ), .F0(\rom1.n4178 ), 
    .F1(\rom1.n216 ));
  rom1_SLICE_293 \rom1.SLICE_293 ( .D0(\rom1.n7_adj_392 ), 
    .C0(\rom1.n11_adj_362 ), .B0(\rom1.n102 ), .A0(\rom1.rom_dout_7__N_42 ), 
    .F0(\rom1.n2821 ));
  rom1_SLICE_294 \rom1.SLICE_294 ( .D1(\rom1.n4047 ), .C1(\rom1.n171 ), 
    .B1(\rom1.n14_adj_336 ), .A1(\rom1.n4178 ), .D0(\rom1.n4049 ), 
    .C0(\rom1.n14_adj_348 ), .B0(\rom1.n11_adj_340 ), .F0(\rom1.n171 ), 
    .F1(\rom1.n22_adj_371 ));
  rom1_SLICE_295 \rom1.SLICE_295 ( .D1(\rom1.n2746 ), .C1(\rom1.n6433 ), 
    .B1(\rom1.n6417 ), .A1(\rom1.n135 ), .D0(\rom1.n6420 ), .C0(\rom1.n171 ), 
    .B0(\rom1.n11_adj_339 ), .A0(\rom1.n14 ), .F0(\rom1.n6433 ), 
    .F1(\rom1.n12 ));
  rom1_SLICE_297 \rom1.SLICE_297 ( .D1(\rom1.n4340 ), .C1(\rom1.n15_adj_412 ), 
    .B1(\rom1.n180 ), .A1(\rom1.n6_adj_411 ), .D0(\rom1.n11_adj_366 ), 
    .B0(\rom1.n14_adj_342 ), .F0(\rom1.n15_adj_412 ), .F1(\rom1.n2737 ));
  rom1_SLICE_298 \rom1.SLICE_298 ( .D1(\rom1.n6562 ), .C1(\rom1.n30_adj_357 ), 
    .B1(\rom1.n2725 ), .A1(\rom1.n2779 ), .D0(\rom1.n4294 ), 
    .C0(\rom1.n11_adj_366 ), .B0(\rom1.n4_adj_370 ), .A0(\rom1.n14 ), 
    .F0(\rom1.n30_adj_357 ), .F1(\rom1.n20_adj_361 ));
  rom1_SLICE_300 \rom1.SLICE_300 ( .D1(\rom1.n11_adj_362 ), .C1(\rom1.n2743 ), 
    .B1(\rom1.n26 ), .A1(\rom1.n123 ), .D0(\rom1.n4039 ), .C0(\rom1.n147 ), 
    .B0(\rom1.n14_adj_336 ), .A0(\rom1.n11_adj_346 ), .F0(\rom1.n2743 ), 
    .F1(\rom1.n19_adj_363 ));
  rom1_SLICE_302 \rom1.SLICE_302 ( .D0(\rom1.n159 ), .C0(\rom1.n2812 ), 
    .B0(\rom1.n2773 ), .A0(\rom1.n237 ), .F0(\rom1.n21_adj_364 ));
  rom1_SLICE_304 \rom1.SLICE_304 ( .D1(\rom1.n6433 ), .C1(\rom1.n6417 ), 
    .B1(\rom1.n135 ), .D0(\rom1.n6420 ), .C0(\rom1.n4051 ), 
    .B0(\rom1.n15_adj_349 ), .A0(\rom1.n14 ), .F0(\rom1.n6417 ), 
    .F1(\rom1.n2836 ));
  rom1_SLICE_306 \rom1.SLICE_306 ( .D1(\rom1.n186 ), .C1(\rom1.n6_adj_365 ), 
    .B1(\rom1.n4340 ), .A1(\rom1.n111 ), .D0(\rom1.n11 ), .C0(\rom1.n195 ), 
    .B0(\rom1.n14 ), .F0(\rom1.n6_adj_365 ), .F1(\rom1.n2806 ));
  rom1_SLICE_308 \rom1.SLICE_308 ( .D1(\rom1.n4266 ), .C1(\rom1.n15_adj_367 ), 
    .B1(\rom1.n19_adj_368 ), .A1(\rom1.n132 ), .D0(\rom1.n11_adj_366 ), 
    .C0(\rom1.n14_adj_343 ), .F0(\rom1.n15_adj_367 ), .F1(\rom1.n26_adj_369 ));
  rom1_SLICE_311 \rom1.SLICE_311 ( .D1(\rom1.n4300 ), .C1(\rom1.n11_adj_346 ), 
    .B1(\rom1.rom_dout_4__N_48 ), .A1(\rom1.n14 ), .D0(\rom1.n14 ), 
    .C0(\rom1.n4300 ), .B0(\rom1.n11_adj_346 ), .A0(\rom1.n11_adj_398 ), 
    .F0(\rom1.n111 ), .F1(\rom1.n7_adj_407 ));
  rom1_SLICE_313 \rom1.SLICE_313 ( .D1(\rom1.n11_adj_400 ), 
    .C1(\rom1.n14_adj_348 ), .B1(\rom1.n4063 ), .D0(\rom_addr[4] ), 
    .C0(\rom_addr[6] ), .B0(\rom_addr[5] ), .A0(\rom_addr[7] ), 
    .F0(\rom1.n14_adj_348 ), .F1(\rom1.n192 ));
  rom1_SLICE_314 \rom1.SLICE_314 ( .D0(\rom1.n2830 ), .C0(\rom1.n2836 ), 
    .B0(\rom1.n2806 ), .A0(\rom1.n2761 ), .F0(\rom1.n28 ));
  rom1_SLICE_315 \rom1.SLICE_315 ( .D1(\rom1.n153 ), .C1(\rom1.n165 ), 
    .B1(\rom1.n156 ), .A1(\rom1.n6427 ), .D0(\rom1.n4045 ), 
    .C0(\rom1.n11_adj_345 ), .B0(\rom1.n14_adj_336 ), .F0(\rom1.n165 ), 
    .F1(\rom1.n2830 ));
  rom1_SLICE_317 \rom1.SLICE_317 ( .D0(\rom1.n4099 ), .C0(\rom1.n2815 ), 
    .B0(\rom1.n129 ), .F0(\rom1.n19_adj_368 ));
  rom1_SLICE_318 \rom1.SLICE_318 ( .D1(\rom1.n2812 ), .C1(\rom1.n99 ), 
    .B1(\rom1.n180 ), .A1(\rom1.n2794 ), .D0(\rom1.n4294 ), 
    .C0(\rom1.n11_adj_366 ), .A0(\rom1.n14 ), .F0(\rom1.n99 ), .F1(\rom1.n27 ));
  rom1_SLICE_320 \rom1.SLICE_320 ( .D0(\rom1.n31 ), .C0(\rom1.n23 ), 
    .B0(\rom1.n183 ), .A0(\rom1.n177 ), .F0(\rom1.n25 ));
  rom1_SLICE_325 \rom1.SLICE_325 ( .D1(\rom1.n4039 ), .C1(\rom1.n14_adj_336 ), 
    .B1(\rom1.n11_adj_398 ), .A1(\rom1.n11_adj_346 ), .D0(\rom_addr[7] ), 
    .C0(\rom_addr[6] ), .B0(\rom_addr[5] ), .A0(\rom_addr[4] ), 
    .F0(\rom1.n14_adj_336 ), .F1(\rom1.n159 ));
  rom1_SLICE_326 \rom1.SLICE_326 ( .D1(\rom1.n4047 ), .C1(\rom1.n102 ), 
    .B1(\rom1.n14_adj_336 ), .A1(\rom1.n4178 ), .D0(\rom1.n14 ), 
    .C0(\rom1.n4294 ), .B0(\rom1.n11_adj_366 ), .A0(\rom1.n11_adj_405 ), 
    .F0(\rom1.n102 ), .F1(\rom1.n2761 ));
  rom1_SLICE_328 \rom1.SLICE_328 ( .D1(\rom1.n4_adj_388 ), .C1(\rom1.n2707 ), 
    .B1(\rom1.n204 ), .A1(\rom1.n14 ), .C0(\rom1.n198 ), .B0(\rom1.n4069 ), 
    .A0(\rom1.n15_adj_372 ), .F0(\rom1.n2707 ), .F1(\rom1.n2815 ));
  rom1_SLICE_332 \rom1.SLICE_332 ( .D1(\rom1.n216 ), .C1(\rom1.n6_adj_376 ), 
    .B1(\rom1.rom_dout_15__N_26 ), .A1(\rom1.n4340 ), .D0(\rom1.n228 ), 
    .C0(\rom1.n117 ), .B0(\rom1.n231 ), .F0(\rom1.n6_adj_376 ), 
    .F1(\rom1.n2746 ));
  rom1_SLICE_334 \rom1.SLICE_334 ( .D1(\rom1.n2791 ), .C1(\rom1.n18_adj_378 ), 
    .B1(\rom1.n7 ), .A1(\rom1.n2851 ), .D0(\rom1.n186 ), .C0(\rom1.n183 ), 
    .F0(\rom1.n18_adj_378 ), .F1(\rom1.n21_adj_379 ));
  rom1_SLICE_337 \rom1.SLICE_337 ( .D1(\rom1.n11_adj_405 ), .C1(\rom1.n4294 ), 
    .B1(\rom1.n11_adj_366 ), .D0(\rom1.n11_adj_400 ), .C0(\rom1.n4290 ), 
    .B0(\rom1.n11_adj_355 ), .F0(\rom1.n4294 ), .F1(\rom1.n4298 ));
  rom1_SLICE_340 \rom1.SLICE_340 ( .D0(\rom1.n222 ), .C0(\rom1.n31 ), 
    .B0(\rom1.n2758 ), .A0(\rom1.n210 ), .F0(\rom1.n14_adj_383 ));
  rom1_SLICE_341 \rom1.SLICE_341 ( .D1(\rom1.n198 ), .C1(\rom1.n210 ), 
    .B1(\rom1.n2809 ), .A1(\rom1.n4107 ), .D0(\rom1.n4073 ), 
    .C0(\rom1.n11_adj_398 ), .B0(\rom1.n14_adj_348 ), .A0(\rom1.n15_adj_334 ), 
    .F0(\rom1.n210 ), .F1(\rom1.n15_adj_409 ));
  rom1_SLICE_342 \rom1.SLICE_342 ( .D1(\rom1.n4306 ), .C1(\rom1.n11_adj_345 ), 
    .B1(\rom1.n14 ), .D0(\rom_addr[0] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[3] ), .A0(\rom_addr[1] ), .F0(\rom1.n11_adj_345 ), 
    .F1(\rom1.n117 ));
  rom1_SLICE_343 \rom1.SLICE_343 ( .D1(\rom1.n11_adj_345 ), .C1(\rom1.n4306 ), 
    .B1(\rom1.n4178 ), .A1(\rom1.n14 ), .D0(\rom_addr[2] ), .C0(\rom1.n4304 ), 
    .B0(\rom1.n9 ), .A0(\rom_addr[3] ), .F0(\rom1.n4306 ), .F1(\rom1.n4017 ));
  rom1_SLICE_344 \rom1.SLICE_344 ( .D1(\rom1.n4306 ), .C1(\rom1.n4_adj_384 ), 
    .B1(\rom1.n11_adj_345 ), .A1(\rom1.n14 ), .D0(\rom1.n4304 ), 
    .C0(\rom1.n9 ), .B0(\rom_addr[2] ), .A0(\rom_addr[3] ), 
    .F0(\rom1.n4_adj_384 ), .F1(\rom1.n31 ));
  rom1_SLICE_346 \rom1.SLICE_346 ( .D1(\rom1.n2833 ), .C1(\rom1.n5809 ), 
    .B1(\rom1.n165 ), .A1(\rom1.n4121 ), .D0(\rom1.n4314 ), 
    .C0(\rom1.n11_adj_398 ), .B0(\rom1.n11_adj_346 ), .A0(\rom1.n14_adj_343 ), 
    .F0(\rom1.n5809 ), .F1(\rom1.n20_adj_385 ));
  rom1_SLICE_348 \rom1.SLICE_348 ( .D1(\rom1.n2731 ), .C1(\rom1.n2764 ), 
    .B1(\rom1.n213 ), .A1(\rom1.n189 ), .D0(\rom1.n231 ), .C0(\rom1.n237 ), 
    .A0(\rom1.n234 ), .F0(\rom1.n2764 ), .F1(\rom1.n19_adj_386 ));
  rom1_SLICE_354 \rom1.SLICE_354 ( .D1(\rom1.n4151 ), .C1(\rom1.n2722 ), 
    .A1(\rom1.n10_adj_399 ), .D0(\rom1.n198 ), .C0(\rom1.n4099 ), 
    .B0(\rom1.rom_dout_8__N_40 ), .A0(\rom1.n156 ), .F0(\rom1.n2722 ), 
    .F1(\rom1.n18_adj_360 ));
  rom1_SLICE_355 \rom1.SLICE_355 ( .D1(\rom1.n4039 ), .C1(\rom1.n11_adj_346 ), 
    .B1(\rom1.n14_adj_336 ), .D0(\rom_addr[0] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[3] ), .A0(\rom_addr[1] ), .F0(\rom1.n11_adj_346 ), 
    .F1(\rom1.n156 ));
  rom1_SLICE_356 \rom1.SLICE_356 ( .D0(\rom1.n4099 ), .C0(\rom1.n129 ), 
    .F0(\rom1.n2728 ));
  rom1_SLICE_358 \rom1.SLICE_358 ( .D1(\rom1.n2731 ), .C1(\rom1.n2734 ), 
    .B1(\rom1.n2752 ), .D0(\rom1.n4_adj_388 ), .C0(\rom1.n156 ), 
    .B0(\rom1.n14 ), .A0(\rom1.n4_adj_384 ), .F0(\rom1.n2734 ), 
    .F1(\rom1.n14_adj_393 ));
  rom1_SLICE_363 \rom1.SLICE_363 ( .D1(\rom1.n14_adj_343 ), 
    .C1(\rom1.n11_adj_398 ), .B1(\rom1.n11_adj_346 ), .A1(\rom1.n4314 ), 
    .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), .B0(\rom_addr[3] ), 
    .A0(\rom_addr[0] ), .F0(\rom1.n11_adj_398 ), .F1(\rom1.n4318 ));
  rom1_SLICE_364 \rom1.SLICE_364 ( .D1(\rom1.n2809 ), .C1(\rom1.n15_adj_395 ), 
    .B1(\rom1.n2842 ), .A1(\rom1.n19_adj_396 ), .D0(\rom1.n4_adj_388 ), 
    .C0(\rom1.n30 ), .B0(\rom1.n14 ), .A0(\rom1.n11 ), .F0(\rom1.n15_adj_395 ), 
    .F1(\rom1.n22_adj_397 ));
  rom1_SLICE_366 \rom1.SLICE_366 ( .D1(\rom1.n6405 ), .C1(\rom1.n4163 ), 
    .B1(\rom1.n6417 ), .A1(\rom1.n2776 ), .D0(\rom1.n4334 ), 
    .C0(\rom1.n11_adj_353 ), .B0(\rom1.n4119 ), .A0(\rom1.n14_adj_342 ), 
    .F0(\rom1.n4163 ), .F1(\rom1.n19_adj_396 ));
  rom1_SLICE_368 \rom1.SLICE_368 ( .D1(\rom1.n2746 ), .C1(\rom1.n14 ), 
    .A1(\rom1.n4 ), .D0(\rom_addr[4] ), .C0(\rom_addr[6] ), .B0(\rom_addr[5] ), 
    .A0(\rom_addr[7] ), .F0(\rom1.n14 ), .F1(\rom1.n17 ));
  rom1_SLICE_375 \rom1.SLICE_375 ( .D1(\rom1.rom_dout_7__N_42 ), 
    .C1(\rom1.n10_adj_399 ), .B1(\rom1.n2845 ), .A1(\rom1.n4140 ), 
    .D0(\rom1.n14_adj_343 ), .C0(\rom1.n225 ), .B0(\rom1.n11 ), 
    .A0(\rom1.n4087 ), .F0(\rom1.n10_adj_399 ), .F1(\rom1.n15_adj_402 ));
  rom1_SLICE_376 \rom1.SLICE_376 ( .DI1(\rom1.rom_dout_15__N_25 ), 
    .D1(\rom1.n21_adj_387 ), .C1(\rom1.n19_adj_386 ), .B1(\rom1.n20_adj_385 ), 
    .D0(\rom1.n117 ), .C0(\rom1.n186 ), .B0(\rom1.n192 ), .A0(\rom1.n120 ), 
    .LSR(\rom1.rom_dout_15__N_26 ), .CLK(test_clk_c), .Q1(\rom_dout[15] ), 
    .F0(\rom1.n2845 ), .F1(\rom1.rom_dout_15__N_25 ));
  rom1_SLICE_378 \rom1.SLICE_378 ( .D1(\rom1.n2734 ), .C1(\rom1.n2803 ), 
    .A1(\rom1.n2767 ), .D0(\rom1.n4069 ), .C0(\rom1.n15_adj_372 ), 
    .B0(\rom1.n4_adj_335 ), .A0(\rom1.n14 ), .F0(\rom1.n2803 ), 
    .F1(\rom1.n14_adj_401 ));
  rom1_SLICE_384 \rom1.SLICE_384 ( .D1(\rom1.n7_adj_407 ), .C1(\rom1.n6430 ), 
    .B1(\rom1.n2848 ), .A1(\rom1.n4115 ), .D0(\rom1.rom_dout_7__N_42 ), 
    .C0(\rom1.n4103 ), .F0(\rom1.n6430 ), .F1(\rom1.n2770 ));
  rom1_SLICE_388 \rom1.SLICE_388 ( .D1(\rom1.n4_adj_384 ), .C1(\rom1.n2740 ), 
    .B1(\rom1.n14 ), .D0(\rom1.n177 ), .C0(\rom1.n12_adj_406 ), 
    .B0(\rom1.n153 ), .A0(\rom1.n228 ), .F0(\rom1.n2740 ), 
    .F1(\rom1.n10_adj_390 ));
  SCCB1_SLICE_392 \SCCB1.SLICE_392 ( .D1(\SCCB1.FSM_state[3] ), 
    .C1(\SCCB1.n6392 ), .B1(SCCB_start), .D0(\SCCB1.FSM_state[1]_2 ), 
    .C0(\FSM_state_adj_415[2] ), .B0(\FSM_state_adj_415[0] ), 
    .F0(\SCCB1.n6392 ), .F1(\SCCB1.FSM_state_0__N_174 ));
  SCCB1_SLICE_394 \SCCB1.SLICE_394 ( .D1(\FSM_state_adj_415[0] ), 
    .C1(\SCCB1.n80 ), .D0(\SCCB1.byte_index[1]_2 ), 
    .C0(\SCCB1.byte_index[3]_2 ), .B0(\byte_index[0] ), 
    .A0(\SCCB1.byte_index[2]_2 ), .F0(\SCCB1.n80 ), .F1(\SCCB1.n6747 ));
  SCCB1_SLICE_396 \SCCB1.SLICE_396 ( .D1(\SCCB1.timer_31__N_183[6] ), 
    .C1(\SCCB1.n10 ), .B1(\SCCB1.n63 ), .A1(\FSM_state_adj_415[2] ), 
    .D0(\SCCB1.FSM_state[1]_2 ), .C0(\FSM_state_adj_415[0] ), .F0(\SCCB1.n10 ), 
    .F1(\SCCB1.n14_adj_333 ));
  SCCB1_SLICE_398 \SCCB1.SLICE_398 ( .D0(\SCCB1.timer[12] ), 
    .C0(\SCCB1.timer[9] ), .F0(\SCCB1.n38 ));
  SCCB1_SLICE_399 \SCCB1.SLICE_399 ( .D1(\SCCB1.timer[26] ), .C1(\SCCB1.n52 ), 
    .B1(\SCCB1.n38 ), .A1(\SCCB1.timer[25] ), .D0(\SCCB1.timer[4] ), 
    .C0(\SCCB1.timer[24] ), .B0(\SCCB1.timer[17] ), .A0(\SCCB1.timer[1] ), 
    .F0(\SCCB1.n52 ), .F1(\SCCB1.n58 ));
  SCCB1_SLICE_400 \SCCB1.SLICE_400 ( .DI1(\SCCB1.timer_3__N_266 ), 
    .D1(\SCCB1.timer_31__N_183[3] ), .C1(\SCCB1.n10 ), .B1(\SCCB1.n63 ), 
    .A1(\FSM_state_adj_415[2] ), .D0(\SCCB1.timer[31] ), .C0(\SCCB1.timer[3] ), 
    .B0(\SCCB1.timer[29] ), .A0(\SCCB1.timer[13] ), 
    .CE(\SCCB1.timer_2__N_270 ), .LSR(\SCCB1.timer_3__N_268 ), 
    .CLK(test_clk_c), .Q1(\SCCB1.timer[3] ), .F0(\SCCB1.n56 ), 
    .F1(\SCCB1.timer_3__N_266 ));
  SCCB1_SLICE_401 \SCCB1.SLICE_401 ( .D1(\SCCB1.n56 ), .C1(\SCCB1.n53 ), 
    .B1(\SCCB1.n55 ), .A1(\SCCB1.n54 ), .D0(\SCCB1.timer[14] ), 
    .C0(\SCCB1.timer[7] ), .B0(\SCCB1.timer[27] ), .A0(\SCCB1.timer[30] ), 
    .F0(\SCCB1.n53 ), .F1(\SCCB1.n62 ));
  SCCB1_SLICE_402 \SCCB1.SLICE_402 ( .D1(\SCCB1.timer[6] ), 
    .C1(\SCCB1.timer[22] ), .B1(\SCCB1.timer[5] ), .A1(\SCCB1.timer[19] ), 
    .D0(\SCCB1.timer[21] ), .C0(\SCCB1.timer[16] ), .B0(\SCCB1.timer[8] ), 
    .A0(\SCCB1.timer[11] ), .F0(\SCCB1.n50 ), .F1(\SCCB1.n54 ));
  SCCB1_SLICE_404 \SCCB1.SLICE_404 ( .D1(\SCCB1.FSM_state_2__N_170 ), 
    .C1(\SCCB1.n75 ), .B1(\SCCB1.FSM_state[3] ), .A1(\FSM_state_adj_415[0] ), 
    .D0(\SCCB1.FSM_state[1]_2 ), .B0(\FSM_state_adj_415[2] ), .F0(\SCCB1.n75 ), 
    .F1(\SCCB1.timer_3__N_268 ));
  SCCB1_SLICE_406 \SCCB1.SLICE_406 ( .D1(\FSM_state_adj_415[2] ), 
    .C1(\SCCB1.n6773 ), .B1(\FSM_state_adj_415[0] ), 
    .A1(\SCCB1.FSM_state[1]_2 ), .D0(\SCCB1.FSM_return_state[1] ), 
    .C0(\SCCB1.n63 ), .F0(\SCCB1.n6773 ), .F1(\SCCB1.n6775 ));
  rom1_SLICE_408 \rom1.SLICE_408 ( .D1(\rom_addr[1] ), .C1(\rom_addr[2] ), 
    .B1(\rom_addr[3] ), .D0(\rom_addr[0] ), .C0(\rom_addr[3] ), 
    .B0(\rom_addr[2] ), .A0(\rom_addr[1] ), .F0(\rom1.n11_adj_339 ), 
    .F1(\rom1.n6420 ));
  SCCB1_SLICE_410 \SCCB1.SLICE_410 ( .DI1(\SCCB1.FSM_state_1__N_171[1] ), 
    .D1(\SCCB1.n6775 ), .C1(\SCCB1.FSM_state[1]_2 ), .B1(\SCCB1.FSM_state[3] ), 
    .A1(\FSM_state_adj_415[0] ), .D0(\SCCB1.FSM_state[1]_2 ), 
    .C0(\SCCB1.FSM_state[3] ), .B0(\FSM_state_adj_415[0] ), 
    .A0(\FSM_state_adj_415[2] ), .CE(\SCCB1.FSM_state_0__N_174 ), 
    .CLK(test_clk_c), .Q1(\SCCB1.FSM_state[1]_2 ), 
    .F0(\SCCB1.SCCB_SIOC_oe_N_327 ), .F1(\SCCB1.FSM_state_1__N_171[1] ));
  SCCB1_SLICE_411 \SCCB1.SLICE_411 ( .D1(\SCCB1.FSM_state[1]_2 ), 
    .C1(\SCCB1.FSM_state[3] ), .B1(\FSM_state_adj_415[2] ), 
    .A1(\FSM_state_adj_415[0] ), .D0(\SCCB1.FSM_state[3] ), 
    .C0(\SCCB1.FSM_state[1]_2 ), .B0(\FSM_state_adj_415[0] ), 
    .A0(\FSM_state_adj_415[2] ), .F0(\SCCB1.tx_byte_0__N_312 ), 
    .F1(\SCCB1.FSM_return_state_1__N_181 ));
  SCCB1_SLICE_413 \SCCB1.SLICE_413 ( .D1(\SCCB1.FSM_state[1]_2 ), 
    .C1(\SCCB1.FSM_state[3] ), .B1(\FSM_state_adj_415[2] ), 
    .A1(\FSM_state_adj_415[0] ), .D0(\SCCB1.FSM_state[3] ), 
    .C0(\SCCB1.FSM_state[1]_2 ), .B0(\FSM_state_adj_415[0] ), 
    .A0(\FSM_state_adj_415[2] ), .F0(\SCCB1.SCCB_ready_N_326 ), 
    .F1(\SCCB1.byte_counter_0__N_295 ));
  SCCB1_SLICE_414 \SCCB1.SLICE_414 ( .DI1(\SCCB1.FSM_state_3__N_167 ), 
    .D1(\SCCB1.n6735 ), .C1(\SCCB1.n12 ), .B1(\SCCB1.FSM_state[3] ), 
    .A1(\FSM_state_adj_415[0] ), .D0(\FSM_state_adj_415[0] ), 
    .C0(\SCCB1.FSM_state[3] ), .B0(\SCCB1.FSM_state[1]_2 ), 
    .A0(\FSM_state_adj_415[2] ), .CE(\SCCB1.FSM_state_2__N_170 ), 
    .CLK(test_clk_c), .Q1(\SCCB1.FSM_state[3] ), 
    .F0(\SCCB1.SCCB_SIOD_oe_N_330 ), .F1(\SCCB1.FSM_state_3__N_167 ));
  SCCB1_SLICE_417 \SCCB1.SLICE_417 ( .DI1(\SCCB1.SCCB_ready_N_325 ), 
    .D1(SCCB_start), .D0(\FSM_state[1] ), .C0(SCCB_ready), .B0(\FSM_state[0] ), 
    .A0(n1038), .CE(\SCCB1.SCCB_ready_N_326 ), .CLK(test_clk_c), 
    .Q1(SCCB_ready), .F0(FSM_state_0__N_77), .F1(\SCCB1.SCCB_ready_N_325 ));
  SCCB1_SLICE_418 \SCCB1.SLICE_418 ( .D1(\SCCB1.FSM_state[3] ), 
    .C1(\SCCB1.FSM_state[1]_2 ), .B1(\FSM_state_adj_415[0] ), 
    .A1(\FSM_state_adj_415[2] ), .D0(\SCCB1.FSM_state[1]_2 ), 
    .C0(\SCCB1.FSM_state[3] ), .B0(\FSM_state_adj_415[2] ), 
    .A0(\FSM_state_adj_415[0] ), .F0(\SCCB1.byte_index_1__N_320 ), 
    .F1(\SCCB1.timer_0__N_275 ));
  SCCB1_SLICE_419 \SCCB1.SLICE_419 ( .DI1(\SCCB1.FSM_state_1__N_171[0] ), 
    .D1(\FSM_state_adj_415[2] ), .C1(\FSM_state_adj_415[0] ), 
    .B1(\SCCB1.FSM_state[3] ), .A1(\SCCB1.n3804 ), .D0(\SCCB1.FSM_state[1]_2 ), 
    .C0(\SCCB1.FSM_state[3] ), .B0(\FSM_state_adj_415[0] ), 
    .A0(\FSM_state_adj_415[2] ), .CE(\SCCB1.FSM_state_0__N_174 ), 
    .CLK(test_clk_c), .Q1(\FSM_state_adj_415[0] ), 
    .F0(\SCCB1.SCCB_SIOC_oe_N_328 ), .F1(\SCCB1.FSM_state_1__N_171[0] ));
  SCCB1_SLICE_420 \SCCB1.SLICE_420 ( .DI1(byte_index_0__N_322), 
    .D1(\FSM_state_adj_415[2] ), .C1(n2890), .B1(\byte_index[0] ), 
    .A1(\FSM_state_adj_415[0] ), .D0(\SCCB1.FSM_state[1]_2 ), 
    .C0(\SCCB1.FSM_state[3] ), .B0(\FSM_state_adj_415[0] ), 
    .A0(\FSM_state_adj_415[2] ), .CLK(test_clk_c), .Q1(\byte_index[0] ), 
    .F0(n2890), .F1(byte_index_0__N_322));
  SCCB1_SLICE_422 \SCCB1.SLICE_422 ( .DI1(\SCCB1.FSM_state_2__N_169 ), 
    .D1(\SCCB1.FSM_state[3] ), .C1(\SCCB1.n22 ), .B1(\SCCB1.n6738 ), 
    .A1(\FSM_state_adj_415[0] ), .D0(\SCCB1.byte_counter[1] ), 
    .C0(\SCCB1.byte_counter[0] ), .B0(\SCCB1.FSM_state[1]_2 ), 
    .A0(\FSM_state_adj_415[2] ), .CE(\SCCB1.FSM_state_2__N_170 ), 
    .CLK(test_clk_c), .Q1(\FSM_state_adj_415[2] ), .F0(\SCCB1.n22 ), 
    .F1(\SCCB1.FSM_state_2__N_169 ));
  SCCB1_SLICE_424 \SCCB1.SLICE_424 ( .D1(\SCCB1.timer_2__N_270 ), 
    .C1(\SCCB1.n63 ), .B1(\SCCB1.FSM_state[3] ), .A1(\FSM_state_adj_415[2] ), 
    .C0(\SCCB1.timer_2__N_270 ), .B0(\FSM_state_adj_415[2] ), 
    .A0(\SCCB1.FSM_state[3] ), .F0(\SCCB1.timer_2__N_271 ), 
    .F1(\SCCB1.timer_18__N_224 ));
  SCCB1_SLICE_427 \SCCB1.SLICE_427 ( .D0(\SCCB1.timer[23] ), 
    .C0(\SCCB1.timer[20] ), .B0(\SCCB1.timer[15] ), .A0(\SCCB1.timer[10] ), 
    .F0(\SCCB1.n55 ));
  config_1_SLICE_429 \config_1.SLICE_429 ( .D0(\config_1.timer[20] ), 
    .C0(\config_1.timer[15] ), .B0(\config_1.timer[10] ), 
    .A0(\config_1.timer[23] ), .F0(\config_1.n55 ));
  rom1_SLICE_431 \rom1.SLICE_431 ( .D0(\rom1.n2716 ), .C0(\rom1.n22_adj_371 ), 
    .B0(\rom1.n30 ), .A0(\rom1.n2779 ), .F0(\rom1.n19_adj_377 ));
  rom1_SLICE_436 \rom1.SLICE_436 ( .D0(\rom1.n2740 ), .C0(\rom1.n2770 ), 
    .B0(\rom1.n144 ), .F0(\rom1.n14_adj_408 ));
  rom1_SLICE_441 \rom1.SLICE_441 ( .DI1(\rom1.rom_dout_10__N_35 ), 
    .D1(\rom1.n222 ), .C1(\rom1.n18_adj_360 ), .B1(\rom1.n4101 ), 
    .A1(\rom1.n22 ), .C0(\rom1.n4_adj_384 ), .B0(\rom1.n14 ), 
    .LSR(\rom1.rom_dout_0__N_56 ), .CLK(test_clk_c), .Q1(\rom_dout[10] ), 
    .F0(\rom1.n114 ), .F1(\rom1.rom_dout_10__N_35 ));
  config_1_SLICE_444 \config_1.SLICE_444 ( .DI1(\config_1.FSM_state_0__N_76 ), 
    .D1(start_c), .C1(n1038), .B1(\rom_dout[0] ), .A1(\FSM_state[0] ), 
    .D0(n1038), .C0(\rom_dout[0] ), .B0(\FSM_state[1] ), .A0(\FSM_state[0] ), 
    .CE(FSM_state_0__N_77), .CLK(test_clk_c), .Q1(\FSM_state[0] ), 
    .F0(\config_1.n446[17] ), .F1(\config_1.FSM_state_0__N_76 ));
  config_1_SLICE_445 \config_1.SLICE_445 ( 
    .DI1(\config_1.timer_17__N_120[17] ), .D1(\config_1.n63 ), 
    .C1(\config_1.n3056 ), .B1(\config_1.n446[17] ), 
    .A1(\config_1.timer_31__N_78[17] ), .D0(\FSM_state[1] ), 
    .C0(\FSM_state[0] ), .CE(\config_1.timer_0__N_165 ), .CLK(test_clk_c), 
    .Q1(\config_1.timer[17] ), .F0(\config_1.n3056 ), 
    .F1(\config_1.timer_17__N_120[17] ));
  rom1_SLICE_451 \rom1.SLICE_451 ( .D0(\rom_addr[0] ), .C0(\rom_addr[1] ), 
    .F0(\rom1.n6608 ));
  SCCB1_SLICE_452 \SCCB1.SLICE_452 ( .DI1(\SCCB1.tx_byte_7__N_296 ), 
    .D1(\SCCB1.tx_byte[6] ), .C1(\SCCB1.tx_byte_0__N_310[7] ), 
    .A1(\FSM_state_adj_415[2] ), .D0(\SCCB1.byte_counter[1] ), 
    .C0(\SCCB1.latched_address[7] ), .B0(\SCCB1.latched_data[7] ), 
    .A0(\SCCB1.byte_counter[0] ), .CE(\SCCB1.tx_byte_0__N_311 ), 
    .CLK(test_clk_c), .Q1(\SCCB1.tx_byte[7] ), 
    .F0(\SCCB1.tx_byte_0__N_310[7] ), .F1(\SCCB1.tx_byte_7__N_296 ));
  SCCB1_SLICE_453 \SCCB1.SLICE_453 ( .D1(\FSM_state_adj_415[2] ), 
    .C1(\SCCB1.FSM_state[1]_2 ), .D0(\SCCB1.FSM_state[1]_2 ), 
    .C0(\SCCB1.FSM_state[3] ), .B0(\FSM_state_adj_415[2] ), .F0(\SCCB1.n6596 ), 
    .F1(\SCCB1.n12 ));
  SCCB1_SLICE_454 \SCCB1.SLICE_454 ( .D1(\SCCB1.byte_counter[1] ), 
    .C1(\SCCB1.latched_address[4] ), .B1(\SCCB1.latched_data[4] ), 
    .A1(\SCCB1.byte_counter[0] ), .D0(\SCCB1.byte_counter[0] ), 
    .C0(\SCCB1.byte_counter[1] ), .B0(\SCCB1.latched_data[5] ), 
    .A0(\SCCB1.latched_address[5] ), .F0(\SCCB1.tx_byte_0__N_310[5] ), 
    .F1(\SCCB1.tx_byte_0__N_310[4] ));
  SCCB1_SLICE_455 \SCCB1.SLICE_455 ( 
    .DI1(\SCCB1.FSM_return_state_3__N_175[3] ), .D1(\SCCB1.FSM_state[1]_2 ), 
    .C1(\SCCB1.FSM_state[3] ), .B1(\FSM_state_adj_415[0] ), 
    .A1(\FSM_state_adj_415[2] ), .D0(\SCCB1.FSM_return_state[3] ), 
    .C0(\SCCB1.n63 ), .B0(\FSM_state_adj_415[2] ), 
    .CE(\SCCB1.FSM_return_state_1__N_181 ), .CLK(test_clk_c), 
    .Q1(\SCCB1.FSM_return_state[3] ), .F0(\SCCB1.n6735 ), 
    .F1(\SCCB1.FSM_return_state_3__N_175[3] ));
  SCCB1_SLICE_457 \SCCB1.SLICE_457 ( .DI1(\SCCB1.FSM_return_state_0__N_182 ), 
    .D1(\SCCB1.n6596 ), .C1(\SCCB1.n3297 ), .B1(\SCCB1.FSM_return_state[0] ), 
    .A1(\FSM_state_adj_415[0] ), .C0(\SCCB1.FSM_state[3] ), 
    .A0(\FSM_state_adj_415[2] ), .CLK(test_clk_c), 
    .Q1(\SCCB1.FSM_return_state[0] ), .F0(\SCCB1.n3297 ), 
    .F1(\SCCB1.FSM_return_state_0__N_182 ));
  SCCB1_SLICE_458 \SCCB1.SLICE_458 ( .D1(\SCCB1.byte_counter[1] ), 
    .C1(\SCCB1.latched_address[2] ), .B1(\SCCB1.latched_data[2] ), 
    .A1(\SCCB1.byte_counter[0] ), .D0(\SCCB1.byte_counter[0] ), 
    .C0(\SCCB1.byte_counter[1] ), .B0(\SCCB1.latched_data[3] ), 
    .A0(\SCCB1.latched_address[3] ), .F0(\SCCB1.tx_byte_0__N_310[3] ), 
    .F1(\SCCB1.tx_byte_0__N_310[2] ));
  SCCB1_SLICE_461 \SCCB1.SLICE_461 ( .DI1(\SCCB1.FSM_return_state_2__N_177 ), 
    .D1(\SCCB1.FSM_state[1]_2 ), .B1(\FSM_state_adj_415[2] ), 
    .D0(\SCCB1.FSM_return_state[2] ), .C0(\SCCB1.n63 ), 
    .A0(\FSM_state_adj_415[2] ), .CE(\SCCB1.FSM_return_state_1__N_181 ), 
    .LSR(\SCCB1.FSM_return_state_2__N_179 ), .CLK(test_clk_c), 
    .Q1(\SCCB1.FSM_return_state[2] ), .F0(\SCCB1.n6738 ), 
    .F1(\SCCB1.FSM_return_state_2__N_177 ));
  SCCB1_SLICE_462 \SCCB1.SLICE_462 ( .D1(\SCCB1.byte_counter[1] ), 
    .C1(\SCCB1.latched_address[6] ), .B1(\SCCB1.latched_data[6] ), 
    .A1(\SCCB1.byte_counter[0] ), .D0(\SCCB1.byte_counter[0] ), 
    .C0(\SCCB1.byte_counter[1] ), .B0(\SCCB1.latched_data[1] ), 
    .A0(\SCCB1.latched_address[1] ), .F0(\SCCB1.tx_byte_0__N_310[1] ), 
    .F1(\SCCB1.tx_byte_0__N_310[6] ));
  SCCB1_SLICE_463 \SCCB1.SLICE_463 ( .D1(\SCCB1.n63 ), 
    .C1(\FSM_state_adj_415[2] ), .D0(\SCCB1.timer_31__N_183[1] ), 
    .C0(\SCCB1.n10 ), .B0(\FSM_state_adj_415[2] ), .A0(\SCCB1.n63 ), 
    .F0(\SCCB1.n14 ), .F1(\SCCB1.n3223 ));
  SCCB1_SLICE_465 \SCCB1.SLICE_465 ( .D1(\SCCB1.FSM_state[3] ), 
    .C1(\FSM_state_adj_415[2] ), .D0(\FSM_state_adj_415[2] ), 
    .C0(\SCCB1.FSM_state[3] ), .A0(\FSM_state_adj_415[0] ), 
    .F0(\SCCB1.byte_index_1__N_321 ), .F1(\SCCB1.FSM_return_state_2__N_179 ));
  SLICE_466 SLICE_466( .F0(VCC_net));
  config_1_SLICE_467 \config_1.SLICE_467 ( .D1(start_c), .C1(\FSM_state[1] ), 
    .B1(\FSM_state[0] ), .D0(\FSM_state[1] ), .C0(\FSM_state[0] ), 
    .F0(\config_1.rom_addr_0__N_24 ), .F1(\config_1.test_clk_c_enable_1 ));
  config_1_SLICE_468 \config_1.SLICE_468 ( .D0(\FSM_state[1] ), 
    .F0(\config_1.rom_addr_0__N_23 ));
  config_1_SLICE_469 \config_1.SLICE_469 ( .D0(\FSM_state[0] ), 
    .F0(\config_1.FSM_state_1__N_75 ));
  config_1_SLICE_472 \config_1.SLICE_472 ( 
    .DI1(\config_1.timer_19__N_114[19] ), .D1(\config_1.timer_31__N_78[19] ), 
    .C1(\config_1.n63 ), .D0(\config_1.timer[19] ), .C0(\config_1.timer[6] ), 
    .B0(\config_1.timer[22] ), .A0(\config_1.timer[5] ), 
    .CE(\config_1.timer_0__N_165 ), .LSR(\config_1.timer_19__N_116 ), 
    .CLK(test_clk_c), .Q1(\config_1.timer[19] ), .F0(\config_1.n54 ), 
    .F1(\config_1.timer_19__N_114[19] ));
  config_1_SLICE_473 \config_1.SLICE_473 ( .D0(\config_1.timer[0] ), 
    .C0(\config_1.timer[2] ), .B0(\config_1.timer[28] ), 
    .A0(\config_1.timer[18] ), .F0(\config_1.n49 ));
  SLICE_481 SLICE_481( .F0(GND_net));
  SCCB1_SLICE_482 \SCCB1.SLICE_482 ( .DI1(SCCB_start_N_324), .D1(SCCB_start), 
    .C1(n5234), .B1(\FSM_state[1] ), .A1(\FSM_state[0] ), .D0(\SCCB1.n6392 ), 
    .C0(\SCCB1.FSM_state[3] ), .A0(SCCB_start), .CLK(test_clk_c), 
    .Q1(SCCB_start), .F0(\SCCB1.latched_data_0__N_291 ), .F1(SCCB_start_N_324));
  SCCB1_SLICE_483 \SCCB1.SLICE_483 ( .DI1(\SCCB1.SCCB_SIOD_oe_N_329 ), 
    .D1(\SCCB1.FSM_state[1]_2 ), .C1(\SCCB1.n6788 ), .B1(\SCCB1.FSM_state[3] ), 
    .A1(\FSM_state_adj_415[2] ), .D0(\SCCB1.n80 ), .C0(\SCCB1.tx_byte[7] ), 
    .CE(\SCCB1.SCCB_SIOD_oe_N_330 ), .CLK(test_clk_c), .Q1(SCCB_SIOD_oe), 
    .F0(\SCCB1.n6788 ), .F1(\SCCB1.SCCB_SIOD_oe_N_329 ));
  SCCB1_SLICE_484 \SCCB1.SLICE_484 ( .DI1(\SCCB1.timer_6__N_258[6] ), 
    .D1(\SCCB1.n14_adj_333 ), .C1(\SCCB1.n7 ), .B1(\SCCB1.FSM_state[3] ), 
    .D0(\SCCB1.FSM_state[1]_2 ), .C0(\FSM_state_adj_415[0] ), 
    .B0(\FSM_state_adj_415[2] ), .CE(\SCCB1.timer_0__N_275 ), .CLK(test_clk_c), 
    .Q1(\SCCB1.timer[6] ), .F0(\SCCB1.n7 ), .F1(\SCCB1.timer_6__N_258[6] ));
  SCCB1_SLICE_487 \SCCB1.SLICE_487 ( .DI1(\SCCB1.timer_2__N_269 ), 
    .D1(\SCCB1.timer_31__N_183[2] ), .B1(\SCCB1.n63 ), .D0(\SCCB1.timer[2] ), 
    .C0(\SCCB1.timer[28] ), .B0(\SCCB1.timer[18] ), .A0(\SCCB1.timer[0] ), 
    .CE(\SCCB1.timer_2__N_270 ), .LSR(\SCCB1.timer_2__N_271 ), 
    .CLK(test_clk_c), .Q1(\SCCB1.timer[2] ), .F0(\SCCB1.n49 ), 
    .F1(\SCCB1.timer_2__N_269 ));
  SCCB1_SLICE_490 \SCCB1.SLICE_490 ( 
    .DI1(\SCCB1.FSM_return_state_3__N_175[1] ), .D1(\SCCB1.FSM_state[1]_2 ), 
    .C1(\SCCB1.FSM_state[3] ), .B1(\FSM_state_adj_415[0] ), 
    .A1(\FSM_state_adj_415[2] ), .D0(\SCCB1.FSM_state[3] ), 
    .C0(\SCCB1.FSM_state[1]_2 ), .A0(\FSM_state_adj_415[0] ), 
    .CE(\SCCB1.FSM_return_state_1__N_181 ), .CLK(test_clk_c), 
    .Q1(\SCCB1.FSM_return_state[1] ), .F0(\SCCB1.tx_byte_0__N_311 ), 
    .F1(\SCCB1.FSM_return_state_3__N_175[1] ));
  config_1_SLICE_491 \config_1.SLICE_491 ( .DI1(\config_1.FSM_state_1__N_73 ), 
    .D1(\FSM_state[1] ), .C1(\config_1.n63 ), .D0(\config_1.n4 ), .C0(n5234), 
    .B0(\FSM_state[0] ), .A0(\FSM_state[1] ), .CE(FSM_state_1__N_74), 
    .LSR(\config_1.FSM_state_1__N_75 ), .CLK(test_clk_c), .Q1(\FSM_state[1] ), 
    .F0(\config_1.timer_19__N_116 ), .F1(\config_1.FSM_state_1__N_73 ));
  config_1_FSM_state_1__I_0 \config_1.FSM_state_1__I_0 ( .DO0(\FSM_state[1] ), 
    .CE(\config_1.test_clk_c_enable_1 ), .OUTCLK(test_clk_c), .PADDO(done_c));
  cory_pll_lscc_pll_inst_u_PLL_B \cory_pll.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_c), .FEEDBACK(\cory_pll.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\cory_pll.lscc_pll_inst.feedback_w ), 
    .OUTCORE(test_clk_c));
  sioc sioc_I( .PADDT(SCCB_SIOC_oe), .PADDO(GND_net), .sioc(sioc));
  start start_I( .PADDI(start_c), .start(start));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  test_clk test_clk_I( .PADDO(test_clk_c), .test_clk(test_clk));
  done done_I( .PADDO(done_c), .done(done));
  siod siod_I( .PADDT(SCCB_SIOD_oe), .PADDO(GND_net), .siod(siod));
endmodule

module config_1_SLICE_0 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_23 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module config_1_SLICE_1 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_25 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_2 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_27 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_26 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_3 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_28 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_4 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_31 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_30 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_5 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_33 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_6 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_35 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_34 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_7 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/timer_31__I_36 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module config_1_SLICE_8 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/add_289_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/rom_addr_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_9 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/add_289_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/rom_addr_7__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/rom_addr_7__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_10 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/add_289_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/rom_addr_7__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/rom_addr_7__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_11 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/add_289_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/rom_addr_7__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/rom_addr_7__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_12 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/add_289_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/rom_addr_7__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_13 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_33 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_14 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_31 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_15 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_29 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_16 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_17 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_18 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \config_1/timer_31__I_16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_19 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_20 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \config_1/sub_27_add_2_add_5_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_31__I_19 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_21 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \config_1/sub_27_add_2_add_5_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_22 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_56 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_55 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_23 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_58 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_57 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_24 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_25 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_33 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_26 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_31 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_40 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_39 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_27 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_29 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_42 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_41 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_28 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_44 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_43 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_29 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_30 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_46 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_45 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_31 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_60 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_59 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_32 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \SCCB1/sub_21_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_33 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_34 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_48 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_47 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_35 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \SCCB1/sub_21_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_36 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_50 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_49 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_37 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_52 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_51 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_38 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \SCCB1/sub_21_add_2_add_5_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_31__I_54 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \SCCB1/timer_31__I_53 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_41 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_41_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_41_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_43 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_43_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_43_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_4__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_5__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_45 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_45_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_45_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_47 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_47_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_47_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \config_1/rom_dout_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_1__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_48 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_48_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_48_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \config_1/rom_dout_14__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_15__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_50 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40003 SLICE_50_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_50_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_12__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_13__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_52 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_52_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_52_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_10__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_11__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_54 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_54_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_54_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \config_1/rom_dout_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \config_1/rom_dout_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module config_1_SLICE_56 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \config_1/mux_182_i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \config_1/mux_182_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/timer_17__I_29 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_17__I_32 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xC0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_58 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \config_1/mux_182_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40005 \config_1/mux_182_i13_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \config_1/timer_17__I_22 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_17__I_24 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module config_1_SLICE_60 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 \config_1/mux_182_i17_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \config_1/mux_182_i16_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \config_1/timer_17__I_20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_17__I_21 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x8F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_66 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \rom1/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_6__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20009 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module rom1_SLICE_67 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40010 \rom1/i7_4_lut_adj_119 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \rom1/i8_4_lut_adj_184 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_3__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \rom1/rom_dout_2__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_68 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40011 \rom1/i7_4_lut_adj_148 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 \rom1/i8_4_lut_adj_162 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_0__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \rom1/rom_dout_1__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_70 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40013 \rom1/i8_4_lut_adj_124 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \rom1/i8_4_lut_adj_142 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_4__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \rom1/rom_dout_5__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_74 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40014 \rom1/i11_3_lut_adj_105 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \rom1/i7_4_lut_adj_107 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_13__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \rom1/rom_dout_14__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_76 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40016 \rom1/i11_3_lut_adj_89 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \rom1/i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_11__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \rom1/rom_dout_12__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_82 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40018 \SCCB1/i2464_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40019 \SCCB1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/byte_counter_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/byte_counter_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x0908") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_84 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_84_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_84_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_addr_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_addr_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_85 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_85_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_85_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_data_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_data_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_91 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_91_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_91_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_data_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_data_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_93 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_93_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_93_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_data_4__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_data_5__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_95 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40003 SLICE_95_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_95_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_data_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_data_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_98 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_98_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_98_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \SCCB1/SCCB_addr_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_addr_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_100 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_100_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_100_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_addr_4__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_addr_5__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_102 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_102_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_102_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_addr_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/SCCB_addr_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SCCB1_SLICE_106 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40020 \SCCB1/i1261_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \SCCB1/i1220_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/tx_byte_5__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/tx_byte_6__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_108 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40022 \SCCB1/i1312_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \SCCB1/i1300_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/tx_byte_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/tx_byte_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_110 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40024 \SCCB1/i1338_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \SCCB1/i1326_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/tx_byte_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \SCCB1/tx_byte_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_116 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40025 \SCCB1/mux_24_Mux_0_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \SCCB1/mux_24_Mux_1_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/timer_6__I_62 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/timer_6__I_61 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xE4B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_119 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40027 \SCCB1/i3218_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \SCCB1/i3219_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \SCCB1/timer_5__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \SCCB1/timer_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_121 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40029 \SCCB1/mux_24_Mux_8_i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \SCCB1/mux_24_Mux_7_i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/timer_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \SCCB1/timer_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_124 ( input DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40031 \SCCB1/i39_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/byte_index_3__I_64 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_127 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \SCCB1/i5601_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \SCCB1/i2886_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/byte_index_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \SCCB1/byte_index_3__I_63 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_129 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40001 \SCCB1.SLICE_129_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/FSM_state_1__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_130 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, 
    F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40034 \SCCB1/mux_11_Mux_0_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/tx_byte_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_132 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40035 \rom1/i200_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40036 \rom1/i3086_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_133 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40037 \rom1/i6_4_lut_adj_123 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \rom1.reduce_or_303_i15_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_134 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 \rom1/i1_2_lut_adj_79 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \rom1/i3140_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_135 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \rom1/i1_2_lut_3_lut_adj_126 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \rom1.i3172_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x3F33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xC8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_136 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \config_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \config_1/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_137 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40045 \config_1/i2518_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40046 \config_1/i31_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x2AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40047 \rom1/i5368_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \rom1/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x3130") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x000E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_140 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \rom1/i227_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40050 \rom1/i3104_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_141 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 \rom1/i1_2_lut_adj_153 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \rom1/i2_3_lut_4_lut_adj_163 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_142 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 \rom1/i3018_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \rom1/equal_8_i11_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_143 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \rom1/i1_3_lut_adj_95 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \rom1/i1_2_lut_3_lut_4_lut_adj_158 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x00E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_145 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 \rom1/i191_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40058 \rom1/equal_9_i11_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_146 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40059 \rom1/i3054_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \rom1/i3050_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40061 \rom1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \rom1/i143_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_148 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40063 \SCCB1/i1_4_lut_adj_71 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \SCCB1/i5723_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x3F7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_150 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40065 \config_1/i18_4_lut_adj_186 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40066 \config_1/i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_152 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40067 \rom1/i182_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \rom1/i134_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 \rom1/i3048_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40070 \rom1/i3044_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_154 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 \rom1/i131_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40072 \rom1/i3040_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_155 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40073 \rom1.equal_21_i15_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40074 \rom1/equal_9_i9_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_156 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \rom1/i2_3_lut_4_lut_adj_169 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40076 \rom1/i3138_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_157 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 \rom1/i3335_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \rom1/i3331_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_158 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40079 \rom1/i2_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 \rom1/i3136_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFF4F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_159 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40081 \rom1.equal_70_i15_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40082 \rom1/i2_3_lut_4_lut_adj_133 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_160 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40083 \rom1.i3161_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \rom1/i5709_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40085 \rom1/i3323_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40086 \rom1.equal_66_i15_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40087 \rom1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 \rom1/i3128_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_164 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \rom1/i3_4_lut_adj_145 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 \rom1/i3122_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40091 \rom1/i3124_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \rom1/i3315_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40093 \rom1/i3114_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40094 \rom1/i3110_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_167 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40095 \rom1/i11_4_lut_adj_132 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \rom1.reduce_or_295_i8_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \rom1/rom_dout_7__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40097 \rom1/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \rom1/i236_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_169 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 \rom1/i221_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \rom1.i2_2_lut_adj_180 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xABAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_171 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40101 \rom1/i6_4_lut_adj_183 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \rom1.reduce_or_293_i6_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_172 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \rom1/i6_4_lut_adj_147 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 \rom1/i230_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_173 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40105 \rom1/i3108_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40106 \rom1.equal_53_i15_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_175 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40107 \rom1.i224_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \rom1/equal_7_i10_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40109 \rom1/i10_4_lut_adj_85 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \rom1/i4_4_lut_adj_83 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_178 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \rom1/i3102_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \rom1/i3100_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xF050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_180 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40113 \rom1/i3072_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 \rom1.i3070_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xB0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40115 \rom1/i3076_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \rom1.equal_37_i15_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_182 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 \rom1/i3084_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40117 \rom1/i3080_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \rom1.i1_2_lut_adj_127 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 \rom1/i188_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 \rom1/i185_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40121 \rom1/equal_23_i11_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \rom1/i6_4_lut_adj_106 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 \rom1.i1_2_lut_adj_146 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40124 \rom1.reduce_or_297_i7_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \rom1/i179_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 \rom1/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 \rom1/i3068_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xDCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_191 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 \rom1.i197_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 \rom1/equal_11_i11_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_192 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40061 \rom1/i8_4_lut_adj_80 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 \rom1/i215_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \rom1/i1_2_lut_4_lut_adj_185 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40132 \rom1.equal_49_i15_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x4F44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_194 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 \rom1/i1_2_lut_3_lut_4_lut_adj_176 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40134 \rom1/i209_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_195 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40135 \rom1/i3096_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \rom1/i3094_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 \rom1/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \rom1/i206_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_197 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40139 \rom1.equal_46_i15_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40140 \rom1/equal_13_i10_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 \rom1.reduce_or_303_i11_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40142 \rom1/i3090_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x10F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_200 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40143 \rom1/i2_4_lut_adj_143 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \rom1/i3195_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_201 ( input D0, C0, B0, A0, output F0 );

  lut40144 \rom1.i3268_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x0F07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_202 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \rom1/i2_3_lut_adj_168 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \rom1/i3146_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_203 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40147 \rom1.equal_75_i15_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40074 \rom1/equal_11_i10_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_204 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 \rom1/i3343_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \rom1/i3341_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_205 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \rom1/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \rom1/i3337_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_207 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \rom1/i149_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \rom1/equal_12_i11_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_208 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 \rom1/i3060_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40153 \rom1/i3058_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 \rom1/i164_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40155 \rom1/i155_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_210 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40156 \rom1/i3066_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40157 \rom1/i3064_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40158 \rom1.i1_2_lut_3_lut_adj_108 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \rom1/i5366_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_216 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40160 \rom1/i2_3_lut_4_lut_adj_175 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40062 \rom1/i2_3_lut_4_lut_adj_164 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_218 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40161 \rom1/i3120_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \rom1/equal_10_i9_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40163 \rom1/i3313_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40164 \rom1/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_220 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40165 \rom1/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 \rom1/i3118_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xFF4F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_222 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40167 \rom1/i1_2_lut_3_lut_adj_178 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \rom1/i3142_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40169 \rom1.i1_2_lut_adj_151 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40170 \rom1/i140_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40171 \SCCB1/i5557_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40046 \SCCB1/i31_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_227 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40172 \SCCB1/i5587_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40173 \SCCB1/i2824_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x0408") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_228 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40174 \SCCB1/i4232_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40175 \SCCB1/i1_2_lut_3_lut_adj_76 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x7070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_230 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40176 \config_1/i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \config_1/i6_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_231 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40177 \config_1/i26_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 \config_1/i20_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_232 ( input D0, C0, B0, A0, output F0 );

  lut40017 \config_1/i24_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_233 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40179 \config_1/i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 \config_1/i21_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_234 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40180 \rom1/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 \config_1/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_9__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_235 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40182 \SCCB1/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40183 \config_1.i5375_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_236 ( input DI1, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40016 \rom1/i11_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 \config_1/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_8__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_237 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40185 \config_1/i11_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40186 \config_1/i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_241 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40187 \config_1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 \config_1/i726_2_lut_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x7000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_242 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40189 \rom1/i5370_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 \rom1/i1_2_lut_3_lut_adj_170 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_244 ( input D0, C0, B0, A0, output F0 );

  lut40191 \rom1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_248 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40192 \rom1/i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_251 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40193 \rom1/i3132_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \rom1/equal_20_i11_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_252 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40194 \rom1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40195 \rom1/i125_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_253 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \rom1/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40197 \rom1/i2_3_lut_4_lut_adj_165 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_255 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40198 \rom1/i6_4_lut_adj_118 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40199 \rom1.i2_3_lut_adj_116 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_256 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \rom1/i3327_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40201 \rom1/i3325_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \rom1/i8_4_lut_adj_101 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40203 \rom1.i3134_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xABFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40101 \rom1/i9_4_lut_adj_112 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 \rom1.i2_2_lut_adj_136 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_265 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40205 \rom1/i3032_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 \rom1.i3028_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_267 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40169 \rom1.reduce_or_294_i23_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40207 \rom1/i2_3_lut_4_lut_adj_150 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_268 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40208 \rom1/i2_3_lut_4_lut_adj_179 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40209 \rom1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_270 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40210 \rom1/reduce_or_299_i30_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \rom1/i137_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_273 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40212 \rom1/i1_2_lut_3_lut_adj_172 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 \rom1/i146_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_274 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40214 \rom1/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40215 \rom1/i3_4_lut_adj_99 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_275 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40216 \rom1/i2_4_lut_adj_138 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 \rom1/equal_58_i15_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xAEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_277 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40218 \rom1/i239_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40219 \rom1/equal_10_i11_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_278 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40220 \rom1/i1_2_lut_4_lut_adj_173 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40221 \rom1/i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_280 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40222 \rom1/i7_4_lut_adj_81 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40223 \rom1/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_282 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40214 \rom1/i8_4_lut_adj_82 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 \rom1/i3_4_lut_adj_96 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom1_SLICE_285 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40224 \rom1/i152_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40225 \rom1/equal_29_i11_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_288 ( input D0, C0, B0, A0, output F0 );

  lut40226 \rom1/i7_4_lut_adj_84 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_289 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40227 \rom1.i233_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \rom1/i1_2_lut_3_lut_4_lut_adj_137 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_290 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40229 \rom1/i218_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40230 \rom1/i3199_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_293 ( input D0, C0, B0, A0, output F0 );

  lut40231 \rom1/i3_4_lut_adj_121 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_294 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40232 \rom1/reduce_or_299_i22_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40233 \rom1/i173_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_295 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40234 \rom1/i1_2_lut_4_lut_adj_182 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \rom1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_297 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40236 \rom1/i3_4_lut_adj_181 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 \rom1/equal_77_i15_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xEFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_298 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40237 \rom1/i8_4_lut_adj_86 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40238 \rom1/i5372_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x4544") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_300 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40239 \rom1/i7_4_lut_adj_87 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40240 \rom1.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_302 ( input D0, C0, B0, A0, output F0 );

  lut40241 \rom1/i9_4_lut_adj_88 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_304 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40014 \rom1/i2_3_lut_adj_90 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \rom1/i1_3_lut_4_lut_adj_125 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x3075") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40214 \rom1/i4_4_lut_adj_91 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 \rom1/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_308 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40236 \rom1/i10_4_lut_adj_92 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \rom1/equal_61_i15_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom1_SLICE_311 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40244 \rom1/i2_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 \rom1/i2_3_lut_4_lut_adj_156 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_313 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40246 \rom1/i194_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40247 \rom1/i2_3_lut_4_lut_adj_134 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_314 ( input D0, C0, B0, A0, output F0 );

  lut40248 \rom1/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40179 \rom1/i3_4_lut_adj_100 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \rom1/i167_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom1_SLICE_317 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40249 \rom1/i3_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_318 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \rom1/i11_4_lut_adj_93 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40251 \rom1/i2_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_320 ( input D0, C0, B0, A0, output F0 );

  lut40046 \rom1/i9_4_lut_adj_94 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom1_SLICE_325 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \rom1/i161_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40253 \rom1/i1_2_lut_3_lut_4_lut_adj_135 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_326 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40232 \rom1/i1_2_lut_3_lut_4_lut_adj_97 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40245 \rom1/i2_3_lut_4_lut_adj_166 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom1_SLICE_328 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40254 \rom1/i2_3_lut_4_lut_adj_115 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40255 \rom1/i1_2_lut_3_lut_adj_98 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_332 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40256 \rom1/i4_4_lut_adj_102 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40257 \rom1/i1_2_lut_3_lut_adj_177 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_334 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40239 \rom1/i9_4_lut_adj_104 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \rom1/reduce_or_291_i18_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom1_SLICE_337 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40205 \rom1/i3026_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 \rom1/i3022_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_340 ( input D0, C0, B0, A0, output F0 );

  lut40046 \rom1/i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom1_SLICE_341 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40259 \rom1/i6_4_lut_adj_161 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 \rom1.i212_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x5400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_342 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 \rom1/i2_2_lut_3_lut_adj_109 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40261 \rom1/equal_18_i11_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_343 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40262 \rom1/i3312_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40263 \rom1.i3034_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xBAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xD0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_344 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40264 \rom1/i5369_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 \rom1.i1_2_lut_3_lut_adj_154 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x5150") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_346 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40266 \rom1/i8_4_lut_adj_110 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 \rom1/i2_4_lut_adj_167 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x1500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_348 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40239 \rom1/i7_4_lut_adj_111 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40268 \rom1/i1_2_lut_3_lut_adj_149 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_354 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40269 \rom1/i6_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40270 \rom1/i3_4_lut_adj_117 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_355 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 \rom1/i158_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40271 \rom1/equal_47_i11_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_356 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40272 \rom1/i1_2_lut_adj_120 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_358 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40273 \rom1/i5_3_lut_adj_122 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40274 \rom1.i2_3_lut_4_lut_adj_114 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_363 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \rom1/i3319_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40276 \rom1/equal_16_i11_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_364 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40277 \rom1/i10_4_lut_adj_130 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 \rom1/i3_4_lut_adj_128 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_366 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40279 \rom1/i7_4_lut_adj_129 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40280 \rom1.i3184_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xC8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_368 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40281 \rom1/i5_3_lut_adj_131 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40282 \rom1/equal_8_i14_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_375 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40266 \rom1/i6_4_lut_adj_141 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40283 \rom1.reduce_or_290_i10_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_376 ( input DI1, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40016 \rom1/i11_3_lut_adj_113 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40284 \rom1/i3_4_lut_adj_139 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/rom_dout_15__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_378 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40285 \rom1/i5_3_lut_adj_140 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40286 \rom1/i1_2_lut_3_lut_4_lut_adj_174 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x4F44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_384 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40287 \rom1/i4_4_lut_adj_159 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40140 \rom1/i1_2_lut_adj_152 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_388 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40288 \rom1/i2_2_lut_3_lut_adj_171 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40178 \rom1/i6_4_lut_adj_157 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_392 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40014 \SCCB1/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40192 \SCCB1/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_394 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40289 \SCCB1/i5564_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40290 \SCCB1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_396 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40029 \SCCB1/mux_24_Mux_6_i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \SCCB1/i3261_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_398 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40292 \SCCB1/i6_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_399 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40277 \SCCB1/i26_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40293 \SCCB1/i20_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_400 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40294 \SCCB1/mux_24_Mux_3_i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40295 \SCCB1/i24_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \SCCB1/timer_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x8D05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_401 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40061 \SCCB1/i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40295 \SCCB1/i21_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_402 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \SCCB1/i22_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40293 \SCCB1/i18_4_lut_adj_66 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_404 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40296 \SCCB1.i2506_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40297 \SCCB1/i1_2_lut_adj_70 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0x3200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_406 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40298 \SCCB1/i5597_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 \SCCB1/i5596_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xBA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_408 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40299 \rom1/i1_2_lut_3_lut_adj_155 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40300 \rom1/equal_6_i11_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_410 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40301 \SCCB1/mux_23_Mux_1_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40302 \SCCB1/i1_4_lut_adj_68 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/FSM_state_1__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xDC10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0x0C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_411 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 \SCCB1/i20_4_lut_adj_72 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40304 \SCCB1.i1_2_lut_adj_67 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0x3A3E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_413 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 \SCCB1/i2_3_lut_4_lut_adj_78 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40306 \SCCB1.i5718_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x2303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_414 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40307 \SCCB1/i23_4_lut_adj_75 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40308 \SCCB1/i24_4_lut_adj_73 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/FSM_state_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0x23EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0x0152") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_417 ( input DI1, D1, D0, C0, B0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40309 \SCCB1/i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40310 \SCCB1/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/SCCB_ready_I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0x00FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_418 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40311 \SCCB1/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40312 \SCCB1/i2_3_lut_4_lut_adj_77 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0x57CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0x0501") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_419 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40313 \SCCB1/i2825_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40314 \SCCB1/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/FSM_state_1__I_37 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xAA03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_420 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40315 i12_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40316 \SCCB1/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/byte_index_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0x9C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0x0B01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_422 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40317 \SCCB1/i38_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 \SCCB1/i37_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/FSM_state_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0x33AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0x9DDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_424 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40319 \SCCB1/i2497_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40175 \SCCB1/i2511_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_427 ( input D0, C0, B0, A0, output F0 );

  lut40231 \SCCB1/i23_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_429 ( input D0, C0, B0, A0, output F0 );

  lut40320 \config_1/i23_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_431 ( input D0, C0, B0, A0, output F0 );

  lut40282 \rom1/i7_4_lut_adj_103 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom1_SLICE_436 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40257 \rom1/i5_3_lut_adj_160 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom1_SLICE_441 ( input DI1, D1, C1, B1, A1, C0, B0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40321 \rom1/i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40322 \rom1/i2_2_lut_adj_144 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 \rom1/rom_dout_10__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_444 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40323 \config_1/i5615_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40324 \config_1/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/FSM_state_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0x7F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_445 ( input DI1, D1, C1, B1, A1, D0, C0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40004 \config_1/mux_182_i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \config_1/i3255_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_17__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module rom1_SLICE_451 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40325 \rom1/i5385_2_lut_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xF00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_452 ( input DI1, D1, C1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40326 \SCCB1/i1415_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \SCCB1/mux_11_Mux_7_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \SCCB1/tx_byte_7__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_453 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40327 \SCCB1/i1_2_lut_adj_74 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40328 \SCCB1/i12_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_454 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40329 \SCCB1/mux_11_Mux_4_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40330 \SCCB1/mux_11_Mux_5_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_455 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40331 \SCCB1/mux_25_Mux_3_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40332 \SCCB1/i5555_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/FSM_return_state_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0x3AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_457 ( input DI1, D1, C1, B1, A1, C0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40333 \SCCB1/i24_4_lut_adj_69 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40334 \SCCB1/i2318_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/FSM_return_state_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0xC4D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_458 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40329 \SCCB1/mux_11_Mux_2_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40330 \SCCB1/mux_11_Mux_3_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_461 ( input DI1, D1, B1, D0, C0, A0, CE, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40335 \SCCB1/i2392_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \SCCB1/i5558_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/FSM_return_state_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_462 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40337 \SCCB1/mux_11_Mux_6_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40338 \SCCB1/mux_11_Mux_1_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xCACF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_463 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40339 \SCCB1/i2378_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40340 \SCCB1/mux_24_Mux_1_i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0x8B03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_465 ( input D1, C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40341 \SCCB1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40342 \SCCB1/i5726_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_466 ( output F0 );
  wire   GNDI;

  lut40343 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_467 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40344 \config_1/i1_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40345 \config_1/i5712_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_468 ( input D0, output F0 );
  wire   GNDI;

  lut40346 \config_1/i675_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_469 ( input D0, output F0 );
  wire   GNDI;

  lut40346 \config_1/i569_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_472 ( input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40339 \config_1/i3239_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \config_1/i22_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/timer_19__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_473 ( input D0, C0, B0, A0, output F0 );

  lut40012 \config_1/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_481 ( output F0 );
  wire   GNDI;

  lut40347 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_482 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40348 i1_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40349 \SCCB1/i2_3_lut_adj_65 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/SCCB_start_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0x7720") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_483 ( input DI1, D1, C1, B1, A1, D0, C0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40350 \SCCB1/i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \SCCB1/i5604_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/SCCB_SIOD_oe_I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0x13DF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_484 ( input DI1, D1, C1, B1, D0, C0, B0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40024 \SCCB1/mux_24_Mux_6_i15_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40351 \SCCB1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \SCCB1/timer_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_487 ( input DI1, D1, B1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40027 \SCCB1/i3221_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 \SCCB1/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \SCCB1/timer_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_490 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40352 \SCCB1/i35_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40353 \SCCB1/i5715_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \SCCB1/FSM_return_state_3__I_38 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0x30CD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_491 ( input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40354 \config_1/i3201_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40355 \config_1.i2529_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \config_1/FSM_state_1__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0x4440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_FSM_state_1__I_0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B_B \config_1/FSM_state_1__I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module cory_pll_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE );
  wire   GNDI;

  PLL_B_B \cory_pll/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module sioc ( input PADDT, PADDO, output sioc );

  BB_B_B \sioc_pad.bb_inst ( .T_N(PADDT), .I(PADDO), .O(), .B(sioc));

  specify
    (PADDT => sioc) = (0:0:0,0:0:0);
    (PADDO => sioc) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module start ( output PADDI, input start );
  wire   GNDI;

  BB_B_B \start_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(start));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (start => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module test_clk ( input PADDO, output test_clk );
  wire   VCCI;

  BB_B_B \test_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(test_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => test_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module done ( input PADDO, output done );
  wire   VCCI;

  BB_B_B \done_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(done));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => done) = (0:0:0,0:0:0);
  endspecify

endmodule

module siod ( input PADDT, PADDO, output siod );

  BB_B_B \siod_pad.bb_inst ( .T_N(PADDT), .I(PADDO), .O(), .B(siod));

  specify
    (PADDT => siod) = (0:0:0,0:0:0);
    (PADDO => siod) = (0:0:0,0:0:0);
  endspecify

endmodule
