V3 9
FL $XILINX/verilog/src/glbl.v 2007/05/19.02:52:56 J.36
MO isim_temp/glbl FL $XILINX/verilog/src/glbl.v
FL F:/ECE/HDL_Design/CA/CA_2/B/Ripple_Full_Adder/RippleCarry/mohit.v 2021/09/28.18:51:39 J.36
MO isim_temp/Full_Adder \
      FL F:/ECE/HDL_Design/CA/CA_2/B/Ripple_Full_Adder/RippleCarry/mohit.v
MO isim_temp/mohit \
      FL F:/ECE/HDL_Design/CA/CA_2/B/Ripple_Full_Adder/RippleCarry/mohit.v \
      MI Full_Adder
FL F:/ECE/HDL_Design/CA/CA_2/B/Ripple_Full_Adder/RippleCarry/mytb.v 2021/09/28.18:55:00 J.36
MO isim_temp/mytb \
      FL F:/ECE/HDL_Design/CA/CA_2/B/Ripple_Full_Adder/RippleCarry/mytb.v \
      MI mohit
