var phal__G4_2spi_2spi_8h =
[
    [ "SPI_InitConfig_t", "structSPI__InitConfig__t.html", "structSPI__InitConfig__t" ],
    [ "SPI1_RXDMA_CONT_CONFIG", "phal__G4_2spi_2spi_8h.html#a138f02a7cbb378847fbf648524342247", null ],
    [ "SPI1_TXDMA_CONT_CONFIG", "phal__G4_2spi_2spi_8h.html#acd5de28146a1c969e3a445f45dbc94af", null ],
    [ "SPI2_RXDMA_CONT_CONFIG", "phal__G4_2spi_2spi_8h.html#ad217bb70b78900c527c5a018b315a81b", null ],
    [ "SPI2_TXDMA_CONT_CONFIG", "phal__G4_2spi_2spi_8h.html#a06e18d5b51b4646a94248ccb2ad3d083", null ],
    [ "SPI3_RXDMA_CONT_CONFIG", "phal__G4_2spi_2spi_8h.html#a501a1a5f0041ba87da6bcbdbe4805deb", null ],
    [ "SPI3_TXDMA_CONT_CONFIG", "phal__G4_2spi_2spi_8h.html#acf947bcc426bcc9bd2fc5ad3612888cf", null ],
    [ "SPI_Mode", "phal__G4_2spi_2spi_8h.html#a60a7e3d74577b38aa79ea6983362f942", [
      [ "SPI_MODE_MASTER", "phal__G4_2spi_2spi_8h.html#a60a7e3d74577b38aa79ea6983362f942ae68a8adf6e5b67a7bdbe9526b15dae99", null ],
      [ "SPI_MODE_SLAVE", "phal__G4_2spi_2spi_8h.html#a60a7e3d74577b38aa79ea6983362f942ad1131ed33ad43ab3f667070b04454439", null ]
    ] ],
    [ "PHAL_SPI_busy", "phal__G4_2spi_2spi_8h.html#a35fd94eb02f487e09065ddc0ecb92e53", null ],
    [ "PHAL_SPI_ForceReset", "phal__G4_2spi_2spi_8h.html#aebd7fc8129153c417096d7d4c99b3674", null ],
    [ "PHAL_SPI_init", "phal__G4_2spi_2spi_8h.html#a79c721ebb76d3dea8c1aa1f42e4b21d3", null ],
    [ "PHAL_SPI_readByte", "phal__G4_2spi_2spi_8h.html#ac35bd14ad3b560e0ad69320caef4d4ac", null ],
    [ "PHAL_SPI_transfer", "phal__G4_2spi_2spi_8h.html#ab9da5be05aad59873975238094d15b27", null ],
    [ "PHAL_SPI_transfer_noDMA", "phal__G4_2spi_2spi_8h.html#a7593e1c8be8711c7bda6d7de43913816", null ],
    [ "PHAL_SPI_writeByte", "phal__G4_2spi_2spi_8h.html#a214be7044d1c8a6193ccf7f3e883fab2", null ]
];