// SPDX-License-Identifier: GPL-2.0-only
/dts-v1/;
/* Copyright (c) 2017, The Linux Foundation. All rights reserved.
 */
#include "ipq8074.dtsi"
#include "ipq8074-ess.dtsi"
#include "ipq8074-hk-cpu.dtsi"
#include "ipq8074-cpr-regulator.dtsi"

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	model = "Netgear RAX120";
	compatible = "netgear,rax120", "qcom,ipq8074";
	interrupt-parent = <&intc>;

	aliases {
		serial0 = &blsp1_uart5;
		serial1 = &blsp1_uart3;
		label-mac-device = &dp1;
		ethernet0 = &dp1;
		ethernet1 = &dp2;
		ethernet2 = &dp3;
		ethernet3 = &dp4;
		ethernet4 = &dp5;
		ethernet5 = &dp6;
	};

	chosen {
		stdout-path = "serial0";
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x20000000>;
	};
};

&tlmm {
	pinctrl-0 = <&btcoex_pins>;
	pinctrl-names = "default";

	btcoex_pins: btcoex_pins {
		mux_0 {
			pins = "gpio64";
			function = "pta1_1";
			drive-strength = <6>;
			bias-pull-down;
		};
		mux_1 {
			pins = "gpio65";
			function = "pta1_2";
			drive-strength = <6>;
			bias-pull-down;
		};
		mux_2 {
			pins = "gpio66";
			function = "pta1_0";
			drive-strength = <6>;
			bias-pull-down;
		};
		mux_3 {
			pins = "gpio54";
			function = "pta2_0";
			drive-strength = <6>;
			bias-pull-down;
		};
		mux_4 {
			pins = "gpio55";
			function = "pta2_1";
			drive-strength = <6>;
			bias-pull-down;
		};
		mux_5 {
			pins = "gpio56";
			function = "pta2_2";
			drive-strength = <6>;
			bias-pull-down;
		};
	};

	mdio_pins: mdio-pins {
		mdc {
			pins = "gpio68";
			function = "mdc";
			drive-strength = <8>;
			bias-pull-up;
		};

		mdio {
			pins = "gpio69";
			function = "mdio";
			drive-strength = <8>;
			bias-pull-up;
		};
	};

	qpic_pins {
		data_0 {
			pins = "gpio15";
			function = "qpic_pad0";
			drive-strength = <8>;
			bias-disable;
		};
		data_1 {
			pins = "gpio12";
			function = "qpic_pad1";
			drive-strength = <8>;
			bias-disable;
		};
		data_2 {
			pins = "gpio13";
			function = "qpic_pad2";
			drive-strength = <8>;
			bias-disable;
		};
		data_3 {
			pins = "gpio14";
			function = "qpic_pad3";
			drive-strength = <8>;
			bias-disable;
		};
		data_4 {
			pins = "gpio5";
			function = "qpic_pad4";
			drive-strength = <8>;
			bias-disable;
		};
		data_5 {
			pins = "gpio6";
			function = "qpic_pad5";
			drive-strength = <8>;
			bias-disable;
		};
		data_6 {
			pins = "gpio7";
			function = "qpic_pad6";
			drive-strength = <8>;
			bias-disable;
		};
		data_7 {
			pins = "gpio8";
			function = "qpic_pad7";
			drive-strength = <8>;
			bias-disable;
		};
		data_8 {
			pins = "gpio16";
			function = "qpic_pad8";
			drive-strength = <8>;
			bias-disable;
		};
		qpic_pad {
			pins = "gpio0", "gpio1", "gpio2", "gpio3", "gpio4",
			       "gpio9", "gpio10", "gpio11", "gpio17";
			function = "qpic_pad";
			drive-strength = <8>;
			bias-disable;
		};
	};

	ledc_pins: ledc_pinmux {
		led_clk {
			pins = "gpio18";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
		led_data {
			pins = "gpio19";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
		led_clr {
			pins = "gpio20";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-up;
		};
		gpio_usb1_enable{
			pins = "gpio30";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
		gpio_usb2_enable{
			pins = "gpio31";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
	};
	
	button_pins: button_pins {
		wps_button {
			pins = "gpio57";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-up;
		};
	};

	uniphy_pins: uniphy_pinmux {
		mux {
			pins = "gpio60";
			function = "rx2";
			bias-disable;
		};
		sfp_tx {
			pins = "gpio59";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
			output-low;
		};
	};
	
	pwm_pins: pwm_pinmux {
		mux_1 {
			pins = "gpio25";
			function = "pwm02";
			drive-strength = <8>;
		};
	};
};

&soc {

	dp1: dp1 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <1>;
		reg = <0x3a001000 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <0>;
		phy-mode = "sgmii";
		mdio-bus = <&mdio>;
	};

	dp2: dp2 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <2>;
		reg = <0x3a001200 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <1>;
		phy-mode = "sgmii";
		mdio-bus = <&mdio>;
	};

	dp3: dp3 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <3>;
		reg = <0x3a001400 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <2>;
		phy-mode = "sgmii";
		mdio-bus = <&mdio>;
	};

	dp4: dp4 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <4>;
		reg = <0x3a001600 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <3>;
		phy-mode = "sgmii";
		mdio-bus = <&mdio>;
	};

	dp5: dp5 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <5>;
		reg = <0x3a001800 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <4>;
		phy-mode = "sgmii";
		mdio-bus = <&mdio>;
	};

	dp6: dp6 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <6>;
		reg = <0x3a007000 0x3fff>;
		qcom,mactype = <1>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <7>;
		phy-mode = "sgmii";
		mdio-bus = <&mdio>;
	};

	ess-switch@3a000000 {
		status = "okay";
		pinctrl-0 = <&uniphy_pins>;
		pinctrl-names = "default";
		switch_lan_bmp = <0x3e>; /* lan port bitmap */
		switch_wan_bmp = <0x40>; /* wan port bitmap */
		switch_mac_mode = <0x0>; /* mac mode for uniphy instance0*/
		switch_mac_mode1 = <0xff>; /* mac mode for uniphy instance1*/
		switch_mac_mode2 = <0xd>; /* mac mode for uniphy instance2*/
		bm_tick_mode = <0>; /* bm tick mode */
		tm_tick_mode = <0>; /* tm tick mode */	
		mdio-bus = <&mdio>;
			qcom,port_phyinfo {
				port@1 {
					port_id = <1>;
					phy_address = <0>;
				};
				port@2 {
					port_id = <2>;
					phy_address = <1>;
				};
				port@3 {
					port_id = <3>;
					phy_address = <2>;
				};
				port@4 {
					port_id = <4>;
					phy_address = <3>;
				};
				port@5 {
					port_id = <5>;
					phy_address = <4>;
				};
				port@6 {
					port_id = <6>;
					phy_address = <5>;
				};
			};

		port_scheduler_resource {
			port@0 {
				port_id = <0>;
				ucast_queue = <0 143>;
				mcast_queue = <256 271>;
				l0sp = <0 35>;
				l0cdrr = <0 47>;
				l0edrr = <0 47>;
				l1cdrr = <0 7>;
				l1edrr = <0 7>;
			};
			port@1 {
				port_id = <1>;
				ucast_queue = <144 159>;
				mcast_queue = <272 275>;
				l0sp = <36 39>;
				l0cdrr = <48 63>;
				l0edrr = <48 63>;
				l1cdrr = <8 11>;
				l1edrr = <8 11>;
			};
			port@2 {
				port_id = <2>;
				ucast_queue = <160 175>;
				mcast_queue = <276 279>;
				l0sp = <40 43>;
				l0cdrr = <64 79>;
				l0edrr = <64 79>;
				l1cdrr = <12 15>;
				l1edrr = <12 15>;
			};
			port@3 {
				port_id = <3>;
				ucast_queue = <176 191>;
				mcast_queue = <280 283>;
				l0sp = <44 47>;
				l0cdrr = <80 95>;
				l0edrr = <80 95>;
				l1cdrr = <16 19>;
				l1edrr = <16 19>;
			};
			port@4 {
				port_id = <4>;
				ucast_queue = <192 207>;
				mcast_queue = <284 287>;
				l0sp = <48 51>;
				l0cdrr = <96 111>;
				l0edrr = <96 111>;
				l1cdrr = <20 23>;
				l1edrr = <20 23>;
			};
			port@5 {
				port_id = <5>;
				ucast_queue = <208 223>;
				mcast_queue = <288 291>;
				l0sp = <52 55>;
				l0cdrr = <112 127>;
				l0edrr = <112 127>;
				l1cdrr = <24 27>;
				l1edrr = <24 27>;
			};
			port@6 {
				port_id = <6>;
				ucast_queue = <224 239>;
				mcast_queue = <292 295>;
				l0sp = <56 59>;
				l0cdrr = <128 143>;
				l0edrr = <128 143>;
				l1cdrr = <28 31>;
				l1edrr = <28 31>;
			};
			port@7 {
				port_id = <7>;
				ucast_queue = <240 255>;
				mcast_queue = <296 299>;
				l0sp = <60 63>;
				l0cdrr = <144 159>;
				l0edrr = <144 159>;
				l1cdrr = <32 35>;
				l1edrr = <32 35>;
			};
		};
		
		port_scheduler_config {
			port@0 {
				port_id = <0>;
				l1scheduler {
					group@0 {
						sp = <0 1>; /*L0 SPs*/
						/*cpri cdrr epri edrr*/
						cfg = <0 0 0 0>;
					};
				};
				l0scheduler {
					group@0 {
						/*unicast queues*/
						ucast_queue = <0 4 8>;
						/*multicast queues*/
						mcast_queue = <256 260>;
						/*sp cpri cdrr epri edrr*/
						cfg = <0 0 0 0 0>;
					};
					group@1 {
						ucast_queue = <1 5 9>;
						mcast_queue = <257 261>;
						cfg = <0 1 1 1 1>;
					};
					group@2 {
						ucast_queue = <2 6 10>;
						mcast_queue = <258 262>;
						cfg = <0 2 2 2 2>;
					};
					group@3 {
						ucast_queue = <3 7 11>;
						mcast_queue = <259 263>;
						cfg = <0 3 3 3 3>;
					};
				};
			};
			port@1 {
				port_id = <1>;
				l1scheduler {
					group@0 {
						sp = <36>;
						cfg = <0 8 0 8>;
					};
					group@1 {
						sp = <37>;
						cfg = <1 9 1 9>;
					};
				};
				l0scheduler {
					group@0 {
						ucast_queue = <144>;
						ucast_loop_pri = <16>;
						mcast_queue = <272>;
						mcast_loop_pri = <4>;
						cfg = <36 0 48 0 48>;
					};
				};
			};
			port@2 {
				port_id = <2>;
				l1scheduler {
					group@0 {
						sp = <40>;
						cfg = <0 12 0 12>;
					};
					group@1 {
						sp = <41>;
						cfg = <1 13 1 13>;
					};
				};
				l0scheduler {
					group@0 {
						ucast_queue = <160>;
						ucast_loop_pri = <16>;
						mcast_queue = <276>;
						mcast_loop_pri = <4>;
						cfg = <40 0 64 0 64>;
					};
				};
			};
			port@3 {
				port_id = <3>;
				l1scheduler {
					group@0 {
						sp = <44>;
						cfg = <0 16 0 16>;
					};
					group@1 {
						sp = <45>;
						cfg = <1 17 1 17>;
					};
				};
				l0scheduler {
					group@0 {
						ucast_queue = <176>;
						ucast_loop_pri = <16>;
						mcast_queue = <280>;
						mcast_loop_pri = <4>;
						cfg = <44 0 80 0 80>;
					};
				};
			};
			port@4 {
				port_id = <4>;
				l1scheduler {
					group@0 {
						sp = <48>;
						cfg = <0 20 0 20>;
					};
					group@1 {
						sp = <49>;
						cfg = <1 21 1 21>;
					};
				};
				l0scheduler {
					group@0 {
						ucast_queue = <192>;
						ucast_loop_pri = <16>;
						mcast_queue = <284>;
						mcast_loop_pri = <4>;
						cfg = <48 0 96 0 96>;
					};
				};
			};
			port@5 {
				port_id = <5>;
				l1scheduler {
					group@0 {
						sp = <52>;
						cfg = <0 24 0 24>;
					};
					group@1 {
						sp = <53>;
						cfg = <1 25 1 25>;
					};
				};
				l0scheduler {
					group@0 {
						ucast_queue = <208>;
						ucast_loop_pri = <16>;
						mcast_queue = <288>;
						mcast_loop_pri = <4>;
						cfg = <52 0 112 0 112>;
					};
				};
			};
			port@6 {
				port_id = <6>;
				l1scheduler {
					group@0 {
						sp = <56>;
						cfg = <0 28 0 28>;
					};
					group@1 {
						sp = <57>;
						cfg = <1 29 1 29>;
					};
				};
				l0scheduler {
					group@0 {
						ucast_queue = <224>;
						ucast_loop_pri = <16>;
						mcast_queue = <292>;
						mcast_loop_pri = <4>;
						cfg = <56 0 128 0 128>;
					};
				};
			};
			port@7 {				
				port_id = <7>;					
				l1scheduler {
					group@0 {
						sp = <60>;
						cfg = <0 32 0 32>;
					};
					group@1 {
						sp = <61>;
						cfg = <1 33 1 33>;
					};
				};
				l0scheduler {
					group@0 {
						ucast_queue = <240>;
						ucast_loop_pri = <16>;
						mcast_queue = <296>;
						cfg = <60 0 144 0 144>;
					};
				};
			};
		};
	};

	nss-common {
		compatible = "qcom,nss-common";
		reg = <0x01868010 0x1000>;
		reg-names = "nss-misc-reset";
	};

	nss0: nss@40000000 {
		compatible = "qcom,nss";
		interrupts = <GIC_SPI 377 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI  378 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI  379 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI  380 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI  381 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI  382 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI  383 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI  384 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI  385 IRQ_TYPE_LEVEL_HIGH>;
		reg = <0x39000000 0x1000>,
			<0x38000000 0x30000>,
			<0x0b111000 0x1000>;
		reg-names = "nphys", "vphys", "qgic-phys";
	    clocks = <&gcc GCC_NSS_NOC_CLK>,
			<&gcc GCC_NSS_PTP_REF_CLK>,
			<&gcc GCC_NSS_CSR_CLK>,
			<&gcc GCC_NSS_CFG_CLK>,
			<&gcc GCC_NSS_IMEM_CLK>,
			<&gcc GCC_NSSNOC_QOSGEN_REF_CLK>,
			<&gcc GCC_MEM_NOC_NSS_AXI_CLK>,
			<&gcc GCC_NSSNOC_SNOC_CLK>,
			<&gcc GCC_NSSNOC_TIMEOUT_REF_CLK>,
			<&gcc GCC_NSS_CE_AXI_CLK>,
			<&gcc GCC_NSS_CE_APB_CLK>,
			<&gcc GCC_NSSNOC_CE_AXI_CLK>,
			<&gcc GCC_NSSNOC_CE_APB_CLK>,
			<&gcc GCC_NSSNOC_UBI0_AHB_CLK>,
			<&gcc GCC_UBI0_CORE_CLK>,
			<&gcc GCC_UBI0_AHB_CLK>,
			<&gcc GCC_UBI0_AXI_CLK>,
			<&gcc GCC_UBI0_MPT_CLK>,
			<&gcc GCC_UBI0_NC_AXI_CLK>;
	    clock-names = "nss-noc-clk", "nss-ptp-ref-clk",
			"nss-csr-clk", "nss-cfg-clk",
			"nss-imem-clk",
			"nss-nssnoc-qosgen-ref-clk",
			"nss-mem-noc-nss-axi-clk",
			"nss-nssnoc-snoc-clk",
			"nss-nssnoc-timeout-ref-clk",
			"nss-ce-axi-clk", "nss-ce-apb-clk",
			"nss-nssnoc-ce-axi-clk",
			"nss-nssnoc-ce-apb-clk",
			"nss-nssnoc-ahb-clk",
			"nss-core-clk", "nss-ahb-clk",
			"nss-axi-clk", "nss-mpt-clk",
			"nss-nc-axi-clk";
		    qcom,id = <0>;
		    qcom,num-queue = <4>;
		    qcom,num-irq = <9>;
		    qcom,num-pri = <4>;
		    qcom,load-addr = <0x40000000>;
		    qcom,low-frequency = <748800000>;
		    qcom,mid-frequency = <1497600000>;
		    qcom,max-frequency = <1689600000>;
		    qcom,bridge-enabled;
		    qcom,ipv4-enabled;
		    qcom,ipv4-reasm-enabled;
		    qcom,ipv6-enabled;
		    qcom,ipv6-reasm-enabled;
		    qcom,wlanredirect-enabled;
		    qcom,tun6rd-enabled;
		    qcom,l2tpv2-enabled;
		    qcom,gre-enabled;
		    qcom,gre-redir-enabled;
		    qcom,map-t-enabled;
		    qcom,portid-enabled;
		    qcom,ppe-enabled;
		    qcom,pppoe-enabled;
		    qcom,pptp-enabled;
		    qcom,tunipip6-enabled;
		    qcom,shaping-enabled;
		    qcom,wlan-dataplane-offload-enabled;
		    qcom,vlan-enabled;
		    npu-supply = <&npu_vreg>;
	};

	blsp1_spi2: spi@78b8000 {
		compatible = "qcom,spi-qup-v2.2.1";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x78b8000 0x600>;
		interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
		spi-max-frequency = <50000000>;
		clocks = <&gcc GCC_BLSP1_QUP2_SPI_APPS_CLK>,
			<&gcc GCC_BLSP1_AHB_CLK>;
		clock-names = "core", "iface";
		dmas = <&blsp_dma 18>, <&blsp_dma 19>;
		dma-names = "tx", "rx";
		status = "okay";
	};

	pcie_qmp2: phy@86000 {
		compatible = "qcom,ipq8074-qmp-pcie-gen3-phy";
		reg = <0x00086000 0x1000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		clocks = <&gcc GCC_PCIE0_AUX_CLK>,
			<&gcc GCC_PCIE0_AHB_CLK>;
		clock-names = "aux", "cfg_ahb";
		resets = <&gcc GCC_PCIE0_PHY_BCR>,
			<&gcc GCC_PCIE0PHY_PHY_BCR>;
		reset-names = "phy",
			"common";
		status = "okay";
		pcie_phy2: phy@86200 {
			reg = <0x86200 0x16c>,
				<0x86400 0x200>,
				<0x86800 0x4f4>;
			#phy-cells = <0>;
			#clock-cells = <0>;
			clocks = <&gcc GCC_PCIE0_PIPE_CLK>;
			clock-names = "pipe0";
			clock-output-names = "pcie_0_pipe_clk";
			clock-output-rate = <250000000>;
		};
	};

	usbbam@8B04000 {
		compatible = "qcom,usb-bam-msm";
		reg = <0x8B04000 0x17000>;
		interrupt-parent = <&intc>;
		interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>;

		qcom,bam-type = <0>;
		qcom,usb-bam-fifo-baseaddr = <0x4A600000>;
		qcom,usb-bam-num-pipes = <4>;
		qcom,ignore-core-reset-ack;
		qcom,disable-clk-gating;
		qcom,usb-bam-override-threshold = <0x4001>;
		qcom,usb-bam-max-mbps-highspeed = <400>;
		qcom,usb-bam-max-mbps-superspeed = <3600>;
		qcom,reset-bam-on-connect;

		qcom,pipe0 {
			label = "ssusb-qdss-in-0";
			qcom,usb-bam-mem-type = <2>;
			qcom,dir = <1>;
			qcom,pipe-num = <0>;
			qcom,peer-bam = <0>;
			qcom,peer-bam-physical-address = <0x6044000>;
			qcom,src-bam-pipe-index = <0>;
			qcom,dst-bam-pipe-index = <0>;
			qcom,data-fifo-offset = <0x0>;
			qcom,data-fifo-size = <0xe00>;
			qcom,descriptor-fifo-offset = <0xe00>;
			qcom,descriptor-fifo-size = <0x200>;
		};
	};	

	dbm_1p5: dbm@8AF8000 {
		compatible = "qcom,usb-dbm-1p5";
		reg = <0x8AF8000 0x300>;
		qcom,reset-ep-after-lpm-resume;
	};

	ledc: ledc@191E000  {
		pinctrl-0 = <&ledc_pins>;
		pinctrl-names = "default";
		compatible = "qca,ledc";
		reg = <0x191E000 0x20070>;
		reg-names = "ledc_base_addr";
		qcom,tcsr_ledc_values = <0x0320193 0x00000000 \
					0x00000000 0x00000000 \
					0x00000000 0xFFFFFFFF \
					0x00000000 0xFFFFFFFF \
					0x007D0820 0x00000000 \
					0x10482094 0x03FFFFE1>;
		qcom,ledc_blink_indices_cnt = <13>;
		qcom,ledc_blink_indices = <5 6 7 14 13 1 9 10 2 11 12 3 4>;
		qcom,ledc_blink_idx_src_pair = <3 20>, <4 21>, <5 22>;
		led0 {
			label = "ipq::led0";
			linux,default-trigger = "led_wifi_son_green";
		};
		led1 {
			label = "ipq::led1";
			linux,default-trigger = "led_wifi_son_orange";
		};
		led2 {
			label = "ipq::led2";
			linux,default-trigger = "led_wifi_son_blue";
		};
		led3 {
			label = "ipq::led3";
			linux,default-trigger = "led_2g";
		};
		led4 {
			label = "ipq::led4";
			linux,default-trigger = "led_5gl";
		};
		led5 {
			label = "ipq::led5";
			linux,default-trigger = "led_5gh";
		};
		led6 {
			label = "ipq::led6";
			linux,default-trigger = "led_lan";
		};
		led7 {
			label = "ipq::led7";
			linux,default-trigger = "led_wan";
		};
		led8 {
			label = "ipq::led8";
			linux,default-trigger = "led_10g_link";
		};
		led9 {
			label = "ipq::led9";
			linux,default-trigger = "led_sfp";
		};
		led10 {
			label = "ipq::led10";
			linux,default-trigger = "led_bt";
		};
		led11 {
			label = "ipq::led11";
			linux,default-trigger = "none";
		};
		led12 {
			label = "ipq::led12";
			linux,default-trigger = "none";
		status = "okay";
		};
	};

	wifi2: wifi2@f00000 {
		compatible  = "qcom,cnss-qca6290";
		qcom,mhi = <0x02>;
		qcom,wlan-ramdump-dynamic = <0x400000>;
		status = "okay";
	};

	qcom,mhi@1 {
		compatible = "qcom,mhi";
		qcom,pci-dev_id = <0x1100>;
		qcom,pci-domain = <0x00>;
		qcom,pci-bus = <0x01>;
		qcom,pci-slot = <0x00>;
		qcom,mhi-address-window = <0x00 0x40000000 0x01 0xffffffff>;
		qcom,mhi-ready-timeout = <0x927c0>;
		qcom,bhi-poll-timeout = <0x927c0>;
		qcom,bhi-alignment = <0x40000>;
		qcom,mhi-manage-boot;
		qcom,mhi-fw-image = "QCA6290/amss.bin";
		qcom,mhi-max-sbl = <0x40000>;
		qcom,mhi-sg-size = <0x80000>;
		mhi-chan-cfg-0 = <0x00 0x80 0x01 0x92>;
		mhi-chan-cfg-1 = <0x01 0x80 0x01 0xa2>;
		mhi-chan-cfg-4 = <0x04 0x80 0x01 0x92>;
		mhi-chan-cfg-5 = <0x05 0x80 0x01 0xa2>;
		mhi-chan-cfg-16 = <0x10 0x40 0x01 0x92>;
		mhi-chan-cfg-17 = <0x11 0x40 0x01 0xa2>;
		mhi-event-rings = <0x02>;
		mhi-event-cfg-0 = <0x0a 0x00 0x01 0x00 0x01 0x31>;
		mhi-event-cfg-1 = <0x80 0x01 0x01 0x00 0x01 0x31>;
		linux,phandle = <0x02>;
		phandle = <0x02>;
	};
	qcom,ipc_router_external_wlan_xprt {
		compatible = "qcom,ipc_router_mhi_xprt";
		qcom,mhi = <0x02>;
		qcom,out-chan-id = <0x10>;
		qcom,in-chan-id = <0x11>;
		qcom,xprt-remote = "external-wlan";
		qcom,xprt-linkid = <0x01>;
		qcom,xprt-version = <0x03>;
	};
};

&blsp1_i2c2 {
	status = "okay";
};

&blsp1_i2c3 {
	status = "okay";
};

&blsp1_spi1 {
	status = "okay";
	m25p80@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <50000000>;
	};
};

&mdio {
	status = "okay";
	pinctrl-0 = <&mdio_pins>;
	pinctrl-names = "default";
	
	phy0: ethernet-phy@0 {
		reg = <0>;
	};
	phy1: ethernet-phy@1 {
		reg = <1>;
	};
	phy2: ethernet-phy@2 {
		reg = <2>;
	};
	phy3: ethernet-phy@3 {
		reg = <3>;
	};
	phy4: ethernet-phy@4 {
		reg = <4>;
	};
	phy5: ethernet-phy@5 {
		compatible ="ethernet-phy-ieee802.3-c45";
		reg = <7>;
	};
};

&blsp1_uart3 {
	status = "okay";
};

&blsp1_uart5 {
	status = "okay";
};

&pcie_qmp0 { 
	//84000
	status = "okay";
};

&pcie_phy0 {
	//84200
	status = "okay";
};

&pcie0 {
	//phy0 and phy2
	status = "okay";
	phys = <&pcie_phy0>, <&pcie_phy2>;
	phy-names = "pciephy", "pciephy";	
	perst-gpio = <&tlmm 58 1>;
};

&pcie_qmp1 {
	//8e000
	status = "okay";
};

&pcie_phy1 {
	//8e200
	status = "okay";
};

&pcie1 {
	//phy1
	perst-gpio = <&tlmm 61 1>;
	status = "okay";
};

&qpic_bam {
	status = "okay";
};

&qpic_nand {
	status = "okay";
	nandcs@0 {
		compatible = "qcom,nandcs";
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;

		nand-ecc-strength = <4>;
		nand-ecc-step-size = <512>;
		nand-bus-width = <8>;

		partition@0 {
			label = "0:SBL1";
			reg = <0x00 0x100000>;
		};

		partition@100000 {
			label = "0:MIBIB";
			reg = <0x100000 0x100000>;
		};

		partition@200000 {
			label = "0:BOOTCONFIG";
			reg = <0x200000 0x80000>;
		};

		partition@280000 {
			label = "0:BOOTCONFIG1";
			reg = <0x280000 0x80000>;
		};

		partition@300000 {
			label = "0:QSEE";
			reg = <0x300000 0x300000>;
		};

		partition@600000 {
			label = "0:QSEE_1";
			reg = <0x600000 0x300000>;
		};

		partition@900000 {
			label = "0:DEVCFG";
			reg = <0x900000 0x80000>;
		};

		partition@980000 {
			label = "0:DEVCFG_1";
			reg = <0x980000 0x80000>;
		};

		partition@a00000 {
			label = "0:APDP";
			reg = <0xa00000 0x80000>;
		};

		partition@a80000 {
			label = "0:APDP_1";
			reg = <0xa80000 0x80000>;
		};

		partition@b00000 {
			label = "0:RPM";
			reg = <0xb00000 0x80000>;
		};

		partition@b80000 {
			label = "0:RPM_1";
			reg = <0xb80000 0x80000>;
		};

		partition@c00000 {
			label = "0:CDT";
			reg = <0xc00000 0x80000>;
		};

		partition@c80000 {
			label = "0:CDT_1";
			reg = <0xc80000 0x80000>;
		};

		partition@d00000 {
			label = "0:APPSBLENV";
			reg = <0xd00000 0x80000>;
		};

		partition@d80000 {
			label = "0:APPSBL";
			reg = <0xd80000 0x100000>;
		};

		partition@e80000 {
			label = "0:APPSBL_1";
			reg = <0xe80000 0x100000>;
		};

		partition@f80000 {
			label = "0:ART";
			reg = <0xf80000 0x80000>;
		};

		partition@1000000 {
			label = "rootfs";
			reg = <0x1000000 0x2e00000>;
		};

		partition@3e00000 {
			label = "0:WIFIFW";
			reg = <0x3e00000 0x900000>;
		};

		partition@4700000 {
			label = "rootfs_1";
			reg = <0x4700000 0x2e00000>;
		};

		partition@7500000 {
			label = "0:WIFIFW_1";
			reg = <0x7500000 0x900000>;
		};

		partition@7e00000 {
			label = "0:ETHPHYFW";
			reg = <0x7e00000 0x80000>;
		};
	};
};

&sdhc_1 {
	status = "okay";
};

&qusb_phy_0 {
	//79000
	status = "okay";
	reg = <0x079000 0x180>,
		<0x08af8800 0x400>,
		<0x01841030 0x4>,
		<0x08A0C12C 0x4>;
	reg-names = "qusb_phy_base",
	  "qscratch_base",
	  "ref_clk_addr",
	  "usb3_guctl_addr";

	qcom,qusb-phy-init-seq = <0xF8 0x80
	  0x83 0x84
	  0x83 0x88
	  0xC0 0x8C
	  0x30 0x08
	  0x79 0x0C
	  0x21 0x10
	  0x14 0x9C
	  0x80 0x04
	  0x9F 0x1C>;
	phy_type= "utmi";
};

&qusb_phy_1 {
	//59000
	status = "okay";
	reg = <0x059000 0x180>,
	<0x08cf8800 0x400>,
	<0x01841030 0x4>,
	<0x08C0C12C 0x4>;
  	reg-names = "qusb_phy_base",
	  "qscratch_base",
	  "ref_clk_addr",
	  "usb3_guctl_addr";
  	qcom,qusb-phy-init-seq = <0xF8 0x80
	  0x83 0x84
	  0x83 0x88
	  0xC0 0x8C
	  0x30 0x08
	  0x79 0x0C
	  0x21 0x10
	  0x14 0x9C
	  0x80 0x04
	  0x9F 0x1C>;
  phy_type= "utmi";
};

&ssphy_0 {	
	status = "okay";
	reg = <0x78000 0x45c>,
	<0x0193f244 0x4>,
	<0x08af8800 0x100>,
	<0x7e000 0x18>;
	reg-names = "qmp_phy_base",
		"vls_clamp_reg",
		"qscratch_base",
		"ahb2phy_base";
};

&ssphy_1 {
	status = "okay";
	reg = <0x58000 0x45c>,
		<0x08cf8800 0x100>,
		<0x5e000 0x18>;
	reg-names = "qmp_phy_base",
		"qscratch_base",
		"ahb2phy_base";
};

&usb_0 {	
	//USB3_0 in GPL
	//Reg also exists under ssphy_0
	reg = <0x8AF8800 0x100>,
		<0x8A00000 0xcd00>;
	reg-names = "qscratch_base", "dwc3_base";
	assigned-clock-rates = <133330000>,
					       <133330000>,
					       <20000000>;
	qca,host = <1>;
	status = "okay";
	qcom,usb-dbm = <&dbm_1p5>;
};

&dwc_0 {	
	tx-fifo-resize;
	snps,usb3-u1u2-disable;
	snps,nominal-elastic-buffer;
	usb2-susphy-quirk;
	qcom,emulation = <1>;
};

&usb_1 {
	//USB3_1 in GPL
	//Reg also exists under ssphy_1
	reg = <0x8CF8800 0x100>,
		<0x8C00000 0xcd00>;
	reg-names = "qscratch_base", "dwc3_base";
	assigned-clock-rates = <133330000>,
					       <133330000>,
					       <20000000>;
			qca,host = <1>;
	status = "okay";
};

&dwc_1 {	
	tx-fifo-resize;
	snps,usb3-u1u2-disable;
	snps,nominal-elastic-buffer;
	usb2-susphy-quirk;
	qcom,emulation = <1>;
};

&wifi{
	status = "okay";	
};

&cryptobam {
	status = "okay";
};

&crypto {
	status = "okay";
};

&prng {
	status = "okay";
};

&edma {
	status = "okay";
};
