// Seed: 1838093719
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5
);
  assign id_4 = id_3;
  assign id_4 = ~id_5;
  tri id_7;
  assign id_4 = id_7;
  assign id_1 = id_2.id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    input uwire id_2,
    input logic id_3,
    input supply0 id_4,
    output wire id_5,
    input tri0 id_6
    , id_12,
    input wor id_7,
    input supply0 id_8,
    output logic id_9,
    input tri id_10
);
  always if (~!id_0);
  module_0(
      id_10, id_1, id_8, id_8, id_1, id_7
  );
  assign id_12 = id_3 == id_8;
  always_ff id_9 <= id_3;
  assign #1 id_12 = 1;
  assign id_1 = 1;
  assign id_12 = id_3;
  assign id_12 = 1 == id_10 & 1 - -id_2;
  initial assign id_5 = 1;
endmodule
