XOR R0 0
XOR R1 1
XOR R2 2
XOR R3 3
XOR R4 4
XOR R5 5
XOR R6 6
XOR R6 7        # avoid duplicate pairs
XOR R0 0
XOR R1 1
XOR R2 2
XOR R3 3
XOR R4 4
XOR R5 5
XOR R0 0
LDR R7 0
XOR R4 0
XOR R0 0
LDR R7 1
XOR R5 0
XOR R0 0
LDR R6 0
XOR R2 0
XOR R0 0
LDR R6 1
XOR R3 0
XOR R0 0
XOR R1 1
XOR R1 4
XOR R1 2        # distMSB ^ jValMSB
ADD R0 1        # 0b00000001
ROR R0 1        # 0b10000000
AND R0 1        # (distMSB ^ jValMSB) & 0b10000000
XOR R1 1    # move flag to R1
XOR R1 0
XOR R0 0
ADD R0 1    # 0b0000_0001
ROR R0 3    # 0b0010_0000 = 32
ADD R0 4    # 0b0100_1000 = 72
LDR R0 6    # data[70]
BNZ R0 1        # BNZ already considers equality check of if-statement
SLT R4 2
ADD R0 6        # -1 so R4 < R2 => 0
XOR R1 1    # move flag to R1
XOR R1 0
XOR R0 0
ADD R0 1    # 0b0000_0001
ROR R0 3    # 0b0010_0000 = 32
ADD R0 4    # 0b0100_1000 = 72
LDR R0 5    # data[71]
BNZ R0 1        # branch past if block to elif block
XOR R0 0
ADD R0 1
XOR R1 1    # move flag to R1
XOR R1 0
XOR R0 0
ADD R0 1    # 0b0000_0001
ROR R0 3    # 0b0010_0000 = 32
ADD R0 4    # 0b0100_1000 = 72
LDR R0 0    # data[72]
BNZ R0 1        # otherwise unconditional branch to else-if's NEGATE_16(dist)
SLT R5 3
ADD R0 6        # -1 so R5 < R3 => 0
XOR R1 1    # move flag to R1
XOR R1 0
XOR R0 0
ADD R0 1    # 0b0000_0001
ROR R0 3    # 0b0010_0000 = 32
ADD R0 4    # 0b0100_1000 = 72
LDR R0 1    # data[73]
BNZ R0 1        # branch past elif block to else block
XOR R0 0
XOR R0 4
XOR R0 2
XOR R1 1    # move flag to R1
XOR R1 0
XOR R0 0
ADD R0 1    # 0b0000_0001
ROR R0 3    # 0b0010_0000 = 32
ADD R0 4    # 0b0100_1000 = 72
LDR R0 2    # data[74]
BNZ R0 1        # branch past elif block to else block
XOR R0 0
ADD R0 5        # Assumes 2's complement, therefore -1 = 0b1111_1111
XOR R4 0
XOR R5 0
XOR R0 0
ADD R5 1
ADD R4 0        # Add carry to MSB if LSB carried
ADD R0 0        # Remove potential carry of MSB
XOR R1 1    # move flag to R1
XOR R1 0
XOR R0 0
ADD R0 1    # 0b0000_0001
ROR R0 4    # 0b0001_0000 = 16
ADD R0 3    # 0b0010_0100 = 36
ADD R0 2    # 74
LDR R0 1    # data[75]
BNZ R0 1        # Unconditional branch out of if-else-if
XOR R0 0
ADD R0 5        # Assumes 2's complement, therefore -1 = 0b1111_1111
XOR R2 0
XOR R3 0
XOR R0 0
ADD R3 1
ADD R2 0        # Add carry to MSB if LSB carried
ADD R0 0        # Remove potential carry of MSB
XOR R1 1    # move flag to R1
XOR R1 0
XOR R0 0
ADD R0 1    # 0b0000_0001
ROR R0 4    # 0b0001_0000 = 16
ADD R0 3    # 0b0010_0100 = 36
ADD R0 2    # 74
LDR R0 2    # data[76]
BNZ R0 1        # Unconditional branch out of if-else-if
XOR R0 0
ADD R0 1        # 0b0000_0001
ROR R0 1        # 0b1000_0000
AND R0 4        # 0b10000000 & distMSB
XOR R1 1    # move flag to R1
XOR R1 0
XOR R0 0
ADD R0 1    # 0b0000_0001
ROR R0 4    # 0b0001_0000 = 16
ADD R0 3    # 0b0010_0100 = 36
ADD R0 3    # 76
LDR R0 1    # data[77]
BNZ R0 1        # branch past if block
XOR R0 0
ADD R0 5        # Assumes 2's complement, therefore -1 = 0b1111_1111
XOR R2 0
XOR R3 0
XOR R0 0
ADD R3 1
ADD R2 0        # Add carry to MSB if LSB carried
ADD R0 0        # Remove potential carry of MSB
XOR R1 1    # move flag to R1
XOR R1 0
XOR R0 0
ADD R0 1    # 0b0000_0001
ROR R0 4    # 0b0001_0000 = 16
ADD R0 3    # 0b0010_0100 = 36
ADD R0 4    # 80
LDR R0 6    # data[78]
BNZ R0 1        # Unconditional branch out of if
XOR R0 0
ADD R0 5        # Assumes 2's complement, therefore -1 = 0b1111_1111
XOR R4 0
XOR R5 0
XOR R0 0
ADD R5 1
ADD R4 0        # Add carry to MSB if LSB carried
ADD R0 0        # Remove potential carry of MSB
XOR R0 0
XOR R0 3
ADD R5 0
XOR R0 0
XOR R0 2
ADD R4 0
XOR R0 0
ADD R0 0        # Remove potential carry of MSB
XOR R0 0
XOR R1 1
ADD R1 1        # 0b0000_0001
ROR R1 3        # 0b0010_0000 = 32
ADD R1 2        # 0b0100_0010 = 66
LDR R1 0
XOR R2 2
XOR R2 0
LDR R1 1
XOR R3 3
XOR R3 0
SLT R4 2
XOR R1 1    # move flag to R1
XOR R1 0
XOR R0 0
ADD R0 1    # 0b0000_0001
ROR R0 4    # 0b0001_0000 = 16
ADD R0 3    # 0b0010_0100 = 36
ADD R0 4    # 80
LDR R0 5    # data[79]
BNZ R0 1        # branch to min update block
SLT R5 3
ADD R0 6        # -1 so R5 < R3 => 0
XOR R1 1    # move flag to R1
XOR R1 0
XOR R0 0
ADD R0 1    # 0b0000_0001
ROR R0 4    # 0b0001_0000 = 16
ADD R0 3    # 0b0010_0100 = 36
ADD R0 4    # 80
LDR R0 0    # data[80]
BNZ R0 1        # branch past min update block
XOR R0 0
XOR R0 4
XOR R0 2
XOR R1 1    # move flag to R1
XOR R1 0
XOR R0 0
ADD R0 1    # 0b0000_0001
ROR R0 4    # 0b0001_0000 = 16
ADD R0 3    # 0b0010_0100 = 36
ADD R0 4    # 80
LDR R0 1    # data[81]
BNZ R0 1        # branch past min update block
XOR R0 0
ADD R0 1        # 0b0000_0001
ROR R0 3        # 0b0010_0000 = 32
ADD R0 2        # 0b0100_0010 = 66
STR R2 0
STR R3 1
XOR R0 0
XOR R1 1
ADD R1 1        # 0b0000_0001
ROR R1 3        # 0b0010_0000 = 32
ADD R1 3        # 0b0100_0010 = 68
LDR R1 0
XOR R2 2
XOR R2 0
LDR R1 1
XOR R3 3
XOR R3 0
SLT R2 4
XOR R1 1    # move flag to R1
XOR R1 0
XOR R0 0
ADD R0 1    # 0b0000_0001
ROR R0 4    # 0b0001_0000 = 16
ADD R0 3    # 0b0010_0100 = 36
ADD R0 4    # 80
LDR R0 2    # data[82]
BNZ R0 1        # branch to max update block
SLT R3 5
ADD R0 6        # -1 so R3 < R5 => 0
XOR R1 1    # move flag to R1
XOR R1 0
XOR R0 0
ADD R0 1    # 0b0000_0001
ROR R0 4    # 0b0001_0000 = 16
ADD R0 4    # 0b0010_1000 = 40
ADD R0 2    # 0b0101_0010 = 82
AND R0 0         # align with old insn count
LDR R0 1    # data[83]
BNZ R0 1        # branch past max update block
XOR R0 0
XOR R0 4
XOR R0 2
XOR R1 1    # move flag to R1
XOR R1 0
XOR R0 0
ADD R0 1    # 0b0000_0001
ROR R0 4    # 0b0001_0000 = 16
ADD R0 4    # 0b0010_1000 = 40
ADD R0 2    # 0b0101_0010 = 82
AND R0 0         # align with old insn count
LDR R0 2    # data[84]
BNZ R0 1        # branch past max update block
XOR R0 0
ADD R0 1        # 0b0000_0001
ROR R0 3        # 0b0010_0000 = 32
ADD R0 3        # 0b0100_0010 = 68
STR R2 0
STR R3 1
XOR R0 0
ADD R6 1
XOR R0 0
ADD R0 1        # 0b0000_0001
ROR R0 2        # 0b0100_0000
SLT R6 0
XOR R1 1
XOR R0 0
ADD R1 4
BNZ R1 0
XOR R0 0
ADD R7 1
XOR R0 0
ADD R0 1        # 0b0000_0001
ROR R0 2        # 0b0100_0000
SLT R7 0
XOR R1 1
BNZ R1 0
AND R0 0        # stall