Andrey A. Generalov Klaara L. Viisanen Jorden Senior Bernardo R. Ferreira Jian Ma Mikko Möttönen Mika Prunnila Heorhii Bohuslavskyi

VTT] VTT Technical Research Centre of Finland Ltd., P.O. Box 1000, FI-02044 VTT, Espoo, Finland \altaffiliationAuthors to whom correspondence should be addressed: andrey.generalov@vtt.fi, klaara.viisanen@vtt.fi, and heorhii.bohuslavskyi@vtt.fi VTT] VTT Technical Research Centre of Finland Ltd., P.O. Box 1000, FI-02044 VTT, Espoo, Finland \altaffiliationAuthors to whom correspondence should be addressed: andrey.generalov@vtt.fi, klaara.viisanen@vtt.fi, and heorhii.bohuslavskyi@vtt.fi VTT] VTT Technical Research Centre of Finland Ltd., P.O. Box 1000, FI-02044 VTT, Espoo, Finland VTT] VTT Technical Research Centre of Finland Ltd., P.O. Box 1000, FI-02044 VTT, Espoo, Finland Aalto University QCD, QTF] QCD Labs, QTF Centre of Excellence, Department of Applied Physics, Aalto University, P.O. Box 13500, FIN-00076 Aalto, Finland Aalto University QCD, QTF] QCD Labs, QTF Centre of Excellence, Department of Applied Physics, Aalto University, P.O. Box 13500, FIN-00076 Aalto, Finland \alsoaffiliation[VTT] VTT Technical Research Centre of Finland Ltd., P.O. Box 1000, FI-02044 VTT, Espoo, Finland VTT] VTT Technical Research Centre of Finland Ltd., P.O. Box 1000, FI-02044 VTT, Espoo, Finland VTT] VTT Technical Research Centre of Finland Ltd., P.O. Box 1000, FI-02044 VTT, Espoo, Finland \altaffiliationAuthors to whom correspondence should be addressed: andrey.generalov@vtt.fi, klaara.viisanen@vtt.fi, and heorhii.bohuslavskyi@vtt.fi

Abstract

Electrostatically tunable Josephson field-effect transistors (JoFETs) are one of the most desired building blocks of quantum electronics. JoFET applications range from parametric amplifiers and superconducting qubits to a variety of integrated superconducting circuits. Here, we report on graphene JoFET devices fabricated with wafer-scale complementary metal-oxide-semiconductor (CMOS) compatible processing based on chemical vapour deposited graphene encapsulated with atomic-layer-deposited Al2O3 gate oxide, lithography defined top gate, and evaporated superconducting Ti/Al source, drain, and gate contacts. By optimizing the contact resistance down to ∼similar-to\sim∼ 170 ΩΩ\Omegaroman_Ωµ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m, we observe proximity-induced superconductivity in the JoFET channels with different gate lengths of 150–350 nm. The Josephson junction devices show reproducible critical current ICsubscript𝐼CI_{\text{C}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT tunablity with the local top gate. Our JoFETs are in short diffusive limit with the ICsubscript𝐼CI_{\text{C}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT reaching up to ∼similar-to\sim\,∼3 µ⁢Amicroampere\mathrm{\SIUnitSymbolMicro A}roman_µ roman_A for a 50 µ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m channel width. Overall, our demonstration of CMOS-compatible 2D-material-based JoFET fabrication process is an important step toward graphene-based integrated quantum circuits.

The progress in studying mesoscopic physics and topological superconductivity, as well as applications of quantum information processing with proximitized semiconductor-superconductor hybrid devices, has thus far been mostly limited to chip-scale fabrication. The graphene devices have been identified as a promising candidate for realizing electric-field-tunable Josephson junctions (JJs) 1, 2, including exfoliated boron-nitride-encapsulated graphene devices 3, 4, 5, 6. Other investigated platforms for electric-field-tunable JJs are based on III-V and group-IV two-dimensional electron gas heterostructures, 7, 8, 9, 10 and nanowires 11, 12, 13, 14. A particular attention has been focused on the development of Josephson field-effect transistors (JoFETs) where the proximity-effect-based supercurrent is controlled by an electrostatic gate electrode. JoFETs enable a wide range of applications such as quantum coherent electronics, quantum memories, classical digital superconducting electronics, ultra-sensitive bolometers, non-reciprocal components, and quantum-limited parametric amplifiers 13, 14, 6, 15, 10, 16, 17.

Recently, several important advancements in Chemical Vapour Deposition (CVD)-graphene-based scalable JoFET fabrication have been achieved, such as 150-mm-wafer CVD graphene JoFETs with a global back-gate 18 and the development of scalable van der Waals stacking of CVD graphene and hBN 19. However, the wafer-scale demonstration of CVD graphene JJs encapsulated with gate dielectric and with lithography defined top-gate control remains an important milestone to be demonstrated, essential for scaling the technology outside of the laboratory.

In this letter, we report scalable, lithography defined, electrically controlled superconducting proximity coupling for Al-graphene-Al JJs, for which the critical current ICsubscript𝐼CI_{\text{C}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT (and thus kinetic inductance or Josephson energy) can be tuned by an order of magnitude with the local top-gate.

The JJs are fabricated using wafer-scale CMOS-compatible processes using CVD graphene wet-transferred on 150 mm Si wafer covered with 90 nm of SiO2 thermal oxide (step ##\##1). For all process steps, patterning is performed using electron-beam lithography, and metal layers are deposited using the electron-beam evaporation. First, the graphene is globally encapsulated with a layer of Al2O3 (##\##2). Next, the source/drain (S/D) contacts are patterned, the Al2O3 at the contact area is wet-etched (##\##3), and the S/D contacts are evaporated with a (5 nm/ 30 nm) Ti/Al stack (##\##4). Then, a 30 nm of Atomic Layer Deposition (ALD) grown Al2O3 is deposited for gate dielectric (##\##6). Finally, the gate is patterned and the Ti/Al gate stack is evaporated (##\##7). For the un-gated devices, also studied in this letter, only steps ##\##1-4 were carried out. The wafer-scale process used to fabricate JoFETs was optimized to reach the Al-graphene contact resistance down to ∼similar-to\sim\,∼170 Ω⁢µ⁢mΩmicrometer\Omega$\mathrm{\SIUnitSymbolMicro m}$roman_Ω start_ID roman_µ roman_m end_ID (see Fig. 2, Table 1 and ref. 20), which is on par with the state of the art for top and edge-type graphene-metal contacts 1, 21, 18, 22, 23. More details on fabrication are given in ref. 20.

First, all fabricated graphene devices are probed at 300 K. To estimate the yield, we exclude the devices with shorted gates, or no gate tunability, or the total resistance normalized to Lgsubscript𝐿gL_{\text{g}}italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT > 1000 ΩΩ\Omegaroman_Ωµ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m (indicating likely open circuit between Source and Drain contacts). Following these criteria, we obtain the device yield of ∼similar-to\sim∼ 90%. Then, the wafer is diced, and selected samples are cooled down in a dilution refrigerator with a base temperature of T=42𝑇42T=42italic_T = 42 mK. DC and low-frequency lock-in measurements (AC current excitation is 35 nArmsrms{}_{\text{rms}}start_FLOATSUBSCRIPT rms end_FLOATSUBSCRIPT at 33.3 Hz frequency) are carried out for the devices wire-bonded in two or four-probe configurations. In the former case, the wire resistance is subtracted (see the discussion in ref. 20).

The optical and scanning-electron-microscope (SEM) images of the final top-gated JoFET are shown in Fig. 1 (a,b), where the JoFET device channel width (Wgsubscript𝑊gW_{\text{g}}italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT) and gate length (Lgsubscript𝐿gL_{\text{g}}italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT) are indicated. A schematic cross-section of the JoFET is given in Fig. 1(c). The wafer-scale contact resistance characterization, being one of the key parameters for graphene JoFET device optimization, is shown in Fig. 2(a). Based on the measurements of more than 100 devices with fixed Wgsubscript𝑊gW_{\text{g}}italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT = 20 µ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m and Lgsubscript𝐿gL_{\text{g}}italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT from 8 µ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m to 150 nm and using the Gaussian fit of the data, we obtain the average contact resistance normalized to Wgsubscript𝑊gW_{\text{g}}italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT of RCnormsubscriptsuperscript𝑅normCR^{\text{norm}}_{\text{C}}italic_R start_POSTSUPERSCRIPT norm end_POSTSUPERSCRIPT start_POSTSUBSCRIPT C end_POSTSUBSCRIPT = 552 ±plus-or-minus\pm± 162 ΩΩ\Omegaroman_Ωµ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m. Fig. 2(b) shows the normal-state differential resistance vs top-gate voltage characteristics Rdiff⁢(Vtg)subscript𝑅diffsubscript𝑉tgR_{\text{diff}}(V_{\text{tg}})italic_R start_POSTSUBSCRIPT diff end_POSTSUBSCRIPT ( italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT ) with an on///off ratio of ∼similar-to\sim\,∼3–5 for four JoFETs with gate length Lg=250−350subscript𝐿g250350L_{\text{g}}=250-350italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT = 250 - 350 nm and width of Wg=20subscript𝑊g20W_{\text{g}}=20italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT = 20 µ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m and 50 µ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m. These measurements were performed at 42 mK using current biasing with Ibiassubscript𝐼biasI_{\text{bias}}italic_I start_POSTSUBSCRIPT bias end_POSTSUBSCRIPT larger than JoFET critical current ICsubscript𝐼CI_{\text{C}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT (see Fig. 3(b)).

All measurements of the top-gated JJs are done by sweeping Vtgsubscript𝑉tgV_{\text{tg}}italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT from negative to positive voltages to avoid gate-hysteresis effects (see ref. 20). We do not observe any significant current hysteresis as shown in ref. 20. The devices are stable against thermal cycling in terms of ICsubscript𝐼CI_{\text{C}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT and VDirsubscript𝑉DirV_{\text{Dir}}italic_V start_POSTSUBSCRIPT Dir end_POSTSUBSCRIPT between different cooldowns (see ref. 20).

Following the work by Li et al. 1 on graphene JJs and supported by the results in refs. 22, 24, 25, we extract the contact resistance RCsubscript𝑅CR_{\text{C}}italic_R start_POSTSUBSCRIPT C end_POSTSUBSCRIPT, Dirac peak position VDirsubscript𝑉DirV_{\text{Dir}}italic_V start_POSTSUBSCRIPT Dir end_POSTSUBSCRIPT, and charge carrier concentration ncsubscript𝑛cn_{\text{c}}italic_n start_POSTSUBSCRIPT c end_POSTSUBSCRIPT (using the model from ref. 26) from the 42 mK data presented in Fig. 2(b). As summarized in Table 1, the resulting VDir≈−11⁢…−12subscript𝑉Dir11…12V_{\text{Dir}}\approx-11...-12italic_V start_POSTSUBSCRIPT Dir end_POSTSUBSCRIPT ≈ - 11 … - 12 V, normalized contact resistance RCnorm≈165−300subscriptsuperscript𝑅normC165300R^{\text{norm}}_{\text{C}}\approx 165-300italic_R start_POSTSUPERSCRIPT norm end_POSTSUPERSCRIPT start_POSTSUBSCRIPT C end_POSTSUBSCRIPT ≈ 165 - 300 ΩΩ\Omegaroman_Ωµ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m for TG#⁢1−4#14\#1-4# 1 - 4. At Vtg=10subscript𝑉tg10V_{\text{tg}}=10italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT = 10 V, we obtain the mean free path le=35−70subscript𝑙e3570l_{\text{e}}=35-70italic_l start_POSTSUBSCRIPT e end_POSTSUBSCRIPT = 35 - 70 nm from Lg/(Rch⁢Wg)=2⁢e2⁢kF⁢le/hsubscript𝐿gsubscript𝑅chsubscript𝑊g2superscript𝑒2subscript𝑘Fsubscript𝑙eℎL_{\text{g}}/(R_{\text{ch}}W_{\text{g}})=2e^{2}k_{\text{F}}l_{\text{e}}/hitalic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT / ( italic_R start_POSTSUBSCRIPT ch end_POSTSUBSCRIPT italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT ) = 2 italic_e start_POSTSUPERSCRIPT 2 end_POSTSUPERSCRIPT italic_k start_POSTSUBSCRIPT F end_POSTSUBSCRIPT italic_l start_POSTSUBSCRIPT e end_POSTSUBSCRIPT / italic_h, where Rchsubscript𝑅chR_{\text{ch}}italic_R start_POSTSUBSCRIPT ch end_POSTSUBSCRIPT is the channel resistance (the total normal-state resistance is Rch+2⁢RCsubscript𝑅ch2subscript𝑅CR_{\text{ch}}+2R_{\text{C}}italic_R start_POSTSUBSCRIPT ch end_POSTSUBSCRIPT + 2 italic_R start_POSTSUBSCRIPT C end_POSTSUBSCRIPT), e𝑒eitalic_e is the elementary charge, kFsubscript𝑘Fk_{\text{F}}italic_k start_POSTSUBSCRIPT F end_POSTSUBSCRIPT is the Fermi wave vector calculated as π⁢nc𝜋subscript𝑛c\sqrt{\pi n_{\text{c}}}square-root start_ARG italic_π italic_n start_POSTSUBSCRIPT c end_POSTSUBSCRIPT end_ARG, and hℎhitalic_h is the Plank constant.

The superconducting coherence length ξs=360−510subscript𝜉s360510\xi_{\text{s}}=360-510italic_ξ start_POSTSUBSCRIPT s end_POSTSUBSCRIPT = 360 - 510 nm (larger than Lgsubscript𝐿gL_{\text{g}}italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT) is obtained from ℏ⁢D/ΔPlanck-constant-over-2-pi𝐷Δ\sqrt{\hbar D/\Delta}square-root start_ARG roman_ℏ italic_D / roman_Δ end_ARG, where ℏPlanck-constant-over-2-pi\hbarroman_ℏ is the reduced Plank constant, ΔΔ\Deltaroman_Δ = 90 µ⁢eVmicroelectronvolt\mathrm{\SIUnitSymbolMicro eV}roman_µ roman_eV is induced superconducting gap extracted from multiple Andreev reflection data (see ref. 20), and D𝐷Ditalic_D is the diffusion coefficient calculated as vF⁢le/2subscript𝑣Fsubscript𝑙e2v_{\text{F}}l_{\text{e}}/2italic_v start_POSTSUBSCRIPT F end_POSTSUBSCRIPT italic_l start_POSTSUBSCRIPT e end_POSTSUBSCRIPT / 2, with vF≈subscript𝑣Fabsentv_{\text{F}}\approxitalic_v start_POSTSUBSCRIPT F end_POSTSUBSCRIPT ≈ 106superscript10610^{6}10 start_POSTSUPERSCRIPT 6 end_POSTSUPERSCRIPT m/s being the Fermi velocity in graphene far from VDirsubscript𝑉DirV_{\text{Dir}}italic_V start_POSTSUBSCRIPT Dir end_POSTSUBSCRIPT 25. Next, we deduce the Thouless energy ETh=125−200subscript𝐸Th125200E_{\text{Th}}=125-200italic_E start_POSTSUBSCRIPT Th end_POSTSUBSCRIPT = 125 - 200 µ⁢eVmicroelectronvolt\mathrm{\SIUnitSymbolMicro eV}roman_µ roman_eV (larger than ΔΔ\Deltaroman_Δ) for the diffusive regime (le<Lgsubscript𝑙esubscript𝐿gl_{\text{e}}<L_{\text{g}}italic_l start_POSTSUBSCRIPT e end_POSTSUBSCRIPT < italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT) as ℏ⁢D/Lg2Planck-constant-over-2-pi𝐷superscriptsubscript𝐿g2\hbar D/L_{\text{g}}^{2}roman_ℏ italic_D / italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT start_POSTSUPERSCRIPT 2 end_POSTSUPERSCRIPT, and estimate the junction transparency τ≈0.04−0.07𝜏0.040.07\tau\approx 0.04-0.07italic_τ ≈ 0.04 - 0.07 from 2⁢RC=(h/4⁢e2)/(M⁢τ)2subscript𝑅Cℎ4superscript𝑒2𝑀𝜏2R_{\text{C}}=(h/4e^{2})/(M\tau)2 italic_R start_POSTSUBSCRIPT C end_POSTSUBSCRIPT = ( italic_h / 4 italic_e start_POSTSUPERSCRIPT 2 end_POSTSUPERSCRIPT ) / ( italic_M italic_τ ) 27, where M𝑀Mitalic_M is the number of conducting channels (∼similar-to\sim\,∼290 per µ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m of Wgsubscript𝑊gW_{\text{g}}italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT), defined as M=kF⁢Wg/π𝑀subscript𝑘Fsubscript𝑊g𝜋M=k_{\text{F}}W_{\text{g}}/\piitalic_M = italic_k start_POSTSUBSCRIPT F end_POSTSUBSCRIPT italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT / italic_π. The parameters in Table 1 were extracted far from the Dirac point at Vtg=10subscript𝑉tg10V_{\text{tg}}=10italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT = 10 V and Vbg=0subscript𝑉bg0V_{\text{bg}}=0italic_V start_POSTSUBSCRIPT bg end_POSTSUBSCRIPT = 0.

The current–voltage characteristics of the top-gated device with Lg=300subscript𝐿g300L_{\text{g}}=300italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT = 300 nm and Wg=20subscript𝑊g20W_{\text{g}}=20italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT = 20 µ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m are shown in Fig. 3(a) for different Vtgsubscript𝑉tgV_{\text{tg}}italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT at 42 mK. The lock-in measurements of Rdiffsubscript𝑅diffR_{\text{diff}}italic_R start_POSTSUBSCRIPT diff end_POSTSUBSCRIPT as a function of Ibiassubscript𝐼biasI_{\text{bias}}italic_I start_POSTSUBSCRIPT bias end_POSTSUBSCRIPT and Vtgsubscript𝑉tgV_{\text{tg}}italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT for devices TG#⁢1−4#14\#1-4# 1 - 4 from Fig. 2(b) are shown in Fig. 3(b). The gate leakage current was below the setup noise floor for the Vt⁢gsubscript𝑉𝑡𝑔V_{tg}italic_V start_POSTSUBSCRIPT italic_t italic_g end_POSTSUBSCRIPT range between +++10 V and −--15 V (see also ref. 20). The critical current extracted from Fig. 3(b) as a function of Vtgsubscript𝑉tgV_{\text{tg}}italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT is shown in Fig. 3(c,d). The ICsubscript𝐼CI_{\text{C}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT values extracted for positive and negative Ibiassubscript𝐼biasI_{\text{bias}}italic_I start_POSTSUBSCRIPT bias end_POSTSUBSCRIPT were symmetric. While for TG#⁢1,2#12\#1,2# 1 , 2, the coherent transport is almost entirely suppressed at VDirsubscript𝑉DirV_{\text{Dir}}italic_V start_POSTSUBSCRIPT Dir end_POSTSUBSCRIPT, the wider device, TG#⁢3,4#34\#3,4# 3 , 4, has a superconducting plateau which does not close due to the channel in-homogeneity, similar to what has been reported in refs. 3, 6. For TG#⁢1,2#12\#1,2# 1 , 2 with Wg=20subscript𝑊g20W_{\text{g}}=20italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT = 20 µ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m we observe very similar values and Vtgsubscript𝑉tgV_{\text{tg}}italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT-dependence for critical current. For the measured 5th top-gated device, TG#⁢5#5\#5# 5, with Lg=200subscript𝐿g200L_{\text{g}}=200italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT = 200 nm and Wg=20subscript𝑊g20W_{\text{g}}=20italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT = 20 µ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m, at Vtg−VDir≈10subscript𝑉tgsubscript𝑉Dir10V_{\text{tg}}-V_{\text{Dir}}\approx 10italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT - italic_V start_POSTSUBSCRIPT Dir end_POSTSUBSCRIPT ≈ 10 V and Vbg=0subscript𝑉bg0V_{\text{bg}}=0italic_V start_POSTSUBSCRIPT bg end_POSTSUBSCRIPT = 0, we also find IC=1.1subscript𝐼C1.1I_{\text{C}}=1.1italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT = 1.1 µ⁢Amicroampere\mathrm{\SIUnitSymbolMicro A}roman_µ roman_A (see ref. 20).

The product of the normal-state resistance and the critical current IC⁢RNsubscript𝐼Csubscript𝑅NI_{\text{C}}R_{\text{N}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT italic_R start_POSTSUBSCRIPT N end_POSTSUBSCRIPT as a function of Vtgsubscript𝑉tgV_{\text{tg}}italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT is shown in Fig. 3(e). While TG#⁢1,2#12\#1,2# 1 , 2 have almost constant IC⁢RN≈20subscript𝐼Csubscript𝑅N20I_{\text{C}}R_{\text{N}}\approx 20italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT italic_R start_POSTSUBSCRIPT N end_POSTSUBSCRIPT ≈ 20 µ⁢eVmicroelectronvolt\mathrm{\SIUnitSymbolMicro eV}roman_µ roman_eV as Vtgsubscript𝑉tgV_{\text{tg}}italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT is changed from +10 to −--15 V, due to the channel in-homogeneity, IC⁢RNsubscript𝐼Csubscript𝑅NI_{\text{C}}R_{\text{N}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT italic_R start_POSTSUBSCRIPT N end_POSTSUBSCRIPT for TG#⁢3,4#34\#3,4# 3 , 4 changes between 20 µ⁢eVmicroelectronvolt\mathrm{\SIUnitSymbolMicro eV}roman_µ roman_eV (close to VDirsubscript𝑉DirV_{\text{Dir}}italic_V start_POSTSUBSCRIPT Dir end_POSTSUBSCRIPT) to 30−40304030-4030 - 40 µ⁢eVmicroelectronvolt\mathrm{\SIUnitSymbolMicro eV}roman_µ roman_eV (far from VDirsubscript𝑉DirV_{\text{Dir}}italic_V start_POSTSUBSCRIPT Dir end_POSTSUBSCRIPT). The reduced ratio of e⁢IC⁢RN/Δ𝑒subscript𝐼Csubscript𝑅NΔeI_{\text{C}}R_{\text{N}}/\Deltaitalic_e italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT italic_R start_POSTSUBSCRIPT N end_POSTSUBSCRIPT / roman_Δ of ∼similar-to\sim∼ 0.2–0.4 (as compared to 2.07 expected for short diffusive junctions 1, 28, 29 or π𝜋\piitalic_π calculated for the ballistic junctions with perfect interfaces 29) may be explained by the partial transmission at the graphene/superconductor interface due to the imperfect interfaces 23, 29. Additional magnetic-field measurements of Hall bars and studying current-phase relationship (CPR) with superconducting quantum interference devices (SQUIDs) will be performed in the next experiments. This should provide better understanding of our JoFET device physics and the mechanisms behind the limited junction transmission and induced superconducting gap smaller than expected for the short-junction limit.

Regarding the temperature dependence, in the long-junction limit, IC⁢(T)subscript𝐼C𝑇I_{\text{C}}(T)italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT ( italic_T ) scales as ∝proportional-to\propto∝ exp(−kB⁢T/δ⁢Esubscript𝑘B𝑇𝛿𝐸-k_{\text{B}}T/\delta E- italic_k start_POSTSUBSCRIPT B end_POSTSUBSCRIPT italic_T / italic_δ italic_E) with δ⁢E≈ℏ⁢vF/(2⁢π⁢Lg)𝛿𝐸Planck-constant-over-2-pisubscript𝑣F2𝜋subscript𝐿g\delta E\approx\hbar v_{\text{F}}/(2\pi L_{\text{g}})italic_δ italic_E ≈ roman_ℏ italic_v start_POSTSUBSCRIPT F end_POSTSUBSCRIPT / ( 2 italic_π italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT ) 30, and in the short-junction limit, a plateau in IC⁢(T)subscript𝐼C𝑇I_{\text{C}}(T)italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT ( italic_T ) is expected 30, 5, 28, 8. For the top-gated devices TG#⁢1,4#14\#1,4# 1 , 4, IC⁢(T)subscript𝐼C𝑇I_{\text{C}}(T)italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT ( italic_T ) and IC⁢RN⁢(T)subscript𝐼Csubscript𝑅N𝑇I_{\text{C}}R_{\text{N}}(T)italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT italic_R start_POSTSUBSCRIPT N end_POSTSUBSCRIPT ( italic_T ) dependencies are shown in Fig. 4 (c-d) as function of Vtgsubscript𝑉tgV_{\text{tg}}italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT (see Fig. 4 (a)). The short-junction behaviour for TG#⁢1,4#14\#1,4# 1 , 4 with ICsubscript𝐼CI_{\text{C}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT varying very little between 42 mK and 200 mK and the rapid (exponential) decrease of ICsubscript𝐼CI_{\text{C}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT at T>200𝑇200T>200italic_T > 200 mK can be observed. While for the ballistic junction we expect to have little variation in the IC⁢(T)subscript𝐼C𝑇I_{\text{C}}(T)italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT ( italic_T ) behavior as a function of Vgsubscript𝑉gV_{\text{g}}italic_V start_POSTSUBSCRIPT g end_POSTSUBSCRIPT 5, for our diffusive JJs we observe that the ICsubscript𝐼CI_{\text{C}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT reduction with T𝑇Titalic_T is much weaker for Vtgsubscript𝑉tgV_{\text{tg}}italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT closer to VDirsubscript𝑉DirV_{\text{Dir}}italic_V start_POSTSUBSCRIPT Dir end_POSTSUBSCRIPT for TG#⁢1,4#14\#1,4# 1 , 4.

Furthermore, we study temperature dependence for four un-gated JJs with Wgsubscript𝑊gW_{\text{g}}italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT = 20 µ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m and 50 µ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m and Lgsubscript𝐿gL_{\text{g}}italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT between 150 nm and 350 nm, see Fig. 4(b). Due to the low-temperature freeze-out of weakly-doped Si substrate (back-gate), we measure the un-gated JJs at Vbg−VDirsubscript𝑉bgsubscript𝑉DirV_{\text{bg}}-V_{\text{Dir}}italic_V start_POSTSUBSCRIPT bg end_POSTSUBSCRIPT - italic_V start_POSTSUBSCRIPT Dir end_POSTSUBSCRIPT as shown in Fig. 4(e), where VDirsubscript𝑉DirV_{\text{Dir}}italic_V start_POSTSUBSCRIPT Dir end_POSTSUBSCRIPT is deduced from the 300 K measurements (see ref. 20). Qualitatively similar behavior for the un-gated JJs is observed as for TG#⁢1,4#14\#1,4# 1 , 4, suggesting that the top-gate oxide and metal fabrication steps do not significantly affect the JJ properties. As the JJ is biased close to VDirsubscript𝑉DirV_{\text{Dir}}italic_V start_POSTSUBSCRIPT Dir end_POSTSUBSCRIPT (see the device with Wg=50subscript𝑊g50W_{\text{g}}=50italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT = 50 µ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m, Lg=150subscript𝐿g150L_{\text{g}}=150italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT = 150 nm, Vbg−VDir=2subscript𝑉bgsubscript𝑉Dir2V_{\text{bg}}-V_{\text{Dir}}=2italic_V start_POSTSUBSCRIPT bg end_POSTSUBSCRIPT - italic_V start_POSTSUBSCRIPT Dir end_POSTSUBSCRIPT = 2 V), ICsubscript𝐼CI_{\text{C}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT and IC⁢RNsubscript𝐼Csubscript𝑅NI_{\text{C}}R_{\text{N}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT italic_R start_POSTSUBSCRIPT N end_POSTSUBSCRIPT depend weakly on temperature, as also observed for the top-gated devices. Similar IC⁢RNsubscript𝐼Csubscript𝑅NI_{\text{C}}R_{\text{N}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT italic_R start_POSTSUBSCRIPT N end_POSTSUBSCRIPT values between 20–40 µ⁢eVmicroelectronvolt\mathrm{\SIUnitSymbolMicro eV}roman_µ roman_eV are observed at for the back-gated JJs as compared to TG#⁢1−4#14\#1-4# 1 - 4. Assuming the relation between the critical temperature Tcsubscript𝑇cT_{\text{c}}italic_T start_POSTSUBSCRIPT c end_POSTSUBSCRIPT and induced superconducting gap follows the Bardeen–Cooper–Schrieffer (BCS) theory 30, using Δ=1.76⁢kB⁢Tc=90Δ1.76subscript𝑘Bsubscript𝑇c90\Delta=1.76k_{\text{B}}T_{\text{c}}=90roman_Δ = 1.76 italic_k start_POSTSUBSCRIPT B end_POSTSUBSCRIPT italic_T start_POSTSUBSCRIPT c end_POSTSUBSCRIPT = 90 µ⁢eVmicroelectronvolt\mathrm{\SIUnitSymbolMicro eV}roman_µ roman_eV, we obtain Tc≈subscript𝑇cabsentT_{\text{c}}\approxitalic_T start_POSTSUBSCRIPT c end_POSTSUBSCRIPT ≈ 600 mK, compatible with the IC−Tsubscript𝐼C𝑇I_{\text{C}}-Titalic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT - italic_T data for the top- and un-gated JJs presented in Fig. 4.

Finally, we evaluate the transconductance parameter defined as β=d⁢IC/d⁢Vtg𝛽dsubscript𝐼Cdsubscript𝑉tg\beta=\text{d}I_{\text{C}}/\text{d}V_{\text{tg}}italic_β = d italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT / d italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT for TG#⁢1,4#14\#1,4# 1 , 4 as used in superconducting digital electronics 15, 10 (see ref. 20). Despite a relatively low junction transparency and not optimal gate oxide thickness, we achieve peak values of β𝛽\betaitalic_β ∼similar-to\sim\,∼0.09 and 0.22 µ⁢Amicroampere\mathrm{\SIUnitSymbolMicro A}roman_µ roman_A/V for TG#⁢1#1\#1# 1 and TG#⁢4#4\#4# 4, showing a promising scaling of β𝛽\betaitalic_β with Wgsubscript𝑊gW_{\text{g}}italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT. Yet, comparing with the state-of-the-art shallow 2DEG InAs heterostructures with 10 nm-thick ALD Al22{}_{\text{2}}start_FLOATSUBSCRIPT 2 end_FLOATSUBSCRIPTO33{}_{\text{3}}start_FLOATSUBSCRIPT 3 end_FLOATSUBSCRIPT gate oxide 10 (much thinner than in our case), order of magnitude higher β≈1−10𝛽110\beta\approx 1-10italic_β ≈ 1 - 10 µ⁢Amicroampere\mathrm{\SIUnitSymbolMicro A}roman_µ roman_A/V can be obtained.

In summary, we have demonstrated 150-mm-wafer scalable fabrication of JoFETs with low contact resistance using CVD-grown graphene with local top gate control. We observe field-effect-tunable critical current up to a few µ⁢Amicroampere\mathrm{\SIUnitSymbolMicro A}roman_µ roman_A, shown to have reasonable scaling with gate length and channel width. Based on the measurements of 9 individual devices down to mK temperature, our JoFETs operate in the short diffusive regime and have good stability against thermal cycling.

Our JoFETs are fabricated similarly to conventional CMOS-compatible CVD-graphene FETs and our 300K-wafer-scale device yield exceeds 90%percent\%%. As the next milestone, we aim to reduce the Lgsubscript𝐿gL_{\text{g}}italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT down to 50 nm, optimize the position of VDirsubscript𝑉DirV_{\text{Dir}}italic_V start_POSTSUBSCRIPT Dir end_POSTSUBSCRIPT, and improve the junction transparency toward the wafer-scale realization of graphene quantum integrated circuits such as superconducting quantum interference devices, RF switches and multiplexers. Our process allows to combine normal-state and superconducting FETs on the same chip to explore the hybrid electronics at the circuit and system design level 31, 32, 33, 15, with energy-efficiency improved by the ambipolar behavior of graphene normal-state and superconducting FETs. Alternatively, the heterogeneous integration of graphene JoFETs with commercial CMOS 34 or custom low-power cryo-CMOS 35 can be envisioned.

Finally, we expect our wafer-scale fabrication process to be applicable to other 2D semiconductor weak links, such as transition-metal dichalcogenide MoS2 36, WTe2 37, and NbSe2 38.

In the Supplementary materials document, we give a more detailed description of the fabrication process and provide further details of the room temperature 4-probe DC I-V probe-station characterization in section. We also attach the supporting cryogenic data for the graphene JoFET devices from the main text, and data from an additional top-gated device TG#⁢5#5\#5# 5.

We thank Antti Kemppinen and Pranauv Selvasundaram from VTT for useful discussions and help in maintaining the cryogenic setup. We acknowledge funding from the Academy of Finland Centre of Excellence program (project nos. 352925, 336810, 336817, and 336819), Union’s Horizon 2020 research and innovation programme under Grant Agreement No. 824109 European Microkelvin Platform (EMP), EU Horizon 2020 Qu-Pilot project no. 101113983, European Research Council under Advanced Grant no. 101053801 (ConceptQ), Horizon Europe programme HORIZON-CL4-2022-QUANTUM-01-SGA via the project 101113946 (OpenSuperQPlus100), HORIZON-RIA Programme under Grant No. 101135240 (JOGATE), the Future Makers Program of the Jane and Aatos Erkko Foundation and the Technology Industries of Finland Centennial Foundation, Business Finland under the Quantum Technologies Industrial (QuTI) project (decision no. 41419/31/2020). H.B. is funded by the Research Council of Finland through the postdoctoral fellowship project CRYOPROC (no. 350325). A.A.G. acknowledges the financial support of the Academy of Finland project no. 343842. This work used VTT’s and OtaNano Micronova cleanroom and measurement laboratory facilities.

Author declarations.

References

Li et al. 2016 Li, C.; Guéron, S.; Chepelianskii, A.; Bouchiat, H. Full range of proximity effect probed with superconductor/graphene/superconductor junctions. Physical Review B 2016, 94, 115405.

Lee and Lee 2018 Lee, G. H.; Lee, H. J. Proximity coupling in superconductor-graphene heterostructures. Reports on Progress in Physics 2018, 81.

Heersche et al. 2007 Heersche, H. B.; Jarillo-Herrero, P.; Oostinga, J. B.; Vandersypen, L. M. K.; Morpurgo, A. F. Bipolar supercurrent in graphene. Nature 2007, 446, 56–59.

Ben Shalom et al. 2016 Ben Shalom, M.; Zhu, M. J.; Fal’ko, V. I.; Mishchenko, A.; Kretinin, A. V.; Novoselov, K. S.; Woods, C. R.; Watanabe, K.; Taniguchi, T.; Geim, A. K.; Prance, J. R. Quantum oscillations of the critical current and high-field superconducting proximity in ballistic graphene. Nature Physics 2016, 12, 318–322.

Borzenets et al. 2016 Borzenets, I. V.; Amet, F.; Ke, C. T.; Draelos, A. W.; Wei, M. T.; Seredinski, A.; Watanabe, K.; Taniguchi, T.; Bomze, Y.; Yamamoto, M.; Tarucha, S.; Finkelstein, G. Ballistic Graphene Josephson Junctions from the Short to the Long Junction Regimes. Physical Review Letters 2016, 117, 237002.

Butseraen et al. 2022 Butseraen, G.; Ranadive, A.; Aparicio, N.; Rafsanjani Amin, K.; Juyal, A.; Esposito, M.; Watanabe, K.; Taniguchi, T.; Roch, N.; Lefloch, F.; Renard, J. A gate-tunable graphene Josephson parametric amplifier. Nature Nanotechnology 2022, 17, 1153–1158.

Barati et al. 2021 Barati, F.; Thompson, J. P.; Dartiailh, M. C.; Sardashti, K.; Mayer, W.; Yuan, J.; Wickramasinghe, K.; Watanabe, K.; Taniguchi, T.; Churchill, H.; Shabani, J. Tuning Supercurrent in Josephson Field-Effect Transistors Using h-BN Dielectric. Nano Letters 2021, 21, 1915–1920.

Aggarwal et al. 2021 Aggarwal, K.; Hofmann, A.; Jirovec, D.; Prieto, I.; Sammak, A.; Botifoll, M.; Martí-Sánchez, S.; Veldhorst, M.; Arbiol, J.; Scappucci, G.; Danon, J.; Katsaros, G. Enhancement of proximity-induced superconductivity in a planar Ge hole gas. Physical Review Research 2021, 3, L022005.

Vigneau et al. 2019 Vigneau, F.; Mizokuchi, R.; Zanuz, D. C.; Huang, X.; Tan, S.; Maurand, R.; Frolov, S.; Sammak, A.; Scappucci, G.; Lefloch, F.; De Franceschi, S. Germanium Quantum-Well Josephson Field-Effect Transistors and Interferometers. Nano Letters 2019, 19, 1023–1027.

Wen et al. 2021 Wen, F.; Yuan, J.; Wickramasinghe, K. S.; Mayer, W.; Shabani, J.; Tutuc, E. Epitaxial Al-InAs Heterostructures as Platform for Josephson Junction Field-Effect Transistor Logic Devices. IEEE Transactions on Electron Devices 2021, 68, 1524–1529.

Xiang et al. 2006 Xiang, J.; Vidan, A.; Tinkham, M.; Westervelt, R. M.; Lieber, C. M. Ge/Si nanowire mesoscopic Josephson junctions. Nature Nanotechnology 2006, 1, 208–213.

Calado et al. 2015 Calado, V. E.; Goswami, S.; Nanda, G.; Diez, M.; Akhmerov, A. R.; Watanabe, K.; Taniguchi, T.; Klapwijk, T. M.; Vandersypen, L. M. K. Ballistic Josephson junctions in edge-contacted graphene. Nature Nanotechnology 2015, 10, 761–764.

Casparis et al. 2018 Casparis, L.; Connolly, M. R.; Kjaergaard, M.; Pearson, N. J.; Kringhøj, A.; Larsen, T. W.; Kuemmeth, F.; Wang, T.; Thomas, C.; Gronin, S.; Gardner, G. C.; Manfra, M. J.; Marcus, C. M.; Petersson, K. D. Superconducting gatemon qubit based on a proximitized two-dimensional electron gas. Nature Nanotechnology 2018, 13, 915–919.

Phan et al. 2023 Phan, D.; Falthansl-Scheinecker, P.; Mishra, U.; Strickland, W.; Langone, D.; Shabani, J.; Higginbotham, A. Gate-Tunable Superconductor-Semiconductor Parametric Amplifier. Physical Review Applied 2023, 19, 1.

Wen et al. 2019 Wen, F.; Shabani, J.; Tutuc, E. Josephson Junction Field-Effect Transistors for Boolean Logic Cryogenic Applications. IEEE Transactions on Electron Devices 2019, 66, 5367–5374.

Kokkoniemi et al. 2020 Kokkoniemi, R.; Girard, J. P.; Hazra, D.; Laitinen, A.; Govenius, J.; Lake, R. E.; Sallinen, I.; Vesterinen, V.; Partanen, M.; Tan, J. Y.; Chan, K. W.; Tan, K. Y.; Hakonen, P.; Möttönen, M. Bolometer operating at the threshold for circuit quantum electrodynamics. Nature 2020, 586, 47–51.

Sardashti et al. 2020 Sardashti, K.; Dartiailh, M. C.; Yuan, J.; Hart, S.; Gumann, P.; Shabani, J. Voltage-Tunable Superconducting Resonators: A Platform for Random Access Quantum Memory. IEEE Transactions on Quantum Engineering 2020, 1, 1–7.

Li et al. 2019 Li, T.; Gallop, J. C.; Hao, L.; Romans, E. J. Scalable, Tunable Josephson Junctions and DC SQUIDs Based on CVD Graphene. IEEE Transactions on Applied Superconductivity 2019, 29, 1–4.

Schmidt et al. 2023 Schmidt, P.; Banszerus, L.; Frohn, B.; Blien, S.; Watanabe, K.; Taniguchi, T.; Hüttel, A. K.; Beschoten, B.; Hassler, F.; Stampfer, C. Tuning the supercurrent distribution in parallel ballistic graphene Josephson junctions. Physical Review Applied 2023, 20, 054049.

20 See Supplemental Material at URL-will-be-inserted-by-publisher.

Bonmann et al. 2019 Bonmann, M.; Asad, M.; Yang, X.; Generalov, A.; Vorobiev, A.; Banszerus, L.; Stampfer, C.; Otto, M.; Neumaier, D.; Stake, J. Graphene Field-Effect Transistors With High Extrinsic fTsubscript𝑓𝑇{f}_{T}italic_f start_POSTSUBSCRIPT italic_T end_POSTSUBSCRIPT and fmaxsubscript𝑓max{f}_{\mathrm{max}}italic_f start_POSTSUBSCRIPT roman_max end_POSTSUBSCRIPT. IEEE Electron Device Letters 2019, 40, 131–134.

Xia et al. 2011 Xia, F.; Perebeinos, V.; Lin, Y.-m.; Wu, Y.; Avouris, P. The origins and limits of metal–graphene junction resistance. Nature Nanotechnology 2011, 6, 179–184.

Ke et al. 2016 Ke, C. T.; Borzenets, I. V.; Draelos, A. W.; Amet, F.; Bomze, Y.; Jones, G.; Craciun, M.; Russo, S.; Yamamoto, M.; Tarucha, S.; Finkelstein, G. Critical Current Scaling in Long Diffusive Graphene-Based Josephson Junctions. Nano Letters 2016, 16, 4788–4791.

Cayssol et al. 2009 Cayssol, J.; Huard, B.; Goldhaber-Gordon, D. Contact resistance and shot noise in graphene transistors. Physical Review B 2009, 79, 075428.

Castro Neto et al. 2009 Castro Neto, A. H.; Guinea, F.; Peres, N. M. R.; Novoselov, K. S.; Geim, A. K. The electronic properties of graphene. Reviews of Modern Physics 2009, 81, 109–162.

Kim et al. 2009 Kim, S.; Nah, J.; Jo, I.; Shahrjerdi, D.; Colombo, L.; Yao, Z.; Tutuc, E.; Banerjee, S. Realization of a high mobility dual-gated graphene field-effect transistor with Al2O3 dielectric. Applied Physics Letters 2009, 94, 062107.

Datta 1995 Datta, S. Electronic Transport in Mesoscopic Systems; Cambridge University Press, Cambridge, 1995.

Lee et al. 2015 Lee, G.; Kim, S.; Jhi, S.; Lee, H. Ultimately short ballistic vertical graphene Josephson junctions. Nature Communications 2015, 6, 6181.

Likharev 1979 Likharev, K. K. Superconducting weak links. Rev. Mod. Phys. 1979, 51, 101–159.

Tinkham 1996 Tinkham, M. Introduction to Superconductivity; McGraw-Hill, New York, 1996.

Van Duzer and Kumar 1990 Van Duzer, T.; Kumar, S. Semiconductor-superconductor hybrid electronics. Cryogenics 1990, 30, 1014–1023.

Zhao et al. 2017 Zhao, Q.-Y.; McCaughan, A. N.; Dane, A. E.; Berggren, K. K.; Ortlepp, T. A nanocryotron comparator can connect single-flux-quantum circuits to conventional electronics. Superconductor Science and Technology 2017, 30, 044002.

Alam et al. 2020 Alam, S.; Jahangir, M. A.; Aziz, A. A Compact Model for Superconductor- Insulator-Superconductor (SIS) Josephson Junctions. IEEE Electron Device Letters 2020, 41, 1249–1252.

Soikkeli et al. 2023 Soikkeli, M.; Murros, A.; Rantala, A.; Txoperena, O.; Kilpi, O.-P.; Kainlauri, M.; Sovanto, K.; Maestre, A.; Centeno, A.; Tukkiniemi, K.; Gomes Martins, D.; Zurutuza, A.; Arpiainen, S.; Prunnila, M. Wafer-Scale Graphene Field-Effect Transistor Biosensor Arrays with Monolithic CMOS Readout. ACS Applied Electronic Materials 2023, 5, 4925–4932.

Bohuslavskyi et al. 2023 Bohuslavskyi, H.; Ronzani, A.; Hätinen, J.; Rantala, A.; Shchepetov, A.; Koppinen, P.; Prunnila, M.; Lehtinen, J. S. Scalable on-chip multiplexing of silicon single and double quantum dots. arXiv:2208.12131 2023,

Trainer et al. 2020 Trainer, D. J.; Wang, B.; Bobba, F.; Samuelson, N.; Xi, X.; Zasadzinski, J.; Nieminen, J.; Bansil, A.; Iavarone, M. Proximity-Induced Superconductivity in Monolayer MoS2. ACS Nano 2020, 14, 2718–2728.

Randle et al. 2023 Randle, M. D.; Hosoda, M.; Deacon, R. S.; Ohtomo, M.; Zellekens, P.; Watanabe, K.; Taniguchi, T.; Okazaki, S.; Sasagawa, T.; Kawaguchi, K.; Sato, S.; Ishibashi, K. Gate-Defined Josephson Weak-Links in Monolayer WTe2. Advanced Materials 2023, 35, 2301683.

Bauriedl et al. 2022 Bauriedl, L.; Bäuml, C.; Fuchs, L.; Baumgartner, C.; Paulik, N.; Bauer, J. M.; Lin, K.-Q.; Lupton, J. M.; Taniguchi, T.; Watanabe, K.; Strunk, C.; Paradiso, N. Supercurrent diode effect and magnetochiral anisotropy in few-layer NbSe2. Nature Communications 2022, 13, 4266.

Supplementary materials: Wafer-scale CMOS-compatible graphene Josephson field-effect transistors

In the Supplementary materials document, we give a more detailed description of the fabrication process in section S1: Fabrication, further details of the room temperature 4-probe DC I-V probe-station characterization in section S2: Room temperature characterization. In section S3: Additional low-temperature data, we show the supporting cryogenic data for the graphene JoFET devices from the main text, and data from an additional top-gated device TG#⁢5#5\#5# 5. Additional information about the series resistance subtraction for the devices measured in 2-probe configuration is given in section S4: 2-probe vs 4-probe measurements. Finally, a discussion about the gate leakage is given in section S5: Gate leakage.

S1: Fabrication

The graphene JoFETs are fabricated on a 150 mm (6") p-type Si substrate with a 90 nm SiO2 oxide layer to enable the substrate back gate measurements at room temperature. The CVD graphene is transferred by Graphenea™ on the full wafer. The main feature of the fabrication process is the encapsulation of the CVD graphene with a thin layer of Al2O3, deposited by evaporation of Al, oxidized in the evaporation chamber. This Al2O3 layer of oxide protects graphene from wet lithography processes and residues of resist. Next, the e-beam lithography (EBL) for superconducting contacts is done on top of graphene and Al2O3 encapsulation layer, and the Al2O3 in the contact area is etched. The etching of Al2O3 encapsulation layer is done before the superconducting Al contacts evaporation and it is the most important step for the yield of JoFETs. The incomplete etch of the oxide results in a Schottky barrier at the contact interface and weakens the superconducting proximity coupling between the Al Source/Drain and graphene. The quality of etching is controlled by Atomic Force Microscopy (AFM) operated in the capacitive mode on the surface of cleaned and etched graphene, before the contacts evaporation (see Supp. Fig. 1). There, we obtain the surface roughness σSRsubscript𝜎SR\sigma_{\text{SR}}italic_σ start_POSTSUBSCRIPT SR end_POSTSUBSCRIPT as low as 370 pmrmsrms{}_{\text{rms}}start_FLOATSUBSCRIPT rms end_FLOATSUBSCRIPT. After that, the contacts are evaporated with Ti/Al stack followed by a lift-off process. As the final step, the gate dielectric Al2O3 is grown using the atomic layer deposition (ALD), and the gate electrode is patterned with EBL on top of gate dielectric, evaporated with Ti/Al stack, and followed by a lift-off process.

S2: Room temperature characterization

At room temperature, the graphene FETs are characterized with a semiconductor parameter analyzer using an automated probe station on wafer level. The DC transfer curves (drain-source resistance vs top- and/or back-gate voltage) of all the JoFETs are measured to estimate the yield of fabrication, which for this fabrication run was found to be ∼similar-to\sim∼ 90%percent\%%. The probed device arrays include JoFETs with varying gate length Lgsubscript𝐿gL_{\text{g}}italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT and channel width Wgsubscript𝑊gW_{\text{g}}italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT. The data normalized to the Dirac peak position are shown in Supp. Fig. 3 (a). Furthermore, the contact resistance RCsubscript𝑅CR_{\text{C}}italic_R start_POSTSUBSCRIPT C end_POSTSUBSCRIPT is extracted by the Transfer Length Method (TLM), using the liner fit on the data with different Lgsubscript𝐿gL_{\text{g}}italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT. The TLM fitting for data in Supp. Fig. 3 (a) is shown in Supp. Fig. 3 (b), where the total normal-state differential resistance is shown. The contact resistance for the device with Lg=500subscript𝐿g500L_{\text{g}}=500italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT = 500 nm is ∼similar-to\sim∼ 60 ΩΩ\Omegaroman_Ω, and approximating Lgsubscript𝐿gL_{\text{g}}italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT to zero, it results in Rcsubscript𝑅cR_{\text{c}}italic_R start_POSTSUBSCRIPT c end_POSTSUBSCRIPT normalized to the channel width Wgsubscript𝑊gW_{\text{g}}italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT for the probed devices of RCnorm≈subscriptsuperscript𝑅normCabsentR^{\text{norm}}_{\text{C}}\approxitalic_R start_POSTSUPERSCRIPT norm end_POSTSUPERSCRIPT start_POSTSUBSCRIPT C end_POSTSUBSCRIPT ≈ 300 ΩΩ\Omegaroman_Ωµ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m, which is comparable to the low-temperature RCnorm=165−300subscriptsuperscript𝑅normC165300R^{\text{norm}}_{\text{C}}=165-300italic_R start_POSTSUPERSCRIPT norm end_POSTSUPERSCRIPT start_POSTSUBSCRIPT C end_POSTSUBSCRIPT = 165 - 300 Ω⁢µ⁢mΩmicrometer\Omega$\mathrm{\SIUnitSymbolMicro m}$roman_Ω start_ID roman_µ roman_m end_ID measured for TG#⁢1,2,3,4#1234\#1,2,3,4# 1 , 2 , 3 , 4 at sub-K temperature from the main text. The 300 K wafer-scale distribution for more than 100 devices presented in the main text results resulted in RCnorm=552±162subscriptsuperscript𝑅normCplus-or-minus552162R^{\text{norm}}_{\text{C}}=552\pm 162italic_R start_POSTSUPERSCRIPT norm end_POSTSUPERSCRIPT start_POSTSUBSCRIPT C end_POSTSUBSCRIPT = 552 ± 162 Ω⁢µ⁢mΩmicrometer\Omega$\mathrm{\SIUnitSymbolMicro m}$roman_Ω start_ID roman_µ roman_m end_ID. The estimation of the contact resistance is done on relatively long FETs with Lgsubscript𝐿gL_{\text{g}}italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT from 0.5 µ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m to 8 µ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m to avoid short channel effects.

Superconducting top-gated and un-gated junctions studied in the main text were in the range of Lgsubscript𝐿gL_{\text{g}}italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT from 150 nmnanometer\mathrm{nm}roman_nm to 350 nmnanometer\mathrm{nm}roman_nm. The room temperature Rdiff(VbgR_{\text{diff}}(V_{\text{bg}}italic_R start_POSTSUBSCRIPT diff end_POSTSUBSCRIPT ( italic_V start_POSTSUBSCRIPT bg end_POSTSUBSCRIPT) data for the un-gated junctions discussed in the main text in Fig. 4 (e) are shown in Supp. Fig. 2 (see also Supp. Fig. 4). One can notice a wider spread in the Dirac peak position for the un-gated devices as compared to the top-gated devices TG#⁢1−5#15\#1-5# 1 - 5 (see Fig. 2 in the main text and Supp. Fig. 11).

S3: Cryogenic characterization

The additional data for the un-gated devices presented in Fig. 4(e) from the main text, are shown in Supp. Fig. 4, where each un-gated junction is plotted and analyzed individually. There, the black open circle markers in the left panels of (a-d) show the ICsubscript𝐼CI_{\text{C}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT extraction procedure, using which, we track the local maximums of Rdiffsubscript𝑅diffR_{\text{diff}}italic_R start_POSTSUBSCRIPT diff end_POSTSUBSCRIPT to extract ICsubscript𝐼CI_{\text{C}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT (here only shown for the negative Ibiassubscript𝐼biasI_{\text{bias}}italic_I start_POSTSUBSCRIPT bias end_POSTSUBSCRIPT as we obtained the same results for the positive Ib⁢i⁢a⁢ssubscript𝐼𝑏𝑖𝑎𝑠I_{bias}italic_I start_POSTSUBSCRIPT italic_b italic_i italic_a italic_s end_POSTSUBSCRIPT extraction). The middle and right panels duplicate the data from Fig. 4(e) of the main text where four devices’ ICsubscript𝐼CI_{\text{C}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT and IC⁢RNsubscript𝐼Csubscript𝑅NI_{\text{C}}R_{\text{N}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT italic_R start_POSTSUBSCRIPT N end_POSTSUBSCRIPT values as a function of temperature were plotted in the same plots.

The 2D maps of Rdiffsubscript𝑅diffR_{\text{diff}}italic_R start_POSTSUBSCRIPT diff end_POSTSUBSCRIPT as function of Vtgsubscript𝑉tgV_{\text{tg}}italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT and Ibiassubscript𝐼biasI_{\text{bias}}italic_I start_POSTSUBSCRIPT bias end_POSTSUBSCRIPT at different temperatures from 42 mK to 592 mK, used to extract ICsubscript𝐼CI_{\text{C}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT and IC⁢RNsubscript𝐼Csubscript𝑅NI_{\text{C}}R_{\text{N}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT italic_R start_POSTSUBSCRIPT N end_POSTSUBSCRIPT data presented in the main text in Fig. 4(c,d), are given in Supp. Fig. 5. The maps measured for TG#⁢1,4#14\#1,4# 1 , 4 were obtained by sweeping from negative to positive values (see the discussion on gate-hysteresis and Supp. Fig. 7 below).

Different way of representing the IC⁢(Vtg)subscript𝐼Csubscript𝑉tgI_{\text{C}}(V_{\text{tg}})italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT ( italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT ) dependencies as a function of temperature is plotted in Supp. Fig. 6 (see the upper panels of (a,b)). The critical current normalized by the geometrical width is given in the lower panels of (a,b), showing a good, almost linear scaling with Wgsubscript𝑊gW_{\text{g}}italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT.

The graphene FET and JJ devices are prone to experience strong dependence of the parameters such as ICsubscript𝐼CI_{\text{C}}italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT and VDirsubscript𝑉DirV_{\text{Dir}}italic_V start_POSTSUBSCRIPT Dir end_POSTSUBSCRIPT between different cooldowns. In Supp. Fig. 7, we provide the data from the device TG#⁢1#1\#1# 1 (analyzed in the main text) for two different cooldowns. Note that while the Dirac point seem to be almost identical, since in the 1st cooldown, the device was measured starting from Vt⁢g=−10subscript𝑉𝑡𝑔10V_{tg}=-10italic_V start_POSTSUBSCRIPT italic_t italic_g end_POSTSUBSCRIPT = - 10 V, there is a slight discrepancy in the IC⁢(Vtg)subscript𝐼Csubscript𝑉tgI_{\text{C}}(V_{\text{tg}})italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT ( italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT ) dependence. This is due to the gate-hysteresis effect discussed further below. Overall, a good reproducibility between several different cooldowns was observed for the top-gated Josephson junctions.

In Supp. Fig. 8, the gate-hysteresis effect of TG#⁢1,4#14\#1,4# 1 , 4 is studied in the normal-state operation shown in (a-b) and using the 2D maps recorded for the same devices below the critical temperature as shown in (c-d). While the exact origin of gate hysteresis is beyond the scope of this paper, we assume that it originates from the traps at the graphene/ALD oxide and in the gate oxide. In this sense, using a different ALD gate oxide, such as HfO22{}_{\text{2}}start_FLOATSUBSCRIPT 2 end_FLOATSUBSCRIPT could be beneficial to reduce the gate hysteresis. For both, the normal-state and superconducting plateau characteristics, we observe reproducible gate-hysteresis between several consecutive and non-consecutive up-down and down-up sweeps.

The transconductance parameter β𝛽\betaitalic_β for TG#⁢1,4#14\#1,4# 1 , 4 is given in Supp. Fig. 9. We note that similarly to the conventional FETs, one straightforward way to boost it (as relevant for the digital superconducting electronics applications, where the output of one JoFET is expected to trigger another JoFET) is to reduce the gate-oxide thickness or use a high-k dielectric such as HfO22{}_{\text{2}}start_FLOATSUBSCRIPT 2 end_FLOATSUBSCRIPT.

The Multiple Andreev reflection (MAR) features obtained in the DC-voltage-biased 4 probe configuration, a common method to extract the induced superconducting gap in superconducting proximity junctions, are presented in Supp. Fig. 10. While we only measured MAR in the voltage biased configurations for 1 un-gated device, assuming the Bardeen–Cooper–Schrieffer (BCS) theory applies and the superconducting gap is Δ⁢(T=0)=1.76⁢kB⁢TcΔ𝑇01.76subscript𝑘Bsubscript𝑇c\Delta(T=0)=1.76k_{\text{B}}T_{\text{c}}roman_Δ ( italic_T = 0 ) = 1.76 italic_k start_POSTSUBSCRIPT B end_POSTSUBSCRIPT italic_T start_POSTSUBSCRIPT c end_POSTSUBSCRIPT, the critical temperature, Tcsubscript𝑇cT_{\text{c}}italic_T start_POSTSUBSCRIPT c end_POSTSUBSCRIPT, estimated based on ΔΔ\Deltaroman_Δ = 90 µ⁢eVmicroelectronvolt\mathrm{\SIUnitSymbolMicro eV}roman_µ roman_eV of ∼similar-to\sim∼ 600 mK is compatible with the IC⁢(T)subscript𝐼C𝑇I_{\text{C}}(T)italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT ( italic_T ) data for both un-gated and top-gated devices shown in Fig. 4 of the main text.

Finally, the additional data for the 5th top-gated device measured at 300 K and 42 mK are shown in Supp. Fig. 11 (a) and (c). Due to the shorted top- and back-gate wire-bonds, at base temperature, only data at Vtg=Vbg=0subscript𝑉tgsubscript𝑉bg0V_{\text{tg}}=V_{\text{bg}}=0italic_V start_POSTSUBSCRIPT tg end_POSTSUBSCRIPT = italic_V start_POSTSUBSCRIPT bg end_POSTSUBSCRIPT = 0V were measured. Similarly to all the other devices, we did not see any significant current hysteresis as illustrated in panel (b) of Supp. Fig. 11.

S4: 2-probe vs 4-probe measurements

The top-gated devices TG#⁢1#1\#1# 1 and TG#⁢2#2\#2# 2 (in depth studied in the main text), TG#⁢5#5\#5# 5 (briefly discussed in the Supplementary materials) and un-gated JJ device with Wgsubscript𝑊gW_{\text{g}}italic_W start_POSTSUBSCRIPT g end_POSTSUBSCRIPT = 20 µ⁢mmicrometer\mathrm{\SIUnitSymbolMicro m}roman_µ roman_m, Lg=150subscript𝐿g150L_{\text{g}}=150italic_L start_POSTSUBSCRIPT g end_POSTSUBSCRIPT = 150 nm were measured in the 4 probe configuration. All the other devices discussed in the main text and Supplementary Materials were characterized using the 2-probe method. For the later, we subtracted the series resistance using the superconducting plateau resistance level at Ibias≪ICmuch-less-thansubscript𝐼biassubscript𝐼CI_{\text{bias}}\ll I_{\text{C}}italic_I start_POSTSUBSCRIPT bias end_POSTSUBSCRIPT ≪ italic_I start_POSTSUBSCRIPT C end_POSTSUBSCRIPT, where the device resistance drops to zero as the reference value for each measured device.

S5: Gate leakage

The gate leakage in the experiments was below the ∼similar-to\sim∼ nA current level (limited by the leakage current measurement setup resolution). In Supp. Fig. 12, we show the gate leakage Ileakagesubscript𝐼leakageI_{\mathrm{leakage}}italic_I start_POSTSUBSCRIPT roman_leakage end_POSTSUBSCRIPT as a function of Vtgsubscript𝑉tgV_{\mathrm{tg}}italic_V start_POSTSUBSCRIPT roman_tg end_POSTSUBSCRIPT and Ibiassubscript𝐼biasI_{\mathrm{bias}}italic_I start_POSTSUBSCRIPT roman_bias end_POSTSUBSCRIPT for TG#⁢1#1\#1# 1 and TG#⁢4#4\#4# 4, acquired simultaneously with the 2D transport data maps shown for these devices in the main text Fig. 3(b). Based on room temperature characterization of graphene FETs with similar gate dielectric material and thickness, we did not observe any detectable leakage current down to 10 pA resolution of the semiconductor device analyzer.