#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x95d100 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x95d290 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x94f2d0 .functor NOT 1, L_0x9b2510, C4<0>, C4<0>, C4<0>;
L_0x9b22f0 .functor XOR 2, L_0x9b2190, L_0x9b2250, C4<00>, C4<00>;
L_0x9b2400 .functor XOR 2, L_0x9b22f0, L_0x9b2360, C4<00>, C4<00>;
v0x9ac3f0_0 .net *"_ivl_10", 1 0, L_0x9b2360;  1 drivers
v0x9ac4f0_0 .net *"_ivl_12", 1 0, L_0x9b2400;  1 drivers
v0x9ac5d0_0 .net *"_ivl_2", 1 0, L_0x9af760;  1 drivers
v0x9ac690_0 .net *"_ivl_4", 1 0, L_0x9b2190;  1 drivers
v0x9ac770_0 .net *"_ivl_6", 1 0, L_0x9b2250;  1 drivers
v0x9ac8a0_0 .net *"_ivl_8", 1 0, L_0x9b22f0;  1 drivers
v0x9ac980_0 .net "a", 0 0, v0x9a83a0_0;  1 drivers
v0x9aca20_0 .net "b", 0 0, v0x9a8440_0;  1 drivers
v0x9acac0_0 .net "c", 0 0, v0x9a84e0_0;  1 drivers
v0x9acb60_0 .var "clk", 0 0;
v0x9acc00_0 .net "d", 0 0, v0x9a8620_0;  1 drivers
v0x9acca0_0 .net "out_pos_dut", 0 0, L_0x9b2010;  1 drivers
v0x9acd40_0 .net "out_pos_ref", 0 0, L_0x9ae270;  1 drivers
v0x9acde0_0 .net "out_sop_dut", 0 0, L_0x9afc70;  1 drivers
v0x9ace80_0 .net "out_sop_ref", 0 0, L_0x982b50;  1 drivers
v0x9acf20_0 .var/2u "stats1", 223 0;
v0x9acfc0_0 .var/2u "strobe", 0 0;
v0x9ad060_0 .net "tb_match", 0 0, L_0x9b2510;  1 drivers
v0x9ad130_0 .net "tb_mismatch", 0 0, L_0x94f2d0;  1 drivers
v0x9ad1d0_0 .net "wavedrom_enable", 0 0, v0x9a88f0_0;  1 drivers
v0x9ad2a0_0 .net "wavedrom_title", 511 0, v0x9a8990_0;  1 drivers
L_0x9af760 .concat [ 1 1 0 0], L_0x9ae270, L_0x982b50;
L_0x9b2190 .concat [ 1 1 0 0], L_0x9ae270, L_0x982b50;
L_0x9b2250 .concat [ 1 1 0 0], L_0x9b2010, L_0x9afc70;
L_0x9b2360 .concat [ 1 1 0 0], L_0x9ae270, L_0x982b50;
L_0x9b2510 .cmp/eeq 2, L_0x9af760, L_0x9b2400;
S_0x95d420 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x95d290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x94f6b0 .functor AND 1, v0x9a84e0_0, v0x9a8620_0, C4<1>, C4<1>;
L_0x94fa90 .functor NOT 1, v0x9a83a0_0, C4<0>, C4<0>, C4<0>;
L_0x94fe70 .functor NOT 1, v0x9a8440_0, C4<0>, C4<0>, C4<0>;
L_0x9500f0 .functor AND 1, L_0x94fa90, L_0x94fe70, C4<1>, C4<1>;
L_0x967d10 .functor AND 1, L_0x9500f0, v0x9a84e0_0, C4<1>, C4<1>;
L_0x982b50 .functor OR 1, L_0x94f6b0, L_0x967d10, C4<0>, C4<0>;
L_0x9ad6f0 .functor NOT 1, v0x9a8440_0, C4<0>, C4<0>, C4<0>;
L_0x9ad760 .functor OR 1, L_0x9ad6f0, v0x9a8620_0, C4<0>, C4<0>;
L_0x9ad870 .functor AND 1, v0x9a84e0_0, L_0x9ad760, C4<1>, C4<1>;
L_0x9ad930 .functor NOT 1, v0x9a83a0_0, C4<0>, C4<0>, C4<0>;
L_0x9ada00 .functor OR 1, L_0x9ad930, v0x9a8440_0, C4<0>, C4<0>;
L_0x9ada70 .functor AND 1, L_0x9ad870, L_0x9ada00, C4<1>, C4<1>;
L_0x9adbf0 .functor NOT 1, v0x9a8440_0, C4<0>, C4<0>, C4<0>;
L_0x9adc60 .functor OR 1, L_0x9adbf0, v0x9a8620_0, C4<0>, C4<0>;
L_0x9adb80 .functor AND 1, v0x9a84e0_0, L_0x9adc60, C4<1>, C4<1>;
L_0x9addf0 .functor NOT 1, v0x9a83a0_0, C4<0>, C4<0>, C4<0>;
L_0x9adef0 .functor OR 1, L_0x9addf0, v0x9a8620_0, C4<0>, C4<0>;
L_0x9adfb0 .functor AND 1, L_0x9adb80, L_0x9adef0, C4<1>, C4<1>;
L_0x9ae160 .functor XNOR 1, L_0x9ada70, L_0x9adfb0, C4<0>, C4<0>;
v0x94ec00_0 .net *"_ivl_0", 0 0, L_0x94f6b0;  1 drivers
v0x94f000_0 .net *"_ivl_12", 0 0, L_0x9ad6f0;  1 drivers
v0x94f3e0_0 .net *"_ivl_14", 0 0, L_0x9ad760;  1 drivers
v0x94f7c0_0 .net *"_ivl_16", 0 0, L_0x9ad870;  1 drivers
v0x94fba0_0 .net *"_ivl_18", 0 0, L_0x9ad930;  1 drivers
v0x94ff80_0 .net *"_ivl_2", 0 0, L_0x94fa90;  1 drivers
v0x950200_0 .net *"_ivl_20", 0 0, L_0x9ada00;  1 drivers
v0x9a6910_0 .net *"_ivl_24", 0 0, L_0x9adbf0;  1 drivers
v0x9a69f0_0 .net *"_ivl_26", 0 0, L_0x9adc60;  1 drivers
v0x9a6ad0_0 .net *"_ivl_28", 0 0, L_0x9adb80;  1 drivers
v0x9a6bb0_0 .net *"_ivl_30", 0 0, L_0x9addf0;  1 drivers
v0x9a6c90_0 .net *"_ivl_32", 0 0, L_0x9adef0;  1 drivers
v0x9a6d70_0 .net *"_ivl_36", 0 0, L_0x9ae160;  1 drivers
L_0x7f92879d8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x9a6e30_0 .net *"_ivl_38", 0 0, L_0x7f92879d8018;  1 drivers
v0x9a6f10_0 .net *"_ivl_4", 0 0, L_0x94fe70;  1 drivers
v0x9a6ff0_0 .net *"_ivl_6", 0 0, L_0x9500f0;  1 drivers
v0x9a70d0_0 .net *"_ivl_8", 0 0, L_0x967d10;  1 drivers
v0x9a71b0_0 .net "a", 0 0, v0x9a83a0_0;  alias, 1 drivers
v0x9a7270_0 .net "b", 0 0, v0x9a8440_0;  alias, 1 drivers
v0x9a7330_0 .net "c", 0 0, v0x9a84e0_0;  alias, 1 drivers
v0x9a73f0_0 .net "d", 0 0, v0x9a8620_0;  alias, 1 drivers
v0x9a74b0_0 .net "out_pos", 0 0, L_0x9ae270;  alias, 1 drivers
v0x9a7570_0 .net "out_sop", 0 0, L_0x982b50;  alias, 1 drivers
v0x9a7630_0 .net "pos0", 0 0, L_0x9ada70;  1 drivers
v0x9a76f0_0 .net "pos1", 0 0, L_0x9adfb0;  1 drivers
L_0x9ae270 .functor MUXZ 1, L_0x7f92879d8018, L_0x9ada70, L_0x9ae160, C4<>;
S_0x9a7870 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x95d290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x9a83a0_0 .var "a", 0 0;
v0x9a8440_0 .var "b", 0 0;
v0x9a84e0_0 .var "c", 0 0;
v0x9a8580_0 .net "clk", 0 0, v0x9acb60_0;  1 drivers
v0x9a8620_0 .var "d", 0 0;
v0x9a8710_0 .var/2u "fail", 0 0;
v0x9a87b0_0 .var/2u "fail1", 0 0;
v0x9a8850_0 .net "tb_match", 0 0, L_0x9b2510;  alias, 1 drivers
v0x9a88f0_0 .var "wavedrom_enable", 0 0;
v0x9a8990_0 .var "wavedrom_title", 511 0;
E_0x95ba70/0 .event negedge, v0x9a8580_0;
E_0x95ba70/1 .event posedge, v0x9a8580_0;
E_0x95ba70 .event/or E_0x95ba70/0, E_0x95ba70/1;
S_0x9a7ba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x9a7870;
 .timescale -12 -12;
v0x9a7de0_0 .var/2s "i", 31 0;
E_0x95b910 .event posedge, v0x9a8580_0;
S_0x9a7ee0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x9a7870;
 .timescale -12 -12;
v0x9a80e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x9a81c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x9a7870;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x9a8b70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x95d290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x9ae420 .functor NOT 1, v0x9a83a0_0, C4<0>, C4<0>, C4<0>;
L_0x9ae4b0 .functor NOT 1, v0x9a8440_0, C4<0>, C4<0>, C4<0>;
L_0x9ae650 .functor AND 1, L_0x9ae420, L_0x9ae4b0, C4<1>, C4<1>;
L_0x9ae760 .functor NOT 1, v0x9a84e0_0, C4<0>, C4<0>, C4<0>;
L_0x9ae910 .functor AND 1, L_0x9ae650, L_0x9ae760, C4<1>, C4<1>;
L_0x9aea20 .functor NOT 1, v0x9a8620_0, C4<0>, C4<0>, C4<0>;
L_0x9aebe0 .functor AND 1, L_0x9ae910, L_0x9aea20, C4<1>, C4<1>;
L_0x9aecf0 .functor NOT 1, v0x9a8440_0, C4<0>, C4<0>, C4<0>;
L_0x9aedb0 .functor AND 1, v0x9a83a0_0, L_0x9aecf0, C4<1>, C4<1>;
L_0x9aef80 .functor NOT 1, v0x9a84e0_0, C4<0>, C4<0>, C4<0>;
L_0x9af050 .functor AND 1, L_0x9aedb0, L_0x9aef80, C4<1>, C4<1>;
L_0x9af110 .functor NOT 1, v0x9a8620_0, C4<0>, C4<0>, C4<0>;
L_0x9af1f0 .functor AND 1, L_0x9af050, L_0x9af110, C4<1>, C4<1>;
L_0x9af300 .functor OR 1, L_0x9aebe0, L_0x9af1f0, C4<0>, C4<0>;
L_0x9af180 .functor AND 1, v0x9a83a0_0, v0x9a8440_0, C4<1>, C4<1>;
L_0x9af490 .functor AND 1, L_0x9af180, v0x9a84e0_0, C4<1>, C4<1>;
L_0x9af5e0 .functor NOT 1, v0x9a8620_0, C4<0>, C4<0>, C4<0>;
L_0x9af650 .functor AND 1, L_0x9af490, L_0x9af5e0, C4<1>, C4<1>;
L_0x9af800 .functor OR 1, L_0x9af300, L_0x9af650, C4<0>, C4<0>;
L_0x9af910 .functor AND 1, v0x9a83a0_0, v0x9a8440_0, C4<1>, C4<1>;
L_0x9afa30 .functor AND 1, L_0x9af910, v0x9a84e0_0, C4<1>, C4<1>;
L_0x9afaf0 .functor AND 1, L_0x9afa30, v0x9a8620_0, C4<1>, C4<1>;
L_0x9afc70 .functor OR 1, L_0x9af800, L_0x9afaf0, C4<0>, C4<0>;
L_0x9afdd0 .functor NOT 1, v0x9a83a0_0, C4<0>, C4<0>, C4<0>;
L_0x9aff10 .functor NOT 1, v0x9a8440_0, C4<0>, C4<0>, C4<0>;
L_0x9aff80 .functor OR 1, L_0x9afdd0, L_0x9aff10, C4<0>, C4<0>;
L_0x9b0170 .functor NOT 1, v0x9a84e0_0, C4<0>, C4<0>, C4<0>;
L_0x9b01e0 .functor OR 1, L_0x9aff80, L_0x9b0170, C4<0>, C4<0>;
L_0x9b03e0 .functor NOT 1, v0x9a8620_0, C4<0>, C4<0>, C4<0>;
L_0x9b0450 .functor OR 1, L_0x9b01e0, L_0x9b03e0, C4<0>, C4<0>;
L_0x9b0660 .functor NOT 1, v0x9a8440_0, C4<0>, C4<0>, C4<0>;
L_0x9b06d0 .functor OR 1, v0x9a83a0_0, L_0x9b0660, C4<0>, C4<0>;
L_0x9b08a0 .functor NOT 1, v0x9a84e0_0, C4<0>, C4<0>, C4<0>;
L_0x9b0910 .functor OR 1, L_0x9b06d0, L_0x9b08a0, C4<0>, C4<0>;
L_0x9b0b40 .functor NOT 1, v0x9a8620_0, C4<0>, C4<0>, C4<0>;
L_0x9b0bb0 .functor OR 1, L_0x9b0910, L_0x9b0b40, C4<0>, C4<0>;
L_0x9b0df0 .functor AND 1, L_0x9b0450, L_0x9b0bb0, C4<1>, C4<1>;
L_0x9b0f00 .functor NOT 1, v0x9a83a0_0, C4<0>, C4<0>, C4<0>;
L_0x9b0cc0 .functor OR 1, L_0x9b0f00, v0x9a8440_0, C4<0>, C4<0>;
L_0x9b0d80 .functor NOT 1, v0x9a84e0_0, C4<0>, C4<0>, C4<0>;
L_0x9b10c0 .functor OR 1, L_0x9b0cc0, L_0x9b0d80, C4<0>, C4<0>;
L_0x9b11d0 .functor NOT 1, v0x9a8620_0, C4<0>, C4<0>, C4<0>;
L_0x9b13a0 .functor OR 1, L_0x9b10c0, L_0x9b11d0, C4<0>, C4<0>;
L_0x9b14b0 .functor AND 1, L_0x9b0df0, L_0x9b13a0, C4<1>, C4<1>;
L_0x9b1730 .functor NOT 1, v0x9a83a0_0, C4<0>, C4<0>, C4<0>;
L_0x9b17a0 .functor NOT 1, v0x9a8440_0, C4<0>, C4<0>, C4<0>;
L_0x9b1990 .functor OR 1, L_0x9b1730, L_0x9b17a0, C4<0>, C4<0>;
L_0x9b1aa0 .functor OR 1, L_0x9b1990, v0x9a84e0_0, C4<0>, C4<0>;
L_0x9b1cf0 .functor NOT 1, v0x9a8620_0, C4<0>, C4<0>, C4<0>;
L_0x9b1d60 .functor OR 1, L_0x9b1aa0, L_0x9b1cf0, C4<0>, C4<0>;
L_0x9b2010 .functor AND 1, L_0x9b14b0, L_0x9b1d60, C4<1>, C4<1>;
v0x9a8d30_0 .net *"_ivl_0", 0 0, L_0x9ae420;  1 drivers
v0x9a8e10_0 .net *"_ivl_10", 0 0, L_0x9aea20;  1 drivers
v0x9a8ef0_0 .net *"_ivl_12", 0 0, L_0x9aebe0;  1 drivers
v0x9a8fe0_0 .net *"_ivl_14", 0 0, L_0x9aecf0;  1 drivers
v0x9a90c0_0 .net *"_ivl_16", 0 0, L_0x9aedb0;  1 drivers
v0x9a91f0_0 .net *"_ivl_18", 0 0, L_0x9aef80;  1 drivers
v0x9a92d0_0 .net *"_ivl_2", 0 0, L_0x9ae4b0;  1 drivers
v0x9a93b0_0 .net *"_ivl_20", 0 0, L_0x9af050;  1 drivers
v0x9a9490_0 .net *"_ivl_22", 0 0, L_0x9af110;  1 drivers
v0x9a9600_0 .net *"_ivl_24", 0 0, L_0x9af1f0;  1 drivers
v0x9a96e0_0 .net *"_ivl_26", 0 0, L_0x9af300;  1 drivers
v0x9a97c0_0 .net *"_ivl_28", 0 0, L_0x9af180;  1 drivers
v0x9a98a0_0 .net *"_ivl_30", 0 0, L_0x9af490;  1 drivers
v0x9a9980_0 .net *"_ivl_32", 0 0, L_0x9af5e0;  1 drivers
v0x9a9a60_0 .net *"_ivl_34", 0 0, L_0x9af650;  1 drivers
v0x9a9b40_0 .net *"_ivl_36", 0 0, L_0x9af800;  1 drivers
v0x9a9c20_0 .net *"_ivl_38", 0 0, L_0x9af910;  1 drivers
v0x9a9e10_0 .net *"_ivl_4", 0 0, L_0x9ae650;  1 drivers
v0x9a9ef0_0 .net *"_ivl_40", 0 0, L_0x9afa30;  1 drivers
v0x9a9fd0_0 .net *"_ivl_42", 0 0, L_0x9afaf0;  1 drivers
v0x9aa0b0_0 .net *"_ivl_46", 0 0, L_0x9afdd0;  1 drivers
v0x9aa190_0 .net *"_ivl_48", 0 0, L_0x9aff10;  1 drivers
v0x9aa270_0 .net *"_ivl_50", 0 0, L_0x9aff80;  1 drivers
v0x9aa350_0 .net *"_ivl_52", 0 0, L_0x9b0170;  1 drivers
v0x9aa430_0 .net *"_ivl_54", 0 0, L_0x9b01e0;  1 drivers
v0x9aa510_0 .net *"_ivl_56", 0 0, L_0x9b03e0;  1 drivers
v0x9aa5f0_0 .net *"_ivl_58", 0 0, L_0x9b0450;  1 drivers
v0x9aa6d0_0 .net *"_ivl_6", 0 0, L_0x9ae760;  1 drivers
v0x9aa7b0_0 .net *"_ivl_60", 0 0, L_0x9b0660;  1 drivers
v0x9aa890_0 .net *"_ivl_62", 0 0, L_0x9b06d0;  1 drivers
v0x9aa970_0 .net *"_ivl_64", 0 0, L_0x9b08a0;  1 drivers
v0x9aaa50_0 .net *"_ivl_66", 0 0, L_0x9b0910;  1 drivers
v0x9aab30_0 .net *"_ivl_68", 0 0, L_0x9b0b40;  1 drivers
v0x9aae20_0 .net *"_ivl_70", 0 0, L_0x9b0bb0;  1 drivers
v0x9aaf00_0 .net *"_ivl_72", 0 0, L_0x9b0df0;  1 drivers
v0x9aafe0_0 .net *"_ivl_74", 0 0, L_0x9b0f00;  1 drivers
v0x9ab0c0_0 .net *"_ivl_76", 0 0, L_0x9b0cc0;  1 drivers
v0x9ab1a0_0 .net *"_ivl_78", 0 0, L_0x9b0d80;  1 drivers
v0x9ab280_0 .net *"_ivl_8", 0 0, L_0x9ae910;  1 drivers
v0x9ab360_0 .net *"_ivl_80", 0 0, L_0x9b10c0;  1 drivers
v0x9ab440_0 .net *"_ivl_82", 0 0, L_0x9b11d0;  1 drivers
v0x9ab520_0 .net *"_ivl_84", 0 0, L_0x9b13a0;  1 drivers
v0x9ab600_0 .net *"_ivl_86", 0 0, L_0x9b14b0;  1 drivers
v0x9ab6e0_0 .net *"_ivl_88", 0 0, L_0x9b1730;  1 drivers
v0x9ab7c0_0 .net *"_ivl_90", 0 0, L_0x9b17a0;  1 drivers
v0x9ab8a0_0 .net *"_ivl_92", 0 0, L_0x9b1990;  1 drivers
v0x9ab980_0 .net *"_ivl_94", 0 0, L_0x9b1aa0;  1 drivers
v0x9aba60_0 .net *"_ivl_96", 0 0, L_0x9b1cf0;  1 drivers
v0x9abb40_0 .net *"_ivl_98", 0 0, L_0x9b1d60;  1 drivers
v0x9abc20_0 .net "a", 0 0, v0x9a83a0_0;  alias, 1 drivers
v0x9abcc0_0 .net "b", 0 0, v0x9a8440_0;  alias, 1 drivers
v0x9abdb0_0 .net "c", 0 0, v0x9a84e0_0;  alias, 1 drivers
v0x9abea0_0 .net "d", 0 0, v0x9a8620_0;  alias, 1 drivers
v0x9abf90_0 .net "out_pos", 0 0, L_0x9b2010;  alias, 1 drivers
v0x9ac050_0 .net "out_sop", 0 0, L_0x9afc70;  alias, 1 drivers
S_0x9ac1d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x95d290;
 .timescale -12 -12;
E_0x9449f0 .event anyedge, v0x9acfc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x9acfc0_0;
    %nor/r;
    %assign/vec4 v0x9acfc0_0, 0;
    %wait E_0x9449f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x9a7870;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a8710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a87b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x9a7870;
T_4 ;
    %wait E_0x95ba70;
    %load/vec4 v0x9a8850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a8710_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x9a7870;
T_5 ;
    %wait E_0x95b910;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9a8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a8440_0, 0;
    %assign/vec4 v0x9a83a0_0, 0;
    %wait E_0x95b910;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9a8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a8440_0, 0;
    %assign/vec4 v0x9a83a0_0, 0;
    %wait E_0x95b910;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9a8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a8440_0, 0;
    %assign/vec4 v0x9a83a0_0, 0;
    %wait E_0x95b910;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9a8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a8440_0, 0;
    %assign/vec4 v0x9a83a0_0, 0;
    %wait E_0x95b910;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9a8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a8440_0, 0;
    %assign/vec4 v0x9a83a0_0, 0;
    %wait E_0x95b910;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9a8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a8440_0, 0;
    %assign/vec4 v0x9a83a0_0, 0;
    %wait E_0x95b910;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9a8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a8440_0, 0;
    %assign/vec4 v0x9a83a0_0, 0;
    %wait E_0x95b910;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9a8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a8440_0, 0;
    %assign/vec4 v0x9a83a0_0, 0;
    %wait E_0x95b910;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9a8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a8440_0, 0;
    %assign/vec4 v0x9a83a0_0, 0;
    %wait E_0x95b910;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9a8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a8440_0, 0;
    %assign/vec4 v0x9a83a0_0, 0;
    %wait E_0x95b910;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9a8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a8440_0, 0;
    %assign/vec4 v0x9a83a0_0, 0;
    %wait E_0x95b910;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9a8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a8440_0, 0;
    %assign/vec4 v0x9a83a0_0, 0;
    %wait E_0x95b910;
    %load/vec4 v0x9a8710_0;
    %store/vec4 v0x9a87b0_0, 0, 1;
    %fork t_1, S_0x9a7ba0;
    %jmp t_0;
    .scope S_0x9a7ba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9a7de0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x9a7de0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x95b910;
    %load/vec4 v0x9a7de0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9a8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a8440_0, 0;
    %assign/vec4 v0x9a83a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9a7de0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x9a7de0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x9a7870;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x95ba70;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9a8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9a8440_0, 0;
    %assign/vec4 v0x9a83a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x9a8710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x9a87b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x95d290;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9acb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9acfc0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x95d290;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x9acb60_0;
    %inv;
    %store/vec4 v0x9acb60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x95d290;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x9a8580_0, v0x9ad130_0, v0x9ac980_0, v0x9aca20_0, v0x9acac0_0, v0x9acc00_0, v0x9ace80_0, v0x9acde0_0, v0x9acd40_0, v0x9acca0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x95d290;
T_9 ;
    %load/vec4 v0x9acf20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x9acf20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9acf20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x9acf20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x9acf20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x9acf20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x9acf20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9acf20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x9acf20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9acf20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x95d290;
T_10 ;
    %wait E_0x95ba70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9acf20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9acf20_0, 4, 32;
    %load/vec4 v0x9ad060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x9acf20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9acf20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9acf20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9acf20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x9ace80_0;
    %load/vec4 v0x9ace80_0;
    %load/vec4 v0x9acde0_0;
    %xor;
    %load/vec4 v0x9ace80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x9acf20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9acf20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x9acf20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9acf20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x9acd40_0;
    %load/vec4 v0x9acd40_0;
    %load/vec4 v0x9acca0_0;
    %xor;
    %load/vec4 v0x9acd40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x9acf20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9acf20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x9acf20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9acf20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/ece241_2013_q2/iter0/response4/top_module.sv";
