* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Dec 2 2017 22:10:28

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX4K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  4
    LUTs:                 4
    RAMs:                 0
    IOBs:                 5
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 4/3520
        Combinational Logic Cells: 0        out of   3520      0%
        Sequential Logic Cells:    4        out of   3520      0.113636%
        Logic Tiles:               1        out of   440       0.227273%
    Registers: 
        Logic Registers:           4        out of   3520      0.113636%
        IO Registers:              0        out of   880       0
    Block RAMs:                    0        out of   20        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                1        out of   107       0.934579%
        Output Pins:               4        out of   107       3.73832%
        InOut Pins:                0        out of   107       0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   28        0%
    Bank 1: 0        out of   29        0%
    Bank 0: 0        out of   27        0%
    Bank 2: 5        out of   23        21.7391%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    63          Input      SB_LVCMOS    No       2        Simple Input   Clock  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    67          Output     SB_LVCMOS    No       2        Simple Output  Q[1]   
    68          Output     SB_LVCMOS    No       2        Simple Output  Q[2]   
    70          Output     SB_LVCMOS    No       2        Simple Output  Q[3]   
    71          Output     SB_LVCMOS    No       2        Simple Output  Q[0]   

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    3              3                   4       Clock_c_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 11 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile       32 out of 146184      0.0218902%
                          Span 4       15 out of  29696      0.0505119%
                         Span 12        6 out of   5632      0.106534%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect        0 out of   6720      0%

