#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\gabme\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\gabme\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\gabme\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\gabme\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\gabme\iverilog\lib\ivl\va_math.vpi";
S_0000023c6486ed00 .scope module, "processor_tb" "processor_tb" 2 3;
 .timescale -9 -12;
v0000023c648fa990_0 .net "ADR_1_wire", 7 0, v0000023c648f6d90_0;  1 drivers
v0000023c648f9310_0 .net "ADR_2_wire", 7 0, v0000023c648f6e30_0;  1 drivers
v0000023c648fa7b0_0 .net "ADR_3_wire", 7 0, v0000023c648f7790_0;  1 drivers
v0000023c648f9b30_0 .net "IR_load_wire", 0 0, v0000023c648f7470_0;  1 drivers
v0000023c648fac10_0 .net "MAR_instruction_wire", 7 0, v0000023c648f87d0_0;  1 drivers
v0000023c648fa670_0 .net "MAR_load_wire", 0 0, v0000023c648f8370_0;  1 drivers
v0000023c648fb610_0 .net "PC_en_wire", 0 0, v0000023c648f8cd0_0;  1 drivers
v0000023c648fa350_0 .net "PC_inc_wire", 0 0, v0000023c648f7c90_0;  1 drivers
v0000023c648f98b0_0 .net "PC_load_wire", 7 0, v0000023c648f76f0_0;  1 drivers
v0000023c648fa490_0 .net "PC_wire", 7 0, v0000023c648f69d0_0;  1 drivers
v0000023c648f93b0_0 .net "Path_Type_wire", 1 0, v0000023c648f6bb0_0;  1 drivers
v0000023c648f9770_0 .net "RD1_wire", 7 0, v0000023c648f82d0_0;  1 drivers
v0000023c648f9590_0 .net "RD2_wire", 7 0, v0000023c648f6a70_0;  1 drivers
v0000023c648fa030_0 .net "ReadyRegFlag_wire", 0 0, v0000023c648efd60_0;  1 drivers
v0000023c648f9bd0_0 .var "clk", 0 0;
v0000023c648f9d10_0 .net "command_word_wire", 23 0, v0000023c648ef9a0_0;  1 drivers
v0000023c648facb0_0 .net "current_state_out_wire", 7 0, v0000023c648f7bf0_0;  1 drivers
v0000023c648fb430_0 .net "data_out", 7 0, v0000023c648f8af0_0;  1 drivers
v0000023c648fb1b0_0 .net "opcode_out", 7 0, v0000023c648f6f70_0;  1 drivers
v0000023c648fa0d0_0 .var "rst", 0 0;
S_0000023c6466c220 .scope module, "DUT" "processor" 2 26, 3 9 0, S_0000023c6486ed00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "PC_wire";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 8 "ADR_1_wire";
    .port_info 5 /OUTPUT 8 "ADR_2_wire";
    .port_info 6 /OUTPUT 8 "ADR_3_wire";
    .port_info 7 /OUTPUT 8 "RD1_wire";
    .port_info 8 /OUTPUT 8 "RD2_wire";
    .port_info 9 /OUTPUT 1 "PC_inc_wire";
    .port_info 10 /OUTPUT 1 "PC_en_wire";
    .port_info 11 /OUTPUT 8 "current_state_out_wire";
    .port_info 12 /OUTPUT 24 "command_word_wire";
    .port_info 13 /OUTPUT 1 "ReadyRegFlag_wire";
    .port_info 14 /OUTPUT 1 "IR_load_wire";
    .port_info 15 /OUTPUT 8 "MAR_instruction_wire";
    .port_info 16 /OUTPUT 1 "MAR_load_wire";
    .port_info 17 /OUTPUT 8 "opcode_out";
    .port_info 18 /OUTPUT 2 "Path_Type_wire";
    .port_info 19 /OUTPUT 8 "PC_load_wire";
v0000023c648f7dd0_0 .net "ADR_1_wire", 7 0, v0000023c648f6d90_0;  alias, 1 drivers
v0000023c648f7f10_0 .net "ADR_2_wire", 7 0, v0000023c648f6e30_0;  alias, 1 drivers
v0000023c648f8050_0 .net "ADR_3_wire", 7 0, v0000023c648f7790_0;  alias, 1 drivers
v0000023c648f80f0_0 .net "ALU_sel_wire", 7 0, v0000023c648f73d0_0;  1 drivers
v0000023c648f8190_0 .net "IR_load_wire", 0 0, v0000023c648f7470_0;  alias, 1 drivers
v0000023c648f8230_0 .net "MAR_instruction_wire", 7 0, v0000023c648f87d0_0;  alias, 1 drivers
v0000023c648f8690_0 .net "MAR_load_wire", 0 0, v0000023c648f8370_0;  alias, 1 drivers
v0000023c648f8730_0 .net "PC_en_wire", 0 0, v0000023c648f8cd0_0;  alias, 1 drivers
v0000023c648f9db0_0 .net "PC_inc_wire", 0 0, v0000023c648f7c90_0;  alias, 1 drivers
v0000023c648f9e50_0 .net "PC_load_wire", 7 0, v0000023c648f76f0_0;  alias, 1 drivers
v0000023c648f9950_0 .net "PC_wire", 7 0, v0000023c648f69d0_0;  alias, 1 drivers
v0000023c648faf30_0 .net "Path_Type_wire", 1 0, v0000023c648f6bb0_0;  alias, 1 drivers
v0000023c648fab70_0 .net "RD1_wire", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648fb2f0_0 .net "RD2_wire", 7 0, v0000023c648f6a70_0;  alias, 1 drivers
v0000023c648fb070_0 .net "ReadyRegFlag_wire", 0 0, v0000023c648efd60_0;  alias, 1 drivers
L_0000023c649302c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023c648fb6b0_0 .net/2u *"_ivl_0", 1 0, L_0000023c649302c8;  1 drivers
v0000023c648fb750_0 .net *"_ivl_10", 0 0, L_0000023c649176e0;  1 drivers
L_0000023c649303a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023c648fb390_0 .net/2u *"_ivl_12", 7 0, L_0000023c649303a0;  1 drivers
v0000023c648fa3f0_0 .net *"_ivl_14", 7 0, L_0000023c64917960;  1 drivers
v0000023c648f9c70_0 .net *"_ivl_16", 7 0, L_0000023c64917b40;  1 drivers
v0000023c648f96d0_0 .net *"_ivl_2", 0 0, L_0000023c649185e0;  1 drivers
L_0000023c64930310 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023c648f9630_0 .net/2u *"_ivl_4", 1 0, L_0000023c64930310;  1 drivers
v0000023c648fa8f0_0 .net *"_ivl_6", 0 0, L_0000023c64916e20;  1 drivers
L_0000023c64930358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000023c648fa710_0 .net/2u *"_ivl_8", 1 0, L_0000023c64930358;  1 drivers
v0000023c648fadf0_0 .net "clk", 0 0, v0000023c648f9bd0_0;  1 drivers
v0000023c648f9450_0 .net "command_word_wire", 23 0, v0000023c648ef9a0_0;  alias, 1 drivers
v0000023c648fb110_0 .net "current_state_out_wire", 7 0, v0000023c648f7bf0_0;  alias, 1 drivers
v0000023c648f99f0_0 .var "data_in", 7 0;
v0000023c648fafd0_0 .net "data_out", 7 0, v0000023c648f8af0_0;  alias, 1 drivers
v0000023c648f9a90_0 .net "flag_wire", 6 0, v0000023c648ef360_0;  1 drivers
v0000023c648f9ef0_0 .net "mux_result_wire", 7 0, L_0000023c64916ce0;  1 drivers
v0000023c648fb7f0_0 .net "opcode_out", 7 0, v0000023c648f6f70_0;  alias, 1 drivers
v0000023c648f9f90_0 .net "operation_result_wire", 7 0, v0000023c648ed060_0;  1 drivers
v0000023c648f9130_0 .net "rd_en", 0 0, v0000023c648f7ab0_0;  1 drivers
v0000023c648f91d0_0 .net "regReadEnable_wire", 0 0, v0000023c648f7b50_0;  1 drivers
v0000023c648f94f0_0 .net "regWriteEnable_wire", 0 0, v0000023c648f85f0_0;  1 drivers
v0000023c648fa5d0_0 .net "rst", 0 0, v0000023c648fa0d0_0;  1 drivers
v0000023c648fa850_0 .var "write_adress", 7 0;
v0000023c648f9810_0 .net "write_data_wire", 7 0, v0000023c648f8ff0_0;  1 drivers
o0000023c64883fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023c648f9270_0 .net "write_en", 0 0, o0000023c64883fc8;  0 drivers
L_0000023c649185e0 .cmp/eq 2, v0000023c648f6bb0_0, L_0000023c649302c8;
L_0000023c64916e20 .cmp/eq 2, v0000023c648f6bb0_0, L_0000023c64930310;
L_0000023c649176e0 .cmp/eq 2, v0000023c648f6bb0_0, L_0000023c64930358;
L_0000023c64917960 .functor MUXZ 8, L_0000023c649303a0, v0000023c648f8ff0_0, L_0000023c649176e0, C4<>;
L_0000023c64917b40 .functor MUXZ 8, L_0000023c64917960, v0000023c648f82d0_0, L_0000023c64916e20, C4<>;
L_0000023c64916ce0 .functor MUXZ 8, L_0000023c64917b40, v0000023c648ed060_0, L_0000023c649185e0, C4<>;
S_0000023c6468ee70 .scope module, "ArithmeticLogicUnit" "ALU" 3 81, 4 32 0, S_0000023c6466c220;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "operand1";
    .port_info 1 /INPUT 8 "operand2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "operation_result";
    .port_info 4 /INPUT 8 "ALU_sel";
    .port_info 5 /OUTPUT 7 "Flags";
P_0000023c6468e940 .param/l "ADD" 1 4 42, C4<00000110>;
P_0000023c6468e978 .param/l "DEC" 1 4 47, C4<00001011>;
P_0000023c6468e9b0 .param/l "DIV" 1 4 45, C4<00001001>;
P_0000023c6468e9e8 .param/l "INC" 1 4 46, C4<00001010>;
P_0000023c6468ea20 .param/l "L_AND" 1 4 51, C4<00001111>;
P_0000023c6468ea58 .param/l "L_NAND" 1 4 52, C4<00010000>;
P_0000023c6468ea90 .param/l "L_NOR" 1 4 53, C4<00010001>;
P_0000023c6468eac8 .param/l "L_NOT" 1 4 54, C4<00010010>;
P_0000023c6468eb00 .param/l "L_OR" 1 4 55, C4<00010011>;
P_0000023c6468eb38 .param/l "L_ROL" 1 4 58, C4<00010110>;
P_0000023c6468eb70 .param/l "L_ROR" 1 4 59, C4<00010111>;
P_0000023c6468eba8 .param/l "L_XNOR" 1 4 56, C4<00010100>;
P_0000023c6468ebe0 .param/l "L_XOR" 1 4 57, C4<00010101>;
P_0000023c6468ec18 .param/l "MOD" 1 4 48, C4<00001100>;
P_0000023c6468ec50 .param/l "MULT" 1 4 44, C4<00001000>;
P_0000023c6468ec88 .param/l "SL" 1 4 49, C4<00001101>;
P_0000023c6468ecc0 .param/l "SR" 1 4 50, C4<00001110>;
P_0000023c6468ecf8 .param/l "SUB" 1 4 43, C4<00000111>;
v0000023c648eea00_0 .net "ALU_sel", 7 0, v0000023c648f73d0_0;  alias, 1 drivers
v0000023c648ef360_0 .var "Flags", 6 0;
v0000023c648eedc0_0 .net "add_carry", 0 0, L_0000023c648fe490;  1 drivers
v0000023c648eebe0_0 .net "add_result", 7 0, L_0000023c648f6430;  1 drivers
v0000023c648ee640_0 .net "and_result", 7 0, v0000023c648cd780_0;  1 drivers
v0000023c648ef400_0 .net "clk", 0 0, v0000023c648f9bd0_0;  alias, 1 drivers
v0000023c648eeb40_0 .net "dec_carry", 0 0, L_0000023c64912a20;  1 drivers
v0000023c648ef540_0 .net "decrement_result", 7 0, L_0000023c64916c40;  1 drivers
v0000023c648eed20_0 .net "div_rest", 7 0, v0000023c648df4a0_0;  1 drivers
v0000023c648edec0_0 .net "div_result", 7 0, v0000023c648dec80_0;  1 drivers
v0000023c648ee280_0 .net "inc_carry", 0 0, L_0000023c64911720;  1 drivers
v0000023c648eefa0_0 .net "increment_result", 7 0, L_0000023c648f5fd0;  1 drivers
v0000023c648ef5e0_0 .net "mod_result", 7 0, v0000023c648d97a0_0;  1 drivers
v0000023c648edf60_0 .net "mult_result", 7 0, v0000023c648e47a0_0;  1 drivers
v0000023c648ee0a0_0 .net "nand_result", 7 0, v0000023c648e4c00_0;  1 drivers
v0000023c648ef180_0 .net "nor_result", 7 0, v0000023c648e5d80_0;  1 drivers
v0000023c648ef680_0 .net "not_result", 7 0, v0000023c648e4a20_0;  1 drivers
v0000023c648ef720_0 .net "operand1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648ee140_0 .net "operand2", 7 0, v0000023c648f6a70_0;  alias, 1 drivers
v0000023c648ed060_0 .var "operation_result", 7 0;
v0000023c648ed2e0_0 .net "or_result", 7 0, v0000023c648e4e80_0;  1 drivers
v0000023c648ed380_0 .net "rol_result", 7 0, L_0000023c64918680;  1 drivers
v0000023c648efe00_0 .net "ror_result", 7 0, L_0000023c64917640;  1 drivers
v0000023c648efea0_0 .net "sl_result", 7 0, L_0000023c64916600;  1 drivers
v0000023c648eff40_0 .net "sr_result", 7 0, L_0000023c649167e0;  1 drivers
v0000023c648efae0_0 .net "sub_carry", 0 0, L_0000023c648ffd10;  1 drivers
v0000023c648efa40_0 .net "sub_result", 7 0, L_0000023c648f50d0;  1 drivers
v0000023c648efb80_0 .net "xnor_result", 7 0, v0000023c648ee960_0;  1 drivers
v0000023c648efc20_0 .net "xor_result", 7 0, v0000023c648ee6e0_0;  1 drivers
E_0000023c64841490 .event posedge, v0000023c648ef400_0;
S_0000023c6468f000 .scope module, "adder" "full_adder8b" 4 62, 5 23 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 8 "numf1";
    .port_info 3 /INPUT 8 "numf2";
v0000023c648cd280_0 .net "c_outc", 0 0, L_0000023c648fe490;  alias, 1 drivers
v0000023c648cc7e0_0 .net "cin1", 0 0, L_0000023c64823ae0;  1 drivers
v0000023c648cdb40_0 .net "csum", 7 0, L_0000023c648f6430;  alias, 1 drivers
v0000023c648cdc80_0 .net "numf1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648cdbe0_0 .net "numf2", 7 0, v0000023c648f6a70_0;  alias, 1 drivers
L_0000023c648fba70 .part v0000023c648f82d0_0, 0, 4;
L_0000023c648fbe30 .part v0000023c648f6a70_0, 0, 4;
L_0000023c648f6430 .concat8 [ 4 4 0 0], L_0000023c648f9090, L_0000023c648fb890;
L_0000023c648f4770 .part v0000023c648f82d0_0, 4, 4;
L_0000023c648f6390 .part v0000023c648f6a70_0, 4, 4;
S_0000023c64687940 .scope module, "FULL_ADDER4b1" "full_adder4b" 5 25, 5 15 0, S_0000023c6468f000;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64930088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c648bda30_0 .net "c_in", 0 0, L_0000023c64930088;  1 drivers
v0000023c648bdc10_0 .net "c_outc", 0 0, L_0000023c64823ae0;  alias, 1 drivers
v0000023c648bee30_0 .net "cin1", 0 0, L_0000023c64822d50;  1 drivers
v0000023c648bd030_0 .net "cin2", 0 0, L_0000023c64822650;  1 drivers
v0000023c648bdcb0_0 .net "cin3", 0 0, L_0000023c64822500;  1 drivers
v0000023c648be890_0 .net "csum", 3 0, L_0000023c648f9090;  1 drivers
v0000023c648bcf90_0 .net "numf1", 3 0, L_0000023c648fba70;  1 drivers
v0000023c648bd170_0 .net "numf2", 3 0, L_0000023c648fbe30;  1 drivers
L_0000023c648fa530 .part L_0000023c648fba70, 0, 1;
L_0000023c648fa2b0 .part L_0000023c648fbe30, 0, 1;
L_0000023c648fad50 .part L_0000023c648fba70, 1, 1;
L_0000023c648fae90 .part L_0000023c648fbe30, 1, 1;
L_0000023c648fb250 .part L_0000023c648fba70, 2, 1;
L_0000023c648fb4d0 .part L_0000023c648fbe30, 2, 1;
L_0000023c648f9090 .concat8 [ 1 1 1 1], L_0000023c64822c00, L_0000023c648229d0, L_0000023c64822490, L_0000023c648235a0;
L_0000023c648fb570 .part L_0000023c648fba70, 3, 1;
L_0000023c648fbd90 .part L_0000023c648fbe30, 3, 1;
S_0000023c64687ad0 .scope module, "FULL_ADDER1" "full_adder" 5 17, 5 8 0, S_0000023c64687940;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64822d50 .functor OR 1, L_0000023c64823a70, L_0000023c64823a00, C4<0>, C4<0>;
v0000023c6482d920_0 .net "aux_out", 0 0, L_0000023c64823a00;  1 drivers
v0000023c6482c7a0_0 .net "aux_out2", 0 0, L_0000023c64823a70;  1 drivers
v0000023c6482d9c0_0 .net "aux_sum", 0 0, L_0000023c64822810;  1 drivers
v0000023c6482dc40_0 .net "c_in", 0 0, L_0000023c64930088;  alias, 1 drivers
v0000023c6482c200_0 .net "c_outc", 0 0, L_0000023c64822d50;  alias, 1 drivers
v0000023c6482c2a0_0 .net "csum", 0 0, L_0000023c64822c00;  1 drivers
v0000023c6482dce0_0 .net "numf1", 0 0, L_0000023c648fa530;  1 drivers
v0000023c6482dd80_0 .net "numf2", 0 0, L_0000023c648fa2b0;  1 drivers
S_0000023c64680390 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000023c64687ad0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64822810 .functor XOR 1, L_0000023c648fa530, L_0000023c648fa2b0, C4<0>, C4<0>;
L_0000023c64823a00 .functor AND 1, L_0000023c648fa530, L_0000023c648fa2b0, C4<1>, C4<1>;
v0000023c6482cde0_0 .net "c_out", 0 0, L_0000023c64823a00;  alias, 1 drivers
v0000023c6482d740_0 .net "num1", 0 0, L_0000023c648fa530;  alias, 1 drivers
v0000023c6482ce80_0 .net "num2", 0 0, L_0000023c648fa2b0;  alias, 1 drivers
v0000023c6482cb60_0 .net "sum", 0 0, L_0000023c64822810;  alias, 1 drivers
S_0000023c64680520 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000023c64687ad0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64822c00 .functor XOR 1, L_0000023c64930088, L_0000023c64822810, C4<0>, C4<0>;
L_0000023c64823a70 .functor AND 1, L_0000023c64930088, L_0000023c64822810, C4<1>, C4<1>;
v0000023c6482da60_0 .net "c_out", 0 0, L_0000023c64823a70;  alias, 1 drivers
v0000023c6482c160_0 .net "num1", 0 0, L_0000023c64930088;  alias, 1 drivers
v0000023c6482d240_0 .net "num2", 0 0, L_0000023c64822810;  alias, 1 drivers
v0000023c6482d880_0 .net "sum", 0 0, L_0000023c64822c00;  alias, 1 drivers
S_0000023c6468aee0 .scope module, "FULL_ADDER2" "full_adder" 5 18, 5 8 0, S_0000023c64687940;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64822650 .functor OR 1, L_0000023c64822ea0, L_0000023c648231b0, C4<0>, C4<0>;
v0000023c6482c700_0 .net "aux_out", 0 0, L_0000023c648231b0;  1 drivers
v0000023c6482cd40_0 .net "aux_out2", 0 0, L_0000023c64822ea0;  1 drivers
v0000023c6482cac0_0 .net "aux_sum", 0 0, L_0000023c64822960;  1 drivers
v0000023c6482cf20_0 .net "c_in", 0 0, L_0000023c64822d50;  alias, 1 drivers
v0000023c6482d060_0 .net "c_outc", 0 0, L_0000023c64822650;  alias, 1 drivers
v0000023c6482d100_0 .net "csum", 0 0, L_0000023c648229d0;  1 drivers
v0000023c648be430_0 .net "numf1", 0 0, L_0000023c648fad50;  1 drivers
v0000023c648beb10_0 .net "numf2", 0 0, L_0000023c648fae90;  1 drivers
S_0000023c6468b070 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000023c6468aee0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64822960 .functor XOR 1, L_0000023c648fad50, L_0000023c648fae90, C4<0>, C4<0>;
L_0000023c648231b0 .functor AND 1, L_0000023c648fad50, L_0000023c648fae90, C4<1>, C4<1>;
v0000023c6482ca20_0 .net "c_out", 0 0, L_0000023c648231b0;  alias, 1 drivers
v0000023c6482de20_0 .net "num1", 0 0, L_0000023c648fad50;  alias, 1 drivers
v0000023c6482bf80_0 .net "num2", 0 0, L_0000023c648fae90;  alias, 1 drivers
v0000023c6482c020_0 .net "sum", 0 0, L_0000023c64822960;  alias, 1 drivers
S_0000023c6466e5a0 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000023c6468aee0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648229d0 .functor XOR 1, L_0000023c64822d50, L_0000023c64822960, C4<0>, C4<0>;
L_0000023c64822ea0 .functor AND 1, L_0000023c64822d50, L_0000023c64822960, C4<1>, C4<1>;
v0000023c6482c480_0 .net "c_out", 0 0, L_0000023c64822ea0;  alias, 1 drivers
v0000023c6482c520_0 .net "num1", 0 0, L_0000023c64822d50;  alias, 1 drivers
v0000023c6482cfc0_0 .net "num2", 0 0, L_0000023c64822960;  alias, 1 drivers
v0000023c6482c5c0_0 .net "sum", 0 0, L_0000023c648229d0;  alias, 1 drivers
S_0000023c6466e730 .scope module, "FULL_ADDER3" "full_adder" 5 19, 5 8 0, S_0000023c64687940;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64822500 .functor OR 1, L_0000023c648226c0, L_0000023c64822b20, C4<0>, C4<0>;
v0000023c648bd210_0 .net "aux_out", 0 0, L_0000023c64822b20;  1 drivers
v0000023c648be9d0_0 .net "aux_out2", 0 0, L_0000023c648226c0;  1 drivers
v0000023c648bdfd0_0 .net "aux_sum", 0 0, L_0000023c64822dc0;  1 drivers
v0000023c648bd3f0_0 .net "c_in", 0 0, L_0000023c64822650;  alias, 1 drivers
v0000023c648bd2b0_0 .net "c_outc", 0 0, L_0000023c64822500;  alias, 1 drivers
v0000023c648be570_0 .net "csum", 0 0, L_0000023c64822490;  1 drivers
v0000023c648bd710_0 .net "numf1", 0 0, L_0000023c648fb250;  1 drivers
v0000023c648bd990_0 .net "numf2", 0 0, L_0000023c648fb4d0;  1 drivers
S_0000023c6468d4b0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000023c6466e730;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64822dc0 .functor XOR 1, L_0000023c648fb250, L_0000023c648fb4d0, C4<0>, C4<0>;
L_0000023c64822b20 .functor AND 1, L_0000023c648fb250, L_0000023c648fb4d0, C4<1>, C4<1>;
v0000023c648bebb0_0 .net "c_out", 0 0, L_0000023c64822b20;  alias, 1 drivers
v0000023c648bddf0_0 .net "num1", 0 0, L_0000023c648fb250;  alias, 1 drivers
v0000023c648bd670_0 .net "num2", 0 0, L_0000023c648fb4d0;  alias, 1 drivers
v0000023c648bde90_0 .net "sum", 0 0, L_0000023c64822dc0;  alias, 1 drivers
S_0000023c6468d640 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000023c6466e730;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64822490 .functor XOR 1, L_0000023c64822650, L_0000023c64822dc0, C4<0>, C4<0>;
L_0000023c648226c0 .functor AND 1, L_0000023c64822650, L_0000023c64822dc0, C4<1>, C4<1>;
v0000023c648be4d0_0 .net "c_out", 0 0, L_0000023c648226c0;  alias, 1 drivers
v0000023c648bdf30_0 .net "num1", 0 0, L_0000023c64822650;  alias, 1 drivers
v0000023c648bdb70_0 .net "num2", 0 0, L_0000023c64822dc0;  alias, 1 drivers
v0000023c648bec50_0 .net "sum", 0 0, L_0000023c64822490;  alias, 1 drivers
S_0000023c6468bc10 .scope module, "FULL_ADDER4" "full_adder" 5 20, 5 8 0, S_0000023c64687940;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64823ae0 .functor OR 1, L_0000023c64822880, L_0000023c64822730, C4<0>, C4<0>;
v0000023c648bd350_0 .net "aux_out", 0 0, L_0000023c64822730;  1 drivers
v0000023c648be610_0 .net "aux_out2", 0 0, L_0000023c64822880;  1 drivers
v0000023c648be110_0 .net "aux_sum", 0 0, L_0000023c64822570;  1 drivers
v0000023c648be6b0_0 .net "c_in", 0 0, L_0000023c64822500;  alias, 1 drivers
v0000023c648bd850_0 .net "c_outc", 0 0, L_0000023c64823ae0;  alias, 1 drivers
v0000023c648be750_0 .net "csum", 0 0, L_0000023c648235a0;  1 drivers
v0000023c648bd8f0_0 .net "numf1", 0 0, L_0000023c648fb570;  1 drivers
v0000023c648be7f0_0 .net "numf2", 0 0, L_0000023c648fbd90;  1 drivers
S_0000023c6468bda0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000023c6468bc10;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64822570 .functor XOR 1, L_0000023c648fb570, L_0000023c648fbd90, C4<0>, C4<0>;
L_0000023c64822730 .functor AND 1, L_0000023c648fb570, L_0000023c648fbd90, C4<1>, C4<1>;
v0000023c648bd490_0 .net "c_out", 0 0, L_0000023c64822730;  alias, 1 drivers
v0000023c648bd7b0_0 .net "num1", 0 0, L_0000023c648fb570;  alias, 1 drivers
v0000023c648bd530_0 .net "num2", 0 0, L_0000023c648fbd90;  alias, 1 drivers
v0000023c648be2f0_0 .net "sum", 0 0, L_0000023c64822570;  alias, 1 drivers
S_0000023c648bf2c0 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000023c6468bc10;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648235a0 .functor XOR 1, L_0000023c64822500, L_0000023c64822570, C4<0>, C4<0>;
L_0000023c64822880 .functor AND 1, L_0000023c64822500, L_0000023c64822570, C4<1>, C4<1>;
v0000023c648bed90_0 .net "c_out", 0 0, L_0000023c64822880;  alias, 1 drivers
v0000023c648becf0_0 .net "num1", 0 0, L_0000023c64822500;  alias, 1 drivers
v0000023c648be390_0 .net "num2", 0 0, L_0000023c64822570;  alias, 1 drivers
v0000023c648bd5d0_0 .net "sum", 0 0, L_0000023c648235a0;  alias, 1 drivers
S_0000023c648befa0 .scope module, "FULL_ADDER4b2" "full_adder4b" 5 26, 5 15 0, S_0000023c6468f000;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
v0000023c648cd1e0_0 .net "c_in", 0 0, L_0000023c64823ae0;  alias, 1 drivers
v0000023c648cc880_0 .net "c_outc", 0 0, L_0000023c648fe490;  alias, 1 drivers
v0000023c648cc920_0 .net "cin1", 0 0, L_0000023c64823370;  1 drivers
v0000023c648ccba0_0 .net "cin2", 0 0, L_0000023c6474b1c0;  1 drivers
v0000023c648cddc0_0 .net "cin3", 0 0, L_0000023c648ff610;  1 drivers
v0000023c648cd640_0 .net "csum", 3 0, L_0000023c648fb890;  1 drivers
v0000023c648cd500_0 .net "numf1", 3 0, L_0000023c648f4770;  1 drivers
v0000023c648cca60_0 .net "numf2", 3 0, L_0000023c648f6390;  1 drivers
L_0000023c648fbcf0 .part L_0000023c648f4770, 0, 1;
L_0000023c648fbf70 .part L_0000023c648f6390, 0, 1;
L_0000023c648fbed0 .part L_0000023c648f4770, 1, 1;
L_0000023c648fbb10 .part L_0000023c648f6390, 1, 1;
L_0000023c648fbbb0 .part L_0000023c648f4770, 2, 1;
L_0000023c648fbc50 .part L_0000023c648f6390, 2, 1;
L_0000023c648fb890 .concat8 [ 1 1 1 1], L_0000023c64822b90, L_0000023c64823610, L_0000023c648fe340, L_0000023c648fe3b0;
L_0000023c648fb9d0 .part L_0000023c648f4770, 3, 1;
L_0000023c648fb930 .part L_0000023c648f6390, 3, 1;
S_0000023c648bf450 .scope module, "FULL_ADDER1" "full_adder" 5 17, 5 8 0, S_0000023c648befa0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64823370 .functor OR 1, L_0000023c64822e30, L_0000023c64823290, C4<0>, C4<0>;
v0000023c64872e90_0 .net "aux_out", 0 0, L_0000023c64823290;  1 drivers
v0000023c64872f30_0 .net "aux_out2", 0 0, L_0000023c64822e30;  1 drivers
v0000023c648741f0_0 .net "aux_sum", 0 0, L_0000023c64822a40;  1 drivers
v0000023c64873ed0_0 .net "c_in", 0 0, L_0000023c64823ae0;  alias, 1 drivers
v0000023c64873d90_0 .net "c_outc", 0 0, L_0000023c64823370;  alias, 1 drivers
v0000023c64874290_0 .net "csum", 0 0, L_0000023c64822b90;  1 drivers
v0000023c64873cf0_0 .net "numf1", 0 0, L_0000023c648fbcf0;  1 drivers
v0000023c64873750_0 .net "numf2", 0 0, L_0000023c648fbf70;  1 drivers
S_0000023c648bf5e0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000023c648bf450;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64822a40 .functor XOR 1, L_0000023c648fbcf0, L_0000023c648fbf70, C4<0>, C4<0>;
L_0000023c64823290 .functor AND 1, L_0000023c648fbcf0, L_0000023c648fbf70, C4<1>, C4<1>;
v0000023c648be070_0 .net "c_out", 0 0, L_0000023c64823290;  alias, 1 drivers
v0000023c648bdad0_0 .net "num1", 0 0, L_0000023c648fbcf0;  alias, 1 drivers
v0000023c648be1b0_0 .net "num2", 0 0, L_0000023c648fbf70;  alias, 1 drivers
v0000023c648bd0d0_0 .net "sum", 0 0, L_0000023c64822a40;  alias, 1 drivers
S_0000023c648bf770 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000023c648bf450;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64822b90 .functor XOR 1, L_0000023c64823ae0, L_0000023c64822a40, C4<0>, C4<0>;
L_0000023c64822e30 .functor AND 1, L_0000023c64823ae0, L_0000023c64822a40, C4<1>, C4<1>;
v0000023c648bdd50_0 .net "c_out", 0 0, L_0000023c64822e30;  alias, 1 drivers
v0000023c648be250_0 .net "num1", 0 0, L_0000023c64823ae0;  alias, 1 drivers
v0000023c648be930_0 .net "num2", 0 0, L_0000023c64822a40;  alias, 1 drivers
v0000023c648bea70_0 .net "sum", 0 0, L_0000023c64822b90;  alias, 1 drivers
S_0000023c648bf900 .scope module, "FULL_ADDER2" "full_adder" 5 18, 5 8 0, S_0000023c648befa0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c6474b1c0 .functor OR 1, L_0000023c64823680, L_0000023c648233e0, C4<0>, C4<0>;
v0000023c64873610_0 .net "aux_out", 0 0, L_0000023c648233e0;  1 drivers
v0000023c64872c10_0 .net "aux_out2", 0 0, L_0000023c64823680;  1 drivers
v0000023c64874510_0 .net "aux_sum", 0 0, L_0000023c64821f50;  1 drivers
v0000023c64872ad0_0 .net "c_in", 0 0, L_0000023c64823370;  alias, 1 drivers
v0000023c648740b0_0 .net "c_outc", 0 0, L_0000023c6474b1c0;  alias, 1 drivers
v0000023c64873070_0 .net "csum", 0 0, L_0000023c64823610;  1 drivers
v0000023c64873b10_0 .net "numf1", 0 0, L_0000023c648fbed0;  1 drivers
v0000023c64872d50_0 .net "numf2", 0 0, L_0000023c648fbb10;  1 drivers
S_0000023c648bfdb0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000023c648bf900;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64821f50 .functor XOR 1, L_0000023c648fbed0, L_0000023c648fbb10, C4<0>, C4<0>;
L_0000023c648233e0 .functor AND 1, L_0000023c648fbed0, L_0000023c648fbb10, C4<1>, C4<1>;
v0000023c64873930_0 .net "c_out", 0 0, L_0000023c648233e0;  alias, 1 drivers
v0000023c64872b70_0 .net "num1", 0 0, L_0000023c648fbed0;  alias, 1 drivers
v0000023c64872850_0 .net "num2", 0 0, L_0000023c648fbb10;  alias, 1 drivers
v0000023c64873250_0 .net "sum", 0 0, L_0000023c64821f50;  alias, 1 drivers
S_0000023c648bfa90 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000023c648bf900;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64823610 .functor XOR 1, L_0000023c64823370, L_0000023c64821f50, C4<0>, C4<0>;
L_0000023c64823680 .functor AND 1, L_0000023c64823370, L_0000023c64821f50, C4<1>, C4<1>;
v0000023c64873390_0 .net "c_out", 0 0, L_0000023c64823680;  alias, 1 drivers
v0000023c64874470_0 .net "num1", 0 0, L_0000023c64823370;  alias, 1 drivers
v0000023c64872fd0_0 .net "num2", 0 0, L_0000023c64821f50;  alias, 1 drivers
v0000023c64872cb0_0 .net "sum", 0 0, L_0000023c64823610;  alias, 1 drivers
S_0000023c648bfc20 .scope module, "FULL_ADDER3" "full_adder" 5 19, 5 8 0, S_0000023c648befa0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c648ff610 .functor OR 1, L_0000023c648feab0, L_0000023c648ff060, C4<0>, C4<0>;
v0000023c64873e30_0 .net "aux_out", 0 0, L_0000023c648ff060;  1 drivers
v0000023c64873430_0 .net "aux_out2", 0 0, L_0000023c648feab0;  1 drivers
v0000023c648734d0_0 .net "aux_sum", 0 0, L_0000023c648fec70;  1 drivers
v0000023c64873f70_0 .net "c_in", 0 0, L_0000023c6474b1c0;  alias, 1 drivers
v0000023c64873570_0 .net "c_outc", 0 0, L_0000023c648ff610;  alias, 1 drivers
v0000023c648736b0_0 .net "csum", 0 0, L_0000023c648fe340;  1 drivers
v0000023c648737f0_0 .net "numf1", 0 0, L_0000023c648fbbb0;  1 drivers
v0000023c64873a70_0 .net "numf2", 0 0, L_0000023c648fbc50;  1 drivers
S_0000023c648bf130 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000023c648bfc20;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648fec70 .functor XOR 1, L_0000023c648fbbb0, L_0000023c648fbc50, C4<0>, C4<0>;
L_0000023c648ff060 .functor AND 1, L_0000023c648fbbb0, L_0000023c648fbc50, C4<1>, C4<1>;
v0000023c64873bb0_0 .net "c_out", 0 0, L_0000023c648ff060;  alias, 1 drivers
v0000023c648739d0_0 .net "num1", 0 0, L_0000023c648fbbb0;  alias, 1 drivers
v0000023c64872df0_0 .net "num2", 0 0, L_0000023c648fbc50;  alias, 1 drivers
v0000023c64874330_0 .net "sum", 0 0, L_0000023c648fec70;  alias, 1 drivers
S_0000023c648c9280 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000023c648bfc20;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648fe340 .functor XOR 1, L_0000023c6474b1c0, L_0000023c648fec70, C4<0>, C4<0>;
L_0000023c648feab0 .functor AND 1, L_0000023c6474b1c0, L_0000023c648fec70, C4<1>, C4<1>;
v0000023c648745b0_0 .net "c_out", 0 0, L_0000023c648feab0;  alias, 1 drivers
v0000023c64873110_0 .net "num1", 0 0, L_0000023c6474b1c0;  alias, 1 drivers
v0000023c648731b0_0 .net "num2", 0 0, L_0000023c648fec70;  alias, 1 drivers
v0000023c648732f0_0 .net "sum", 0 0, L_0000023c648fe340;  alias, 1 drivers
S_0000023c648c8c40 .scope module, "FULL_ADDER4" "full_adder" 5 20, 5 8 0, S_0000023c648befa0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c648fe490 .functor OR 1, L_0000023c648fece0, L_0000023c648fe110, C4<0>, C4<0>;
v0000023c64872a30_0 .net "aux_out", 0 0, L_0000023c648fe110;  1 drivers
v0000023c648728f0_0 .net "aux_out2", 0 0, L_0000023c648fece0;  1 drivers
v0000023c648cd140_0 .net "aux_sum", 0 0, L_0000023c648fec00;  1 drivers
v0000023c648cdaa0_0 .net "c_in", 0 0, L_0000023c648ff610;  alias, 1 drivers
v0000023c648cdd20_0 .net "c_outc", 0 0, L_0000023c648fe490;  alias, 1 drivers
v0000023c648cd3c0_0 .net "csum", 0 0, L_0000023c648fe3b0;  1 drivers
v0000023c648cd460_0 .net "numf1", 0 0, L_0000023c648fb9d0;  1 drivers
v0000023c648cd820_0 .net "numf2", 0 0, L_0000023c648fb930;  1 drivers
S_0000023c648c8600 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000023c648c8c40;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648fec00 .functor XOR 1, L_0000023c648fb9d0, L_0000023c648fb930, C4<0>, C4<0>;
L_0000023c648fe110 .functor AND 1, L_0000023c648fb9d0, L_0000023c648fb930, C4<1>, C4<1>;
v0000023c64873890_0 .net "c_out", 0 0, L_0000023c648fe110;  alias, 1 drivers
v0000023c64874010_0 .net "num1", 0 0, L_0000023c648fb9d0;  alias, 1 drivers
v0000023c64874150_0 .net "num2", 0 0, L_0000023c648fb930;  alias, 1 drivers
v0000023c648743d0_0 .net "sum", 0 0, L_0000023c648fec00;  alias, 1 drivers
S_0000023c648c9410 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000023c648c8c40;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648fe3b0 .functor XOR 1, L_0000023c648ff610, L_0000023c648fec00, C4<0>, C4<0>;
L_0000023c648fece0 .functor AND 1, L_0000023c648ff610, L_0000023c648fec00, C4<1>, C4<1>;
v0000023c64873c50_0 .net "c_out", 0 0, L_0000023c648fece0;  alias, 1 drivers
v0000023c64872990_0 .net "num1", 0 0, L_0000023c648ff610;  alias, 1 drivers
v0000023c64874650_0 .net "num2", 0 0, L_0000023c648fec00;  alias, 1 drivers
v0000023c648727b0_0 .net "sum", 0 0, L_0000023c648fe3b0;  alias, 1 drivers
S_0000023c648c82e0 .scope module, "and_gate" "and8b" 4 124, 6 3 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000023c648cd320_0 .var/i "i", 31 0;
v0000023c648cde60_0 .net "num1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648cd0a0_0 .net "num2", 7 0, v0000023c648f6a70_0;  alias, 1 drivers
v0000023c648cd780_0 .var "result", 7 0;
v0000023c648cc9c0_0 .var "resultado", 7 0;
E_0000023c64840890 .event anyedge, v0000023c648cdc80_0, v0000023c648cdbe0_0, v0000023c648cc9c0_0;
S_0000023c648c9d70 .scope module, "decrementor" "decrement8b" 4 85, 7 4 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "num1";
v0000023c648d89e0_0 .net "cout", 0 0, L_0000023c64912a20;  alias, 1 drivers
v0000023c648d8da0_0 .net "num1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648d8c60_0 .net "result", 7 0, L_0000023c64916c40;  alias, 1 drivers
S_0000023c648c7fc0 .scope module, "FULL_SUBTRACTOR8bDEC" "full_subtractor8b" 7 5, 8 23 0, S_0000023c648c9d70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 8 "numf1";
    .port_info 3 /INPUT 8 "numf2";
v0000023c648d9e80_0 .net "c_outc", 0 0, L_0000023c64912a20;  alias, 1 drivers
v0000023c648d8d00_0 .net "cin1", 0 0, L_0000023c64910920;  1 drivers
v0000023c648d8800_0 .net "csub", 7 0, L_0000023c64916c40;  alias, 1 drivers
v0000023c648d8940_0 .net "numf1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
L_0000023c649301f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000023c648d9160_0 .net "numf2", 7 0, L_0000023c649301f0;  1 drivers
L_0000023c648f6570 .part v0000023c648f82d0_0, 0, 4;
L_0000023c648f6750 .part L_0000023c649301f0, 0, 4;
L_0000023c64916c40 .concat8 [ 4 4 0 0], L_0000023c648f5850, L_0000023c649161a0;
L_0000023c649175a0 .part v0000023c648f82d0_0, 4, 4;
L_0000023c64918540 .part L_0000023c649301f0, 4, 4;
S_0000023c648c90f0 .scope module, "FULL_SUBTRACTOR4b1" "full_subtractor4b" 8 25, 8 15 0, S_0000023c648c7fc0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c649301a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c648cb480_0 .net "c_in", 0 0, L_0000023c649301a8;  1 drivers
v0000023c648cb7a0_0 .net "c_outc", 0 0, L_0000023c64910920;  alias, 1 drivers
v0000023c648cab20_0 .net "cin1", 0 0, L_0000023c64910f40;  1 drivers
v0000023c648cae40_0 .net "cin2", 0 0, L_0000023c64910300;  1 drivers
v0000023c648caf80_0 .net "cin3", 0 0, L_0000023c64910680;  1 drivers
v0000023c648d7720_0 .net "csub", 3 0, L_0000023c648f5850;  1 drivers
v0000023c648d7c20_0 .net "numf1", 3 0, L_0000023c648f6570;  1 drivers
v0000023c648d7fe0_0 .net "numf2", 3 0, L_0000023c648f6750;  1 drivers
L_0000023c648f55d0 .part L_0000023c648f6570, 0, 1;
L_0000023c648f52b0 .part L_0000023c648f6750, 0, 1;
L_0000023c648f5990 .part L_0000023c648f6570, 1, 1;
L_0000023c648f4b30 .part L_0000023c648f6750, 1, 1;
L_0000023c648f4bd0 .part L_0000023c648f6570, 2, 1;
L_0000023c648f57b0 .part L_0000023c648f6750, 2, 1;
L_0000023c648f5850 .concat8 [ 1 1 1 1], L_0000023c649113a0, L_0000023c649118e0, L_0000023c64910450, L_0000023c64911c60;
L_0000023c648f5f30 .part L_0000023c648f6570, 3, 1;
L_0000023c648f6250 .part L_0000023c648f6750, 3, 1;
S_0000023c648c8150 .scope module, "FULL_SUBTRACTOR1" "full_subtractor" 8 17, 8 8 0, S_0000023c648c90f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64910f40 .functor OR 1, L_0000023c64911b80, L_0000023c649106f0, C4<0>, C4<0>;
v0000023c648cda00_0 .net "aux_out", 0 0, L_0000023c649106f0;  1 drivers
v0000023c648ccec0_0 .net "aux_out2", 0 0, L_0000023c64911b80;  1 drivers
v0000023c648ccf60_0 .net "aux_sub", 0 0, L_0000023c64911870;  1 drivers
v0000023c648cb840_0 .net "c_in", 0 0, L_0000023c649301a8;  alias, 1 drivers
v0000023c648cc420_0 .net "c_outc", 0 0, L_0000023c64910f40;  alias, 1 drivers
v0000023c648ca8a0_0 .net "csub", 0 0, L_0000023c649113a0;  1 drivers
v0000023c648cba20_0 .net "numf1", 0 0, L_0000023c648f55d0;  1 drivers
v0000023c648ca080_0 .net "numf2", 0 0, L_0000023c648f52b0;  1 drivers
S_0000023c648c8790 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000023c648c8150;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64911870 .functor XOR 1, L_0000023c648f55d0, L_0000023c648f52b0, C4<0>, C4<0>;
L_0000023c64911aa0 .functor NOT 1, L_0000023c648f55d0, C4<0>, C4<0>, C4<0>;
L_0000023c649106f0 .functor AND 1, L_0000023c64911aa0, L_0000023c648f52b0, C4<1>, C4<1>;
v0000023c648ccb00_0 .net *"_ivl_2", 0 0, L_0000023c64911aa0;  1 drivers
v0000023c648ccce0_0 .net "c_out", 0 0, L_0000023c649106f0;  alias, 1 drivers
v0000023c648cd5a0_0 .net "num1", 0 0, L_0000023c648f55d0;  alias, 1 drivers
v0000023c648ccc40_0 .net "num2", 0 0, L_0000023c648f52b0;  alias, 1 drivers
v0000023c648cd6e0_0 .net "sub", 0 0, L_0000023c64911870;  alias, 1 drivers
S_0000023c648c8ab0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000023c648c8150;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c649113a0 .functor XOR 1, L_0000023c64911870, L_0000023c649301a8, C4<0>, C4<0>;
L_0000023c64910220 .functor NOT 1, L_0000023c64911870, C4<0>, C4<0>, C4<0>;
L_0000023c64911b80 .functor AND 1, L_0000023c64910220, L_0000023c649301a8, C4<1>, C4<1>;
v0000023c648ccd80_0 .net *"_ivl_2", 0 0, L_0000023c64910220;  1 drivers
v0000023c648cd8c0_0 .net "c_out", 0 0, L_0000023c64911b80;  alias, 1 drivers
v0000023c648cd000_0 .net "num1", 0 0, L_0000023c64911870;  alias, 1 drivers
v0000023c648cd960_0 .net "num2", 0 0, L_0000023c649301a8;  alias, 1 drivers
v0000023c648cce20_0 .net "sub", 0 0, L_0000023c649113a0;  alias, 1 drivers
S_0000023c648c98c0 .scope module, "FULL_SUBTRACTOR2" "full_subtractor" 8 18, 8 8 0, S_0000023c648c90f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64910300 .functor OR 1, L_0000023c64911bf0, L_0000023c64911790, C4<0>, C4<0>;
v0000023c648cb520_0 .net "aux_out", 0 0, L_0000023c64911790;  1 drivers
v0000023c648cb8e0_0 .net "aux_out2", 0 0, L_0000023c64911bf0;  1 drivers
v0000023c648cbf20_0 .net "aux_sub", 0 0, L_0000023c649100d0;  1 drivers
v0000023c648ca300_0 .net "c_in", 0 0, L_0000023c64910f40;  alias, 1 drivers
v0000023c648cbc00_0 .net "c_outc", 0 0, L_0000023c64910300;  alias, 1 drivers
v0000023c648ca620_0 .net "csub", 0 0, L_0000023c649118e0;  1 drivers
v0000023c648cc240_0 .net "numf1", 0 0, L_0000023c648f5990;  1 drivers
v0000023c648ca120_0 .net "numf2", 0 0, L_0000023c648f4b30;  1 drivers
S_0000023c648c95a0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000023c648c98c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c649100d0 .functor XOR 1, L_0000023c648f5990, L_0000023c648f4b30, C4<0>, C4<0>;
L_0000023c64910370 .functor NOT 1, L_0000023c648f5990, C4<0>, C4<0>, C4<0>;
L_0000023c64911790 .functor AND 1, L_0000023c64910370, L_0000023c648f4b30, C4<1>, C4<1>;
v0000023c648cb2a0_0 .net *"_ivl_2", 0 0, L_0000023c64910370;  1 drivers
v0000023c648ca440_0 .net "c_out", 0 0, L_0000023c64911790;  alias, 1 drivers
v0000023c648cabc0_0 .net "num1", 0 0, L_0000023c648f5990;  alias, 1 drivers
v0000023c648cb660_0 .net "num2", 0 0, L_0000023c648f4b30;  alias, 1 drivers
v0000023c648cc100_0 .net "sub", 0 0, L_0000023c649100d0;  alias, 1 drivers
S_0000023c648c8dd0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000023c648c98c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c649118e0 .functor XOR 1, L_0000023c649100d0, L_0000023c64910f40, C4<0>, C4<0>;
L_0000023c64911250 .functor NOT 1, L_0000023c649100d0, C4<0>, C4<0>, C4<0>;
L_0000023c64911bf0 .functor AND 1, L_0000023c64911250, L_0000023c64910f40, C4<1>, C4<1>;
v0000023c648cbb60_0 .net *"_ivl_2", 0 0, L_0000023c64911250;  1 drivers
v0000023c648cc1a0_0 .net "c_out", 0 0, L_0000023c64911bf0;  alias, 1 drivers
v0000023c648cb340_0 .net "num1", 0 0, L_0000023c649100d0;  alias, 1 drivers
v0000023c648ca580_0 .net "num2", 0 0, L_0000023c64910f40;  alias, 1 drivers
v0000023c648cb020_0 .net "sub", 0 0, L_0000023c649118e0;  alias, 1 drivers
S_0000023c648c9730 .scope module, "FULL_SUBTRACTOR3" "full_subtractor" 8 19, 8 8 0, S_0000023c648c90f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64910680 .functor OR 1, L_0000023c64910990, L_0000023c64911b10, C4<0>, C4<0>;
v0000023c648cb0c0_0 .net "aux_out", 0 0, L_0000023c64911b10;  1 drivers
v0000023c648cc6a0_0 .net "aux_out2", 0 0, L_0000023c64910990;  1 drivers
v0000023c648cb160_0 .net "aux_sub", 0 0, L_0000023c64910610;  1 drivers
v0000023c648cc740_0 .net "c_in", 0 0, L_0000023c64910300;  alias, 1 drivers
v0000023c648cc380_0 .net "c_outc", 0 0, L_0000023c64910680;  alias, 1 drivers
v0000023c648ca1c0_0 .net "csub", 0 0, L_0000023c64910450;  1 drivers
v0000023c648ca260_0 .net "numf1", 0 0, L_0000023c648f4bd0;  1 drivers
v0000023c648cc2e0_0 .net "numf2", 0 0, L_0000023c648f57b0;  1 drivers
S_0000023c648c8f60 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000023c648c9730;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64910610 .functor XOR 1, L_0000023c648f4bd0, L_0000023c648f57b0, C4<0>, C4<0>;
L_0000023c64911090 .functor NOT 1, L_0000023c648f4bd0, C4<0>, C4<0>, C4<0>;
L_0000023c64911b10 .functor AND 1, L_0000023c64911090, L_0000023c648f57b0, C4<1>, C4<1>;
v0000023c648cc600_0 .net *"_ivl_2", 0 0, L_0000023c64911090;  1 drivers
v0000023c648cb980_0 .net "c_out", 0 0, L_0000023c64911b10;  alias, 1 drivers
v0000023c648cbde0_0 .net "num1", 0 0, L_0000023c648f4bd0;  alias, 1 drivers
v0000023c648cac60_0 .net "num2", 0 0, L_0000023c648f57b0;  alias, 1 drivers
v0000023c648cad00_0 .net "sub", 0 0, L_0000023c64910610;  alias, 1 drivers
S_0000023c648c9a50 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000023c648c9730;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64910450 .functor XOR 1, L_0000023c64910610, L_0000023c64910300, C4<0>, C4<0>;
L_0000023c649105a0 .functor NOT 1, L_0000023c64910610, C4<0>, C4<0>, C4<0>;
L_0000023c64910990 .functor AND 1, L_0000023c649105a0, L_0000023c64910300, C4<1>, C4<1>;
v0000023c648cbd40_0 .net *"_ivl_2", 0 0, L_0000023c649105a0;  1 drivers
v0000023c648cc060_0 .net "c_out", 0 0, L_0000023c64910990;  alias, 1 drivers
v0000023c648ca940_0 .net "num1", 0 0, L_0000023c64910610;  alias, 1 drivers
v0000023c648cbe80_0 .net "num2", 0 0, L_0000023c64910300;  alias, 1 drivers
v0000023c648cbfc0_0 .net "sub", 0 0, L_0000023c64910450;  alias, 1 drivers
S_0000023c648c8920 .scope module, "FULL_SUBTRACTOR4" "full_subtractor" 8 20, 8 8 0, S_0000023c648c90f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64910920 .functor OR 1, L_0000023c64911100, L_0000023c64910d80, C4<0>, C4<0>;
v0000023c648ca760_0 .net "aux_out", 0 0, L_0000023c64910d80;  1 drivers
v0000023c648cada0_0 .net "aux_out2", 0 0, L_0000023c64911100;  1 drivers
v0000023c648cb200_0 .net "aux_sub", 0 0, L_0000023c64910760;  1 drivers
v0000023c648cc560_0 .net "c_in", 0 0, L_0000023c64910680;  alias, 1 drivers
v0000023c648ca9e0_0 .net "c_outc", 0 0, L_0000023c64910920;  alias, 1 drivers
v0000023c648cbca0_0 .net "csub", 0 0, L_0000023c64911c60;  1 drivers
v0000023c648ca800_0 .net "numf1", 0 0, L_0000023c648f5f30;  1 drivers
v0000023c648cb5c0_0 .net "numf2", 0 0, L_0000023c648f6250;  1 drivers
S_0000023c648c9be0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000023c648c8920;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64910760 .functor XOR 1, L_0000023c648f5f30, L_0000023c648f6250, C4<0>, C4<0>;
L_0000023c649107d0 .functor NOT 1, L_0000023c648f5f30, C4<0>, C4<0>, C4<0>;
L_0000023c64910d80 .functor AND 1, L_0000023c649107d0, L_0000023c648f6250, C4<1>, C4<1>;
v0000023c648caa80_0 .net *"_ivl_2", 0 0, L_0000023c649107d0;  1 drivers
v0000023c648ca3a0_0 .net "c_out", 0 0, L_0000023c64910d80;  alias, 1 drivers
v0000023c648cc4c0_0 .net "num1", 0 0, L_0000023c648f5f30;  alias, 1 drivers
v0000023c648cb700_0 .net "num2", 0 0, L_0000023c648f6250;  alias, 1 drivers
v0000023c648cb3e0_0 .net "sub", 0 0, L_0000023c64910760;  alias, 1 drivers
S_0000023c648c8470 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000023c648c8920;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64911c60 .functor XOR 1, L_0000023c64910760, L_0000023c64910680, C4<0>, C4<0>;
L_0000023c649108b0 .functor NOT 1, L_0000023c64910760, C4<0>, C4<0>, C4<0>;
L_0000023c64911100 .functor AND 1, L_0000023c649108b0, L_0000023c64910680, C4<1>, C4<1>;
v0000023c648c9fe0_0 .net *"_ivl_2", 0 0, L_0000023c649108b0;  1 drivers
v0000023c648ca4e0_0 .net "c_out", 0 0, L_0000023c64911100;  alias, 1 drivers
v0000023c648ca6c0_0 .net "num1", 0 0, L_0000023c64910760;  alias, 1 drivers
v0000023c648cbac0_0 .net "num2", 0 0, L_0000023c64910680;  alias, 1 drivers
v0000023c648caee0_0 .net "sub", 0 0, L_0000023c64911c60;  alias, 1 drivers
S_0000023c648da7d0 .scope module, "FULL_SUBTRACTOR4b2" "full_subtractor4b" 8 26, 8 15 0, S_0000023c648c7fc0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
v0000023c648d8bc0_0 .net "c_in", 0 0, L_0000023c64910920;  alias, 1 drivers
v0000023c648d95c0_0 .net "c_outc", 0 0, L_0000023c64912a20;  alias, 1 drivers
v0000023c648d9c00_0 .net "cin1", 0 0, L_0000023c64911e20;  1 drivers
v0000023c648d88a0_0 .net "cin2", 0 0, L_0000023c64913510;  1 drivers
v0000023c648d8f80_0 .net "cin3", 0 0, L_0000023c649134a0;  1 drivers
v0000023c648d9de0_0 .net "csub", 3 0, L_0000023c649161a0;  1 drivers
v0000023c648d9980_0 .net "numf1", 3 0, L_0000023c649175a0;  1 drivers
v0000023c648d9a20_0 .net "numf2", 3 0, L_0000023c64918540;  1 drivers
L_0000023c648f67f0 .part L_0000023c649175a0, 0, 1;
L_0000023c648f4130 .part L_0000023c64918540, 0, 1;
L_0000023c648f4310 .part L_0000023c649175a0, 1, 1;
L_0000023c648f4450 .part L_0000023c64918540, 1, 1;
L_0000023c64918040 .part L_0000023c649175a0, 2, 1;
L_0000023c64917780 .part L_0000023c64918540, 2, 1;
L_0000023c649161a0 .concat8 [ 1 1 1 1], L_0000023c64911d40, L_0000023c64912320, L_0000023c649133c0, L_0000023c649124e0;
L_0000023c649164c0 .part L_0000023c649175a0, 3, 1;
L_0000023c649178c0 .part L_0000023c64918540, 3, 1;
S_0000023c648da000 .scope module, "FULL_SUBTRACTOR1" "full_subtractor" 8 17, 8 8 0, S_0000023c648da7d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64911e20 .functor OR 1, L_0000023c64911f70, L_0000023c64911db0, C4<0>, C4<0>;
v0000023c648d81c0_0 .net "aux_out", 0 0, L_0000023c64911db0;  1 drivers
v0000023c648d6dc0_0 .net "aux_out2", 0 0, L_0000023c64911f70;  1 drivers
v0000023c648d6e60_0 .net "aux_sub", 0 0, L_0000023c64910a00;  1 drivers
v0000023c648d68c0_0 .net "c_in", 0 0, L_0000023c64910920;  alias, 1 drivers
v0000023c648d77c0_0 .net "c_outc", 0 0, L_0000023c64911e20;  alias, 1 drivers
v0000023c648d6500_0 .net "csub", 0 0, L_0000023c64911d40;  1 drivers
v0000023c648d6a00_0 .net "numf1", 0 0, L_0000023c648f67f0;  1 drivers
v0000023c648d8440_0 .net "numf2", 0 0, L_0000023c648f4130;  1 drivers
S_0000023c648db2c0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000023c648da000;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64910a00 .functor XOR 1, L_0000023c648f67f0, L_0000023c648f4130, C4<0>, C4<0>;
L_0000023c64910c30 .functor NOT 1, L_0000023c648f67f0, C4<0>, C4<0>, C4<0>;
L_0000023c64911db0 .functor AND 1, L_0000023c64910c30, L_0000023c648f4130, C4<1>, C4<1>;
v0000023c648d6d20_0 .net *"_ivl_2", 0 0, L_0000023c64910c30;  1 drivers
v0000023c648d7900_0 .net "c_out", 0 0, L_0000023c64911db0;  alias, 1 drivers
v0000023c648d8260_0 .net "num1", 0 0, L_0000023c648f67f0;  alias, 1 drivers
v0000023c648d63c0_0 .net "num2", 0 0, L_0000023c648f4130;  alias, 1 drivers
v0000023c648d6960_0 .net "sub", 0 0, L_0000023c64910a00;  alias, 1 drivers
S_0000023c648db770 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000023c648da000;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64911d40 .functor XOR 1, L_0000023c64910a00, L_0000023c64910920, C4<0>, C4<0>;
L_0000023c64911fe0 .functor NOT 1, L_0000023c64910a00, C4<0>, C4<0>, C4<0>;
L_0000023c64911f70 .functor AND 1, L_0000023c64911fe0, L_0000023c64910920, C4<1>, C4<1>;
v0000023c648d6780_0 .net *"_ivl_2", 0 0, L_0000023c64911fe0;  1 drivers
v0000023c648d7540_0 .net "c_out", 0 0, L_0000023c64911f70;  alias, 1 drivers
v0000023c648d79a0_0 .net "num1", 0 0, L_0000023c64910a00;  alias, 1 drivers
v0000023c648d7f40_0 .net "num2", 0 0, L_0000023c64910920;  alias, 1 drivers
v0000023c648d7400_0 .net "sub", 0 0, L_0000023c64911d40;  alias, 1 drivers
S_0000023c648da190 .scope module, "FULL_SUBTRACTOR2" "full_subtractor" 8 18, 8 8 0, S_0000023c648da7d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64913510 .functor OR 1, L_0000023c649129b0, L_0000023c64911f00, C4<0>, C4<0>;
v0000023c648d6fa0_0 .net "aux_out", 0 0, L_0000023c64911f00;  1 drivers
v0000023c648d7e00_0 .net "aux_out2", 0 0, L_0000023c649129b0;  1 drivers
v0000023c648d7b80_0 .net "aux_sub", 0 0, L_0000023c64911e90;  1 drivers
v0000023c648d84e0_0 .net "c_in", 0 0, L_0000023c64911e20;  alias, 1 drivers
v0000023c648d6460_0 .net "c_outc", 0 0, L_0000023c64913510;  alias, 1 drivers
v0000023c648d65a0_0 .net "csub", 0 0, L_0000023c64912320;  1 drivers
v0000023c648d7cc0_0 .net "numf1", 0 0, L_0000023c648f4310;  1 drivers
v0000023c648d83a0_0 .net "numf2", 0 0, L_0000023c648f4450;  1 drivers
S_0000023c648dac80 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000023c648da190;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64911e90 .functor XOR 1, L_0000023c648f4310, L_0000023c648f4450, C4<0>, C4<0>;
L_0000023c64911cd0 .functor NOT 1, L_0000023c648f4310, C4<0>, C4<0>, C4<0>;
L_0000023c64911f00 .functor AND 1, L_0000023c64911cd0, L_0000023c648f4450, C4<1>, C4<1>;
v0000023c648d6640_0 .net *"_ivl_2", 0 0, L_0000023c64911cd0;  1 drivers
v0000023c648d7a40_0 .net "c_out", 0 0, L_0000023c64911f00;  alias, 1 drivers
v0000023c648d7680_0 .net "num1", 0 0, L_0000023c648f4310;  alias, 1 drivers
v0000023c648d7d60_0 .net "num2", 0 0, L_0000023c648f4450;  alias, 1 drivers
v0000023c648d6b40_0 .net "sub", 0 0, L_0000023c64911e90;  alias, 1 drivers
S_0000023c648dba90 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000023c648da190;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64912320 .functor XOR 1, L_0000023c64911e90, L_0000023c64911e20, C4<0>, C4<0>;
L_0000023c64913820 .functor NOT 1, L_0000023c64911e90, C4<0>, C4<0>, C4<0>;
L_0000023c649129b0 .functor AND 1, L_0000023c64913820, L_0000023c64911e20, C4<1>, C4<1>;
v0000023c648d7860_0 .net *"_ivl_2", 0 0, L_0000023c64913820;  1 drivers
v0000023c648d86c0_0 .net "c_out", 0 0, L_0000023c649129b0;  alias, 1 drivers
v0000023c648d6f00_0 .net "num1", 0 0, L_0000023c64911e90;  alias, 1 drivers
v0000023c648d60a0_0 .net "num2", 0 0, L_0000023c64911e20;  alias, 1 drivers
v0000023c648d7ae0_0 .net "sub", 0 0, L_0000023c64912320;  alias, 1 drivers
S_0000023c648da960 .scope module, "FULL_SUBTRACTOR3" "full_subtractor" 8 19, 8 8 0, S_0000023c648da7d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c649134a0 .functor OR 1, L_0000023c64913ba0, L_0000023c64912710, C4<0>, C4<0>;
v0000023c648d6aa0_0 .net "aux_out", 0 0, L_0000023c64912710;  1 drivers
v0000023c648d8120_0 .net "aux_out2", 0 0, L_0000023c64913ba0;  1 drivers
v0000023c648d6000_0 .net "aux_sub", 0 0, L_0000023c64913890;  1 drivers
v0000023c648d6140_0 .net "c_in", 0 0, L_0000023c64913510;  alias, 1 drivers
v0000023c648d61e0_0 .net "c_outc", 0 0, L_0000023c649134a0;  alias, 1 drivers
v0000023c648d6280_0 .net "csub", 0 0, L_0000023c649133c0;  1 drivers
v0000023c648d70e0_0 .net "numf1", 0 0, L_0000023c64918040;  1 drivers
v0000023c648d6320_0 .net "numf2", 0 0, L_0000023c64917780;  1 drivers
S_0000023c648db900 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000023c648da960;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64913890 .functor XOR 1, L_0000023c64918040, L_0000023c64917780, C4<0>, C4<0>;
L_0000023c64913ac0 .functor NOT 1, L_0000023c64918040, C4<0>, C4<0>, C4<0>;
L_0000023c64912710 .functor AND 1, L_0000023c64913ac0, L_0000023c64917780, C4<1>, C4<1>;
v0000023c648d75e0_0 .net *"_ivl_2", 0 0, L_0000023c64913ac0;  1 drivers
v0000023c648d8300_0 .net "c_out", 0 0, L_0000023c64912710;  alias, 1 drivers
v0000023c648d8580_0 .net "num1", 0 0, L_0000023c64918040;  alias, 1 drivers
v0000023c648d8760_0 .net "num2", 0 0, L_0000023c64917780;  alias, 1 drivers
v0000023c648d66e0_0 .net "sub", 0 0, L_0000023c64913890;  alias, 1 drivers
S_0000023c648db5e0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000023c648da960;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c649133c0 .functor XOR 1, L_0000023c64913890, L_0000023c64913510, C4<0>, C4<0>;
L_0000023c649121d0 .functor NOT 1, L_0000023c64913890, C4<0>, C4<0>, C4<0>;
L_0000023c64913ba0 .functor AND 1, L_0000023c649121d0, L_0000023c64913510, C4<1>, C4<1>;
v0000023c648d8620_0 .net *"_ivl_2", 0 0, L_0000023c649121d0;  1 drivers
v0000023c648d7040_0 .net "c_out", 0 0, L_0000023c64913ba0;  alias, 1 drivers
v0000023c648d74a0_0 .net "num1", 0 0, L_0000023c64913890;  alias, 1 drivers
v0000023c648d7ea0_0 .net "num2", 0 0, L_0000023c64913510;  alias, 1 drivers
v0000023c648d8080_0 .net "sub", 0 0, L_0000023c649133c0;  alias, 1 drivers
S_0000023c648dbc20 .scope module, "FULL_SUBTRACTOR4" "full_subtractor" 8 20, 8 8 0, S_0000023c648da7d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64912a20 .functor OR 1, L_0000023c649128d0, L_0000023c64912550, C4<0>, C4<0>;
v0000023c648d9b60_0 .net "aux_out", 0 0, L_0000023c64912550;  1 drivers
v0000023c648d92a0_0 .net "aux_out2", 0 0, L_0000023c649128d0;  1 drivers
v0000023c648d8b20_0 .net "aux_sub", 0 0, L_0000023c64913350;  1 drivers
v0000023c648d9840_0 .net "c_in", 0 0, L_0000023c649134a0;  alias, 1 drivers
v0000023c648d9ac0_0 .net "c_outc", 0 0, L_0000023c64912a20;  alias, 1 drivers
v0000023c648d9340_0 .net "csub", 0 0, L_0000023c649124e0;  1 drivers
v0000023c648d93e0_0 .net "numf1", 0 0, L_0000023c649164c0;  1 drivers
v0000023c648d9480_0 .net "numf2", 0 0, L_0000023c649178c0;  1 drivers
S_0000023c648daaf0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000023c648dbc20;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64913350 .functor XOR 1, L_0000023c649164c0, L_0000023c649178c0, C4<0>, C4<0>;
L_0000023c64913c10 .functor NOT 1, L_0000023c649164c0, C4<0>, C4<0>, C4<0>;
L_0000023c64912550 .functor AND 1, L_0000023c64913c10, L_0000023c649178c0, C4<1>, C4<1>;
v0000023c648d6820_0 .net *"_ivl_2", 0 0, L_0000023c64913c10;  1 drivers
v0000023c648d6be0_0 .net "c_out", 0 0, L_0000023c64912550;  alias, 1 drivers
v0000023c648d72c0_0 .net "num1", 0 0, L_0000023c649164c0;  alias, 1 drivers
v0000023c648d7180_0 .net "num2", 0 0, L_0000023c649178c0;  alias, 1 drivers
v0000023c648d7360_0 .net "sub", 0 0, L_0000023c64913350;  alias, 1 drivers
S_0000023c648db450 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000023c648dbc20;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c649124e0 .functor XOR 1, L_0000023c64913350, L_0000023c649134a0, C4<0>, C4<0>;
L_0000023c64912780 .functor NOT 1, L_0000023c64913350, C4<0>, C4<0>, C4<0>;
L_0000023c649128d0 .functor AND 1, L_0000023c64912780, L_0000023c649134a0, C4<1>, C4<1>;
v0000023c648d6c80_0 .net *"_ivl_2", 0 0, L_0000023c64912780;  1 drivers
v0000023c648d7220_0 .net "c_out", 0 0, L_0000023c649128d0;  alias, 1 drivers
v0000023c648d90c0_0 .net "num1", 0 0, L_0000023c64913350;  alias, 1 drivers
v0000023c648d9d40_0 .net "num2", 0 0, L_0000023c649134a0;  alias, 1 drivers
v0000023c648d9520_0 .net "sub", 0 0, L_0000023c649124e0;  alias, 1 drivers
S_0000023c648dbdb0 .scope module, "div_module" "module8b" 4 107, 9 3 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "rest";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000023c648d9200_0 .var "accumulator", 7 0;
v0000023c648d9660_0 .var "divided", 7 0;
v0000023c648d8e40_0 .var/i "i", 31 0;
v0000023c648d9ca0_0 .net "num1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648d8a80_0 .net "num2", 7 0, v0000023c648f6a70_0;  alias, 1 drivers
v0000023c648d97a0_0 .var "rest", 7 0;
E_0000023c64840950 .event anyedge, v0000023c648cdc80_0, v0000023c648d9200_0, v0000023c648d9660_0, v0000023c648cdbe0_0;
S_0000023c648da320 .scope module, "divisor" "divisor8b" 4 99, 10 3 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /OUTPUT 8 "rest";
    .port_info 2 /INPUT 8 "num1";
    .port_info 3 /INPUT 8 "num2";
v0000023c648d9700_0 .var "accumulator", 7 0;
v0000023c648d8ee0_0 .var "divided", 7 0;
v0000023c648d98e0_0 .var/i "i", 31 0;
v0000023c648d9020_0 .net "num1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648def00_0 .net "num2", 7 0, v0000023c648f6a70_0;  alias, 1 drivers
v0000023c648df7c0_0 .var "quocient", 7 0;
v0000023c648df4a0_0 .var "rest", 7 0;
v0000023c648dec80_0 .var "result", 7 0;
E_0000023c64841010/0 .event anyedge, v0000023c648cdc80_0, v0000023c648d9700_0, v0000023c648d8ee0_0, v0000023c648df7c0_0;
E_0000023c64841010/1 .event anyedge, v0000023c648cdbe0_0;
E_0000023c64841010 .event/or E_0000023c64841010/0, E_0000023c64841010/1;
S_0000023c648da4b0 .scope module, "incrementor" "increment8b" 4 78, 11 4 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "num1";
v0000023c648e42a0_0 .net "cout", 0 0, L_0000023c64911720;  alias, 1 drivers
v0000023c648e4340_0 .net "num1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648e3300_0 .net "result", 7 0, L_0000023c648f5fd0;  alias, 1 drivers
S_0000023c648dae10 .scope module, "FULL_ADDER8bINC" "full_adder8b" 11 5, 5 23 0, S_0000023c648da4b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 8 "numf1";
    .port_info 3 /INPUT 8 "numf2";
v0000023c648e3a80_0 .net "c_outc", 0 0, L_0000023c64911720;  alias, 1 drivers
v0000023c648e24a0_0 .net "cin1", 0 0, L_0000023c649111e0;  1 drivers
v0000023c648e39e0_0 .net "csum", 7 0, L_0000023c648f5fd0;  alias, 1 drivers
v0000023c648e3260_0 .net "numf1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
L_0000023c64930160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000023c648e34e0_0 .net "numf2", 7 0, L_0000023c64930160;  1 drivers
L_0000023c648f5350 .part v0000023c648f82d0_0, 0, 4;
L_0000023c648f64d0 .part L_0000023c64930160, 0, 4;
L_0000023c648f5fd0 .concat8 [ 4 4 0 0], L_0000023c648f41d0, L_0000023c648f43b0;
L_0000023c648f5d50 .part v0000023c648f82d0_0, 4, 4;
L_0000023c648f5530 .part L_0000023c64930160, 4, 4;
S_0000023c648da640 .scope module, "FULL_ADDER4b1" "full_adder4b" 5 25, 5 15 0, S_0000023c648dae10;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64930118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c648de0a0_0 .net "c_in", 0 0, L_0000023c64930118;  1 drivers
v0000023c648de3c0_0 .net "c_outc", 0 0, L_0000023c649111e0;  alias, 1 drivers
v0000023c648dc200_0 .net "cin1", 0 0, L_0000023c648ffd80;  1 drivers
v0000023c648dc2a0_0 .net "cin2", 0 0, L_0000023c64910840;  1 drivers
v0000023c648dd420_0 .net "cin3", 0 0, L_0000023c64911800;  1 drivers
v0000023c648dd740_0 .net "csum", 3 0, L_0000023c648f41d0;  1 drivers
v0000023c648dd4c0_0 .net "numf1", 3 0, L_0000023c648f5350;  1 drivers
v0000023c648dd9c0_0 .net "numf2", 3 0, L_0000023c648f64d0;  1 drivers
L_0000023c648f4c70 .part L_0000023c648f5350, 0, 1;
L_0000023c648f66b0 .part L_0000023c648f64d0, 0, 1;
L_0000023c648f61b0 .part L_0000023c648f5350, 1, 1;
L_0000023c648f48b0 .part L_0000023c648f64d0, 1, 1;
L_0000023c648f4d10 .part L_0000023c648f5350, 2, 1;
L_0000023c648f5670 .part L_0000023c648f64d0, 2, 1;
L_0000023c648f41d0 .concat8 [ 1 1 1 1], L_0000023c648ffe60, L_0000023c64911410, L_0000023c649114f0, L_0000023c649103e0;
L_0000023c648f4db0 .part L_0000023c648f5350, 3, 1;
L_0000023c648f4f90 .part L_0000023c648f64d0, 3, 1;
S_0000023c648dafa0 .scope module, "FULL_ADDER1" "full_adder" 5 17, 5 8 0, S_0000023c648da640;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c648ffd80 .functor OR 1, L_0000023c648ffca0, L_0000023c648ffed0, C4<0>, C4<0>;
v0000023c648df680_0 .net "aux_out", 0 0, L_0000023c648ffed0;  1 drivers
v0000023c648dfc20_0 .net "aux_out2", 0 0, L_0000023c648ffca0;  1 drivers
v0000023c648de960_0 .net "aux_sum", 0 0, L_0000023c648fffb0;  1 drivers
v0000023c648dea00_0 .net "c_in", 0 0, L_0000023c64930118;  alias, 1 drivers
v0000023c648df040_0 .net "c_outc", 0 0, L_0000023c648ffd80;  alias, 1 drivers
v0000023c648dfea0_0 .net "csum", 0 0, L_0000023c648ffe60;  1 drivers
v0000023c648debe0_0 .net "numf1", 0 0, L_0000023c648f4c70;  1 drivers
v0000023c648df900_0 .net "numf2", 0 0, L_0000023c648f66b0;  1 drivers
S_0000023c648db130 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000023c648dafa0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648fffb0 .functor XOR 1, L_0000023c648f4c70, L_0000023c648f66b0, C4<0>, C4<0>;
L_0000023c648ffed0 .functor AND 1, L_0000023c648f4c70, L_0000023c648f66b0, C4<1>, C4<1>;
v0000023c648df720_0 .net "c_out", 0 0, L_0000023c648ffed0;  alias, 1 drivers
v0000023c648ded20_0 .net "num1", 0 0, L_0000023c648f4c70;  alias, 1 drivers
v0000023c648dedc0_0 .net "num2", 0 0, L_0000023c648f66b0;  alias, 1 drivers
v0000023c648df860_0 .net "sum", 0 0, L_0000023c648fffb0;  alias, 1 drivers
S_0000023c648e1790 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000023c648dafa0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648ffe60 .functor XOR 1, L_0000023c64930118, L_0000023c648fffb0, C4<0>, C4<0>;
L_0000023c648ffca0 .functor AND 1, L_0000023c64930118, L_0000023c648fffb0, C4<1>, C4<1>;
v0000023c648de820_0 .net "c_out", 0 0, L_0000023c648ffca0;  alias, 1 drivers
v0000023c648df5e0_0 .net "num1", 0 0, L_0000023c64930118;  alias, 1 drivers
v0000023c648de8c0_0 .net "num2", 0 0, L_0000023c648fffb0;  alias, 1 drivers
v0000023c648df0e0_0 .net "sum", 0 0, L_0000023c648ffe60;  alias, 1 drivers
S_0000023c648e1600 .scope module, "FULL_ADDER2" "full_adder" 5 18, 5 8 0, S_0000023c648da640;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64910840 .functor OR 1, L_0000023c64910530, L_0000023c64910e60, C4<0>, C4<0>;
v0000023c648df180_0 .net "aux_out", 0 0, L_0000023c64910e60;  1 drivers
v0000023c648df220_0 .net "aux_out2", 0 0, L_0000023c64910530;  1 drivers
v0000023c648dfb80_0 .net "aux_sum", 0 0, L_0000023c648ffdf0;  1 drivers
v0000023c648dfcc0_0 .net "c_in", 0 0, L_0000023c648ffd80;  alias, 1 drivers
v0000023c648dfd60_0 .net "c_outc", 0 0, L_0000023c64910840;  alias, 1 drivers
v0000023c648df360_0 .net "csum", 0 0, L_0000023c64911410;  1 drivers
v0000023c648dfe00_0 .net "numf1", 0 0, L_0000023c648f61b0;  1 drivers
v0000023c648deb40_0 .net "numf2", 0 0, L_0000023c648f48b0;  1 drivers
S_0000023c648e0fc0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000023c648e1600;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648ffdf0 .functor XOR 1, L_0000023c648f61b0, L_0000023c648f48b0, C4<0>, C4<0>;
L_0000023c64910e60 .functor AND 1, L_0000023c648f61b0, L_0000023c648f48b0, C4<1>, C4<1>;
v0000023c648df2c0_0 .net "c_out", 0 0, L_0000023c64910e60;  alias, 1 drivers
v0000023c648deaa0_0 .net "num1", 0 0, L_0000023c648f61b0;  alias, 1 drivers
v0000023c648dfae0_0 .net "num2", 0 0, L_0000023c648f48b0;  alias, 1 drivers
v0000023c648dee60_0 .net "sum", 0 0, L_0000023c648ffdf0;  alias, 1 drivers
S_0000023c648e1470 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000023c648e1600;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64911410 .functor XOR 1, L_0000023c648ffd80, L_0000023c648ffdf0, C4<0>, C4<0>;
L_0000023c64910530 .functor AND 1, L_0000023c648ffd80, L_0000023c648ffdf0, C4<1>, C4<1>;
v0000023c648defa0_0 .net "c_out", 0 0, L_0000023c64910530;  alias, 1 drivers
v0000023c648df540_0 .net "num1", 0 0, L_0000023c648ffd80;  alias, 1 drivers
v0000023c648df9a0_0 .net "num2", 0 0, L_0000023c648ffdf0;  alias, 1 drivers
v0000023c648dfa40_0 .net "sum", 0 0, L_0000023c64911410;  alias, 1 drivers
S_0000023c648e1150 .scope module, "FULL_ADDER3" "full_adder" 5 19, 5 8 0, S_0000023c648da640;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64911800 .functor OR 1, L_0000023c649115d0, L_0000023c64911560, C4<0>, C4<0>;
v0000023c648ddce0_0 .net "aux_out", 0 0, L_0000023c64911560;  1 drivers
v0000023c648dc340_0 .net "aux_out2", 0 0, L_0000023c649115d0;  1 drivers
v0000023c648de500_0 .net "aux_sum", 0 0, L_0000023c64911480;  1 drivers
v0000023c648dd600_0 .net "c_in", 0 0, L_0000023c64910840;  alias, 1 drivers
v0000023c648dd6a0_0 .net "c_outc", 0 0, L_0000023c64911800;  alias, 1 drivers
v0000023c648dc520_0 .net "csum", 0 0, L_0000023c649114f0;  1 drivers
v0000023c648dce80_0 .net "numf1", 0 0, L_0000023c648f4d10;  1 drivers
v0000023c648dc480_0 .net "numf2", 0 0, L_0000023c648f5670;  1 drivers
S_0000023c648e12e0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000023c648e1150;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64911480 .functor XOR 1, L_0000023c648f4d10, L_0000023c648f5670, C4<0>, C4<0>;
L_0000023c64911560 .functor AND 1, L_0000023c648f4d10, L_0000023c648f5670, C4<1>, C4<1>;
v0000023c648df400_0 .net "c_out", 0 0, L_0000023c64911560;  alias, 1 drivers
v0000023c648dcde0_0 .net "num1", 0 0, L_0000023c648f4d10;  alias, 1 drivers
v0000023c648dca20_0 .net "num2", 0 0, L_0000023c648f5670;  alias, 1 drivers
v0000023c648dd2e0_0 .net "sum", 0 0, L_0000023c64911480;  alias, 1 drivers
S_0000023c648e1920 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000023c648e1150;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c649114f0 .functor XOR 1, L_0000023c64910840, L_0000023c64911480, C4<0>, C4<0>;
L_0000023c649115d0 .functor AND 1, L_0000023c64910840, L_0000023c64911480, C4<1>, C4<1>;
v0000023c648dcd40_0 .net "c_out", 0 0, L_0000023c649115d0;  alias, 1 drivers
v0000023c648dd560_0 .net "num1", 0 0, L_0000023c64910840;  alias, 1 drivers
v0000023c648dc3e0_0 .net "num2", 0 0, L_0000023c64911480;  alias, 1 drivers
v0000023c648de1e0_0 .net "sum", 0 0, L_0000023c649114f0;  alias, 1 drivers
S_0000023c648e0660 .scope module, "FULL_ADDER4" "full_adder" 5 20, 5 8 0, S_0000023c648da640;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c649111e0 .functor OR 1, L_0000023c649119c0, L_0000023c64911170, C4<0>, C4<0>;
v0000023c648dcb60_0 .net "aux_out", 0 0, L_0000023c64911170;  1 drivers
v0000023c648ddba0_0 .net "aux_out2", 0 0, L_0000023c649119c0;  1 drivers
v0000023c648dc700_0 .net "aux_sum", 0 0, L_0000023c64910290;  1 drivers
v0000023c648dcac0_0 .net "c_in", 0 0, L_0000023c64911800;  alias, 1 drivers
v0000023c648dc980_0 .net "c_outc", 0 0, L_0000023c649111e0;  alias, 1 drivers
v0000023c648dcf20_0 .net "csum", 0 0, L_0000023c649103e0;  1 drivers
v0000023c648dd920_0 .net "numf1", 0 0, L_0000023c648f4db0;  1 drivers
v0000023c648dd060_0 .net "numf2", 0 0, L_0000023c648f4f90;  1 drivers
S_0000023c648e1c40 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000023c648e0660;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64910290 .functor XOR 1, L_0000023c648f4db0, L_0000023c648f4f90, C4<0>, C4<0>;
L_0000023c64911170 .functor AND 1, L_0000023c648f4db0, L_0000023c648f4f90, C4<1>, C4<1>;
v0000023c648dd7e0_0 .net "c_out", 0 0, L_0000023c64911170;  alias, 1 drivers
v0000023c648dc5c0_0 .net "num1", 0 0, L_0000023c648f4db0;  alias, 1 drivers
v0000023c648de280_0 .net "num2", 0 0, L_0000023c648f4f90;  alias, 1 drivers
v0000023c648dc160_0 .net "sum", 0 0, L_0000023c64910290;  alias, 1 drivers
S_0000023c648e1ab0 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000023c648e0660;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c649103e0 .functor XOR 1, L_0000023c64911800, L_0000023c64910290, C4<0>, C4<0>;
L_0000023c649119c0 .functor AND 1, L_0000023c64911800, L_0000023c64910290, C4<1>, C4<1>;
v0000023c648de140_0 .net "c_out", 0 0, L_0000023c649119c0;  alias, 1 drivers
v0000023c648de000_0 .net "num1", 0 0, L_0000023c64911800;  alias, 1 drivers
v0000023c648dc660_0 .net "num2", 0 0, L_0000023c64910290;  alias, 1 drivers
v0000023c648dd880_0 .net "sum", 0 0, L_0000023c649103e0;  alias, 1 drivers
S_0000023c648e1dd0 .scope module, "FULL_ADDER4b2" "full_adder4b" 5 26, 5 15 0, S_0000023c648dae10;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
v0000023c648e2360_0 .net "c_in", 0 0, L_0000023c649111e0;  alias, 1 drivers
v0000023c648e3f80_0 .net "c_outc", 0 0, L_0000023c64911720;  alias, 1 drivers
v0000023c648e4660_0 .net "cin1", 0 0, L_0000023c64911640;  1 drivers
v0000023c648e3760_0 .net "cin2", 0 0, L_0000023c649101b0;  1 drivers
v0000023c648e3440_0 .net "cin3", 0 0, L_0000023c64910ca0;  1 drivers
v0000023c648e3c60_0 .net "csum", 3 0, L_0000023c648f43b0;  1 drivers
v0000023c648e4160_0 .net "numf1", 3 0, L_0000023c648f5d50;  1 drivers
v0000023c648e2a40_0 .net "numf2", 3 0, L_0000023c648f5530;  1 drivers
L_0000023c648f53f0 .part L_0000023c648f5d50, 0, 1;
L_0000023c648f5c10 .part L_0000023c648f5530, 0, 1;
L_0000023c648f5210 .part L_0000023c648f5d50, 1, 1;
L_0000023c648f4ef0 .part L_0000023c648f5530, 1, 1;
L_0000023c648f5030 .part L_0000023c648f5d50, 2, 1;
L_0000023c648f4950 .part L_0000023c648f5530, 2, 1;
L_0000023c648f43b0 .concat8 [ 1 1 1 1], L_0000023c64910140, L_0000023c64911020, L_0000023c64910b50, L_0000023c649116b0;
L_0000023c648f5490 .part L_0000023c648f5d50, 3, 1;
L_0000023c648f5710 .part L_0000023c648f5530, 3, 1;
S_0000023c648e0980 .scope module, "FULL_ADDER1" "full_adder" 5 17, 5 8 0, S_0000023c648e1dd0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64911640 .functor OR 1, L_0000023c64910bc0, L_0000023c64910fb0, C4<0>, C4<0>;
v0000023c648dc8e0_0 .net "aux_out", 0 0, L_0000023c64910fb0;  1 drivers
v0000023c648dde20_0 .net "aux_out2", 0 0, L_0000023c64910bc0;  1 drivers
v0000023c648dcc00_0 .net "aux_sum", 0 0, L_0000023c64911950;  1 drivers
v0000023c648dcca0_0 .net "c_in", 0 0, L_0000023c649111e0;  alias, 1 drivers
v0000023c648ddec0_0 .net "c_outc", 0 0, L_0000023c64911640;  alias, 1 drivers
v0000023c648dcfc0_0 .net "csum", 0 0, L_0000023c64910140;  1 drivers
v0000023c648dd100_0 .net "numf1", 0 0, L_0000023c648f53f0;  1 drivers
v0000023c648de320_0 .net "numf2", 0 0, L_0000023c648f5c10;  1 drivers
S_0000023c648e0020 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000023c648e0980;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64911950 .functor XOR 1, L_0000023c648f53f0, L_0000023c648f5c10, C4<0>, C4<0>;
L_0000023c64910fb0 .functor AND 1, L_0000023c648f53f0, L_0000023c648f5c10, C4<1>, C4<1>;
v0000023c648dc7a0_0 .net "c_out", 0 0, L_0000023c64910fb0;  alias, 1 drivers
v0000023c648dda60_0 .net "num1", 0 0, L_0000023c648f53f0;  alias, 1 drivers
v0000023c648dc840_0 .net "num2", 0 0, L_0000023c648f5c10;  alias, 1 drivers
v0000023c648ddb00_0 .net "sum", 0 0, L_0000023c64911950;  alias, 1 drivers
S_0000023c648e01b0 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000023c648e0980;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64910140 .functor XOR 1, L_0000023c649111e0, L_0000023c64911950, C4<0>, C4<0>;
L_0000023c64910bc0 .functor AND 1, L_0000023c649111e0, L_0000023c64911950, C4<1>, C4<1>;
v0000023c648ddc40_0 .net "c_out", 0 0, L_0000023c64910bc0;  alias, 1 drivers
v0000023c648de6e0_0 .net "num1", 0 0, L_0000023c649111e0;  alias, 1 drivers
v0000023c648ddd80_0 .net "num2", 0 0, L_0000023c64911950;  alias, 1 drivers
v0000023c648de460_0 .net "sum", 0 0, L_0000023c64910140;  alias, 1 drivers
S_0000023c648e07f0 .scope module, "FULL_ADDER2" "full_adder" 5 18, 5 8 0, S_0000023c648e1dd0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c649101b0 .functor OR 1, L_0000023c649112c0, L_0000023c64911330, C4<0>, C4<0>;
v0000023c648ddf60_0 .net "aux_out", 0 0, L_0000023c64911330;  1 drivers
v0000023c648e45c0_0 .net "aux_out2", 0 0, L_0000023c649112c0;  1 drivers
v0000023c648e33a0_0 .net "aux_sum", 0 0, L_0000023c64911a30;  1 drivers
v0000023c648e2680_0 .net "c_in", 0 0, L_0000023c64911640;  alias, 1 drivers
v0000023c648e4020_0 .net "c_outc", 0 0, L_0000023c649101b0;  alias, 1 drivers
v0000023c648e2540_0 .net "csum", 0 0, L_0000023c64911020;  1 drivers
v0000023c648e2040_0 .net "numf1", 0 0, L_0000023c648f5210;  1 drivers
v0000023c648e2e00_0 .net "numf2", 0 0, L_0000023c648f4ef0;  1 drivers
S_0000023c648e0340 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000023c648e07f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64911a30 .functor XOR 1, L_0000023c648f5210, L_0000023c648f4ef0, C4<0>, C4<0>;
L_0000023c64911330 .functor AND 1, L_0000023c648f5210, L_0000023c648f4ef0, C4<1>, C4<1>;
v0000023c648de5a0_0 .net "c_out", 0 0, L_0000023c64911330;  alias, 1 drivers
v0000023c648dd1a0_0 .net "num1", 0 0, L_0000023c648f5210;  alias, 1 drivers
v0000023c648dd380_0 .net "num2", 0 0, L_0000023c648f4ef0;  alias, 1 drivers
v0000023c648dd240_0 .net "sum", 0 0, L_0000023c64911a30;  alias, 1 drivers
S_0000023c648e0ca0 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000023c648e07f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64911020 .functor XOR 1, L_0000023c64911640, L_0000023c64911a30, C4<0>, C4<0>;
L_0000023c649112c0 .functor AND 1, L_0000023c64911640, L_0000023c64911a30, C4<1>, C4<1>;
v0000023c648dc0c0_0 .net "c_out", 0 0, L_0000023c649112c0;  alias, 1 drivers
v0000023c648de640_0 .net "num1", 0 0, L_0000023c64911640;  alias, 1 drivers
v0000023c648de780_0 .net "num2", 0 0, L_0000023c64911a30;  alias, 1 drivers
v0000023c648dc020_0 .net "sum", 0 0, L_0000023c64911020;  alias, 1 drivers
S_0000023c648e04d0 .scope module, "FULL_ADDER3" "full_adder" 5 19, 5 8 0, S_0000023c648e1dd0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64910ca0 .functor OR 1, L_0000023c64910d10, L_0000023c64910ae0, C4<0>, C4<0>;
v0000023c648e31c0_0 .net "aux_out", 0 0, L_0000023c64910ae0;  1 drivers
v0000023c648e2220_0 .net "aux_out2", 0 0, L_0000023c64910d10;  1 drivers
v0000023c648e2180_0 .net "aux_sum", 0 0, L_0000023c64910ed0;  1 drivers
v0000023c648e4520_0 .net "c_in", 0 0, L_0000023c649101b0;  alias, 1 drivers
v0000023c648e3940_0 .net "c_outc", 0 0, L_0000023c64910ca0;  alias, 1 drivers
v0000023c648e3800_0 .net "csum", 0 0, L_0000023c64910b50;  1 drivers
v0000023c648e22c0_0 .net "numf1", 0 0, L_0000023c648f5030;  1 drivers
v0000023c648e3b20_0 .net "numf2", 0 0, L_0000023c648f4950;  1 drivers
S_0000023c648e0b10 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000023c648e04d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64910ed0 .functor XOR 1, L_0000023c648f5030, L_0000023c648f4950, C4<0>, C4<0>;
L_0000023c64910ae0 .functor AND 1, L_0000023c648f5030, L_0000023c648f4950, C4<1>, C4<1>;
v0000023c648e2d60_0 .net "c_out", 0 0, L_0000023c64910ae0;  alias, 1 drivers
v0000023c648e3580_0 .net "num1", 0 0, L_0000023c648f5030;  alias, 1 drivers
v0000023c648e2400_0 .net "num2", 0 0, L_0000023c648f4950;  alias, 1 drivers
v0000023c648e4200_0 .net "sum", 0 0, L_0000023c64910ed0;  alias, 1 drivers
S_0000023c648e0e30 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000023c648e04d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c64910b50 .functor XOR 1, L_0000023c649101b0, L_0000023c64910ed0, C4<0>, C4<0>;
L_0000023c64910d10 .functor AND 1, L_0000023c649101b0, L_0000023c64910ed0, C4<1>, C4<1>;
v0000023c648e27c0_0 .net "c_out", 0 0, L_0000023c64910d10;  alias, 1 drivers
v0000023c648e2cc0_0 .net "num1", 0 0, L_0000023c649101b0;  alias, 1 drivers
v0000023c648e3620_0 .net "num2", 0 0, L_0000023c64910ed0;  alias, 1 drivers
v0000023c648e25e0_0 .net "sum", 0 0, L_0000023c64910b50;  alias, 1 drivers
S_0000023c648e7df0 .scope module, "FULL_ADDER4" "full_adder" 5 20, 5 8 0, S_0000023c648e1dd0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c64911720 .functor OR 1, L_0000023c64910df0, L_0000023c64910a70, C4<0>, C4<0>;
v0000023c648e2fe0_0 .net "aux_out", 0 0, L_0000023c64910a70;  1 drivers
v0000023c648e38a0_0 .net "aux_out2", 0 0, L_0000023c64910df0;  1 drivers
v0000023c648e3120_0 .net "aux_sum", 0 0, L_0000023c649104c0;  1 drivers
v0000023c648e2900_0 .net "c_in", 0 0, L_0000023c64910ca0;  alias, 1 drivers
v0000023c648e29a0_0 .net "c_outc", 0 0, L_0000023c64911720;  alias, 1 drivers
v0000023c648e36c0_0 .net "csum", 0 0, L_0000023c649116b0;  1 drivers
v0000023c648e3080_0 .net "numf1", 0 0, L_0000023c648f5490;  1 drivers
v0000023c648e40c0_0 .net "numf2", 0 0, L_0000023c648f5710;  1 drivers
S_0000023c648e69a0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_0000023c648e7df0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c649104c0 .functor XOR 1, L_0000023c648f5490, L_0000023c648f5710, C4<0>, C4<0>;
L_0000023c64910a70 .functor AND 1, L_0000023c648f5490, L_0000023c648f5710, C4<1>, C4<1>;
v0000023c648e2c20_0 .net "c_out", 0 0, L_0000023c64910a70;  alias, 1 drivers
v0000023c648e2720_0 .net "num1", 0 0, L_0000023c648f5490;  alias, 1 drivers
v0000023c648e2ea0_0 .net "num2", 0 0, L_0000023c648f5710;  alias, 1 drivers
v0000023c648e20e0_0 .net "sum", 0 0, L_0000023c649104c0;  alias, 1 drivers
S_0000023c648e64f0 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_0000023c648e7df0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c649116b0 .functor XOR 1, L_0000023c64910ca0, L_0000023c649104c0, C4<0>, C4<0>;
L_0000023c64910df0 .functor AND 1, L_0000023c64910ca0, L_0000023c649104c0, C4<1>, C4<1>;
v0000023c648e2860_0 .net "c_out", 0 0, L_0000023c64910df0;  alias, 1 drivers
v0000023c648e3bc0_0 .net "num1", 0 0, L_0000023c64910ca0;  alias, 1 drivers
v0000023c648e2f40_0 .net "num2", 0 0, L_0000023c649104c0;  alias, 1 drivers
v0000023c648e3ee0_0 .net "sum", 0 0, L_0000023c649116b0;  alias, 1 drivers
S_0000023c648e7940 .scope module, "left_shifter" "shift_left8b" 4 113, 12 1 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
v0000023c648e3d00_0 .net *"_ivl_2", 6 0, L_0000023c64916560;  1 drivers
L_0000023c64930238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c648e3da0_0 .net *"_ivl_4", 0 0, L_0000023c64930238;  1 drivers
v0000023c648e3e40_0 .net "a", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648e43e0_0 .net "y", 7 0, L_0000023c64916600;  alias, 1 drivers
L_0000023c64916560 .part v0000023c648f82d0_0, 0, 7;
L_0000023c64916600 .concat [ 1 7 0 0], L_0000023c64930238, L_0000023c64916560;
S_0000023c648e6680 .scope module, "multiplier" "multiplier8b" 4 92, 13 3 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000023c648e4480_0 .var "accumulator", 15 0;
v0000023c648e2ae0_0 .var/i "i", 31 0;
v0000023c648e4700_0 .net "num1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648e2b80_0 .net "num2", 7 0, v0000023c648f6a70_0;  alias, 1 drivers
v0000023c648e47a0_0 .var "result", 7 0;
E_0000023c64840990 .event anyedge, v0000023c648cdbe0_0, v0000023c648e4480_0, v0000023c648cdc80_0;
S_0000023c648e6b30 .scope module, "nand_gate" "nand8b" 4 130, 14 3 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000023c648e5060_0 .var/i "i", 31 0;
v0000023c648e54c0_0 .net "num1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648e5920_0 .net "num2", 7 0, v0000023c648f6a70_0;  alias, 1 drivers
v0000023c648e4c00_0 .var "result", 7 0;
v0000023c648e5100_0 .var "resultado", 7 0;
E_0000023c64840a50 .event anyedge, v0000023c648cdc80_0, v0000023c648cdbe0_0, v0000023c648e5100_0;
S_0000023c648e6cc0 .scope module, "nor_gate" "nor8b" 4 136, 15 3 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000023c648e5ba0_0 .var/i "i", 31 0;
v0000023c648e4840_0 .net "num1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648e5b00_0 .net "num2", 7 0, v0000023c648f6a70_0;  alias, 1 drivers
v0000023c648e5d80_0 .var "result", 7 0;
v0000023c648e4980_0 .var "resultado", 7 0;
E_0000023c64841090 .event anyedge, v0000023c648cdc80_0, v0000023c648cdbe0_0, v0000023c648e4980_0;
S_0000023c648e6fe0 .scope module, "not_gate" "not8b" 4 142, 16 3 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
v0000023c648e4b60_0 .var/i "i", 31 0;
v0000023c648e5e20_0 .net "num1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648e4a20_0 .var "result", 7 0;
v0000023c648e4ca0_0 .var "resultado", 7 0;
E_0000023c64840c10 .event anyedge, v0000023c648cdc80_0, v0000023c648e4ca0_0;
S_0000023c648e7620 .scope module, "or_gate" "or8b" 4 147, 17 3 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000023c648e5380_0 .var/i "i", 31 0;
v0000023c648e5420_0 .net "num1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648e48e0_0 .net "num2", 7 0, v0000023c648f6a70_0;  alias, 1 drivers
v0000023c648e4e80_0 .var "result", 7 0;
v0000023c648e4d40_0 .var "resultado", 7 0;
E_0000023c64840cd0 .event anyedge, v0000023c648cdc80_0, v0000023c648cdbe0_0, v0000023c648e4d40_0;
S_0000023c648e6810 .scope module, "rol_gate" "rol" 4 165, 18 1 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
v0000023c648e5c40_0 .net *"_ivl_1", 6 0, L_0000023c64917e60;  1 drivers
v0000023c648e4ac0_0 .net *"_ivl_3", 0 0, L_0000023c64917000;  1 drivers
v0000023c648e5560_0 .net "a", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648e5ec0_0 .net "y", 7 0, L_0000023c64918680;  alias, 1 drivers
L_0000023c64917e60 .part v0000023c648f82d0_0, 0, 7;
L_0000023c64917000 .part v0000023c648f82d0_0, 7, 1;
L_0000023c64918680 .concat [ 1 7 0 0], L_0000023c64917000, L_0000023c64917e60;
S_0000023c648e6e50 .scope module, "ror_gate" "ror" 4 170, 18 7 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
v0000023c648e51a0_0 .net *"_ivl_1", 0 0, L_0000023c64918360;  1 drivers
v0000023c648e4f20_0 .net *"_ivl_3", 6 0, L_0000023c64918860;  1 drivers
v0000023c648e5600_0 .net "a", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648e52e0_0 .net "y", 7 0, L_0000023c64917640;  alias, 1 drivers
L_0000023c64918360 .part v0000023c648f82d0_0, 0, 1;
L_0000023c64918860 .part v0000023c648f82d0_0, 1, 7;
L_0000023c64917640 .concat [ 7 1 0 0], L_0000023c64918860, L_0000023c64918360;
S_0000023c648e7170 .scope module, "shift_right" "shift_right8b" 4 119, 19 1 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 3 "shamt";
    .port_info 2 /OUTPUT 8 "y";
v0000023c648e4fc0_0 .net *"_ivl_2", 6 0, L_0000023c649162e0;  1 drivers
L_0000023c64930280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c648e4de0_0 .net *"_ivl_4", 0 0, L_0000023c64930280;  1 drivers
v0000023c648e59c0_0 .net "a", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
o0000023c64880728 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000023c648e5ce0_0 .net "shamt", 2 0, o0000023c64880728;  0 drivers
v0000023c648e5240_0 .net "y", 7 0, L_0000023c649167e0;  alias, 1 drivers
L_0000023c649162e0 .part v0000023c648f82d0_0, 1, 7;
L_0000023c649167e0 .concat [ 7 1 0 0], L_0000023c649162e0, L_0000023c64930280;
S_0000023c648e6040 .scope module, "subtractor" "full_subtractor8b" 4 70, 8 23 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 8 "numf1";
    .port_info 3 /INPUT 8 "numf2";
v0000023c648edba0_0 .net "c_outc", 0 0, L_0000023c648ffd10;  alias, 1 drivers
v0000023c648eec80_0 .net "cin1", 0 0, L_0000023c648fe730;  1 drivers
v0000023c648ee000_0 .net "csub", 7 0, L_0000023c648f50d0;  alias, 1 drivers
v0000023c648ef040_0 .net "numf1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648ed4c0_0 .net "numf2", 7 0, v0000023c648f6a70_0;  alias, 1 drivers
L_0000023c648f62f0 .part v0000023c648f82d0_0, 0, 4;
L_0000023c648f6070 .part v0000023c648f6a70_0, 0, 4;
L_0000023c648f50d0 .concat8 [ 4 4 0 0], L_0000023c648f4810, L_0000023c648f4e50;
L_0000023c648f5ad0 .part v0000023c648f82d0_0, 4, 4;
L_0000023c648f58f0 .part v0000023c648f6a70_0, 4, 4;
S_0000023c648e77b0 .scope module, "FULL_SUBTRACTOR4b1" "full_subtractor4b" 8 25, 8 15 0, S_0000023c648e6040;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c649300d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c648eaf40_0 .net "c_in", 0 0, L_0000023c649300d0;  1 drivers
v0000023c648eac20_0 .net "c_outc", 0 0, L_0000023c648fe730;  alias, 1 drivers
v0000023c648eb9e0_0 .net "cin1", 0 0, L_0000023c648feb90;  1 drivers
v0000023c648ec200_0 .net "cin2", 0 0, L_0000023c648fe8f0;  1 drivers
v0000023c648ec3e0_0 .net "cin3", 0 0, L_0000023c648feea0;  1 drivers
v0000023c648ecde0_0 .net "csub", 3 0, L_0000023c648f4810;  1 drivers
v0000023c648eacc0_0 .net "numf1", 3 0, L_0000023c648f62f0;  1 drivers
v0000023c648eb8a0_0 .net "numf2", 3 0, L_0000023c648f6070;  1 drivers
L_0000023c648f44f0 .part L_0000023c648f62f0, 0, 1;
L_0000023c648f4590 .part L_0000023c648f6070, 0, 1;
L_0000023c648f6610 .part L_0000023c648f62f0, 1, 1;
L_0000023c648f4630 .part L_0000023c648f6070, 1, 1;
L_0000023c648f49f0 .part L_0000023c648f62f0, 2, 1;
L_0000023c648f5cb0 .part L_0000023c648f6070, 2, 1;
L_0000023c648f4810 .concat8 [ 1 1 1 1], L_0000023c648ff8b0, L_0000023c648fef80, L_0000023c648fe810, L_0000023c648ff220;
L_0000023c648f5e90 .part L_0000023c648f62f0, 3, 1;
L_0000023c648f4270 .part L_0000023c648f6070, 3, 1;
S_0000023c648e7ad0 .scope module, "FULL_SUBTRACTOR1" "full_subtractor" 8 17, 8 8 0, S_0000023c648e77b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c648feb90 .functor OR 1, L_0000023c648fea40, L_0000023c648fedc0, C4<0>, C4<0>;
v0000023c648e81a0_0 .net "aux_out", 0 0, L_0000023c648fedc0;  1 drivers
v0000023c648e9780_0 .net "aux_out2", 0 0, L_0000023c648fea40;  1 drivers
v0000023c648e89c0_0 .net "aux_sub", 0 0, L_0000023c648ff0d0;  1 drivers
v0000023c648e8380_0 .net "c_in", 0 0, L_0000023c649300d0;  alias, 1 drivers
v0000023c648ea5e0_0 .net "c_outc", 0 0, L_0000023c648feb90;  alias, 1 drivers
v0000023c648ea360_0 .net "csub", 0 0, L_0000023c648ff8b0;  1 drivers
v0000023c648e93c0_0 .net "numf1", 0 0, L_0000023c648f44f0;  1 drivers
v0000023c648ea4a0_0 .net "numf2", 0 0, L_0000023c648f4590;  1 drivers
S_0000023c648e7c60 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000023c648e7ad0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648ff0d0 .functor XOR 1, L_0000023c648f44f0, L_0000023c648f4590, C4<0>, C4<0>;
L_0000023c648feb20 .functor NOT 1, L_0000023c648f44f0, C4<0>, C4<0>, C4<0>;
L_0000023c648fedc0 .functor AND 1, L_0000023c648feb20, L_0000023c648f4590, C4<1>, C4<1>;
v0000023c648e56a0_0 .net *"_ivl_2", 0 0, L_0000023c648feb20;  1 drivers
v0000023c648e5740_0 .net "c_out", 0 0, L_0000023c648fedc0;  alias, 1 drivers
v0000023c648e57e0_0 .net "num1", 0 0, L_0000023c648f44f0;  alias, 1 drivers
v0000023c648e5880_0 .net "num2", 0 0, L_0000023c648f4590;  alias, 1 drivers
v0000023c648e5a60_0 .net "sub", 0 0, L_0000023c648ff0d0;  alias, 1 drivers
S_0000023c648e7300 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000023c648e7ad0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648ff8b0 .functor XOR 1, L_0000023c648ff0d0, L_0000023c649300d0, C4<0>, C4<0>;
L_0000023c648fe570 .functor NOT 1, L_0000023c648ff0d0, C4<0>, C4<0>, C4<0>;
L_0000023c648fea40 .functor AND 1, L_0000023c648fe570, L_0000023c649300d0, C4<1>, C4<1>;
v0000023c648e8420_0 .net *"_ivl_2", 0 0, L_0000023c648fe570;  1 drivers
v0000023c648e9820_0 .net "c_out", 0 0, L_0000023c648fea40;  alias, 1 drivers
v0000023c648ea720_0 .net "num1", 0 0, L_0000023c648ff0d0;  alias, 1 drivers
v0000023c648e9be0_0 .net "num2", 0 0, L_0000023c649300d0;  alias, 1 drivers
v0000023c648ea400_0 .net "sub", 0 0, L_0000023c648ff8b0;  alias, 1 drivers
S_0000023c648e7490 .scope module, "FULL_SUBTRACTOR2" "full_subtractor" 8 18, 8 8 0, S_0000023c648e77b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c648fe8f0 .functor OR 1, L_0000023c648fe180, L_0000023c648fe420, C4<0>, C4<0>;
v0000023c648e9c80_0 .net "aux_out", 0 0, L_0000023c648fe420;  1 drivers
v0000023c648ea0e0_0 .net "aux_out2", 0 0, L_0000023c648fe180;  1 drivers
v0000023c648e8600_0 .net "aux_sub", 0 0, L_0000023c648fed50;  1 drivers
v0000023c648e8240_0 .net "c_in", 0 0, L_0000023c648feb90;  alias, 1 drivers
v0000023c648e8100_0 .net "c_outc", 0 0, L_0000023c648fe8f0;  alias, 1 drivers
v0000023c648e86a0_0 .net "csub", 0 0, L_0000023c648fef80;  1 drivers
v0000023c648e9320_0 .net "numf1", 0 0, L_0000023c648f6610;  1 drivers
v0000023c648e82e0_0 .net "numf2", 0 0, L_0000023c648f4630;  1 drivers
S_0000023c648e61d0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000023c648e7490;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648fed50 .functor XOR 1, L_0000023c648f6610, L_0000023c648f4630, C4<0>, C4<0>;
L_0000023c648ffa00 .functor NOT 1, L_0000023c648f6610, C4<0>, C4<0>, C4<0>;
L_0000023c648fe420 .functor AND 1, L_0000023c648ffa00, L_0000023c648f4630, C4<1>, C4<1>;
v0000023c648e84c0_0 .net *"_ivl_2", 0 0, L_0000023c648ffa00;  1 drivers
v0000023c648e8560_0 .net "c_out", 0 0, L_0000023c648fe420;  alias, 1 drivers
v0000023c648e8d80_0 .net "num1", 0 0, L_0000023c648f6610;  alias, 1 drivers
v0000023c648e90a0_0 .net "num2", 0 0, L_0000023c648f4630;  alias, 1 drivers
v0000023c648e8a60_0 .net "sub", 0 0, L_0000023c648fed50;  alias, 1 drivers
S_0000023c648e6360 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000023c648e7490;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648fef80 .functor XOR 1, L_0000023c648fed50, L_0000023c648feb90, C4<0>, C4<0>;
L_0000023c648ff290 .functor NOT 1, L_0000023c648fed50, C4<0>, C4<0>, C4<0>;
L_0000023c648fe180 .functor AND 1, L_0000023c648ff290, L_0000023c648feb90, C4<1>, C4<1>;
v0000023c648e9460_0 .net *"_ivl_2", 0 0, L_0000023c648ff290;  1 drivers
v0000023c648ea220_0 .net "c_out", 0 0, L_0000023c648fe180;  alias, 1 drivers
v0000023c648e9fa0_0 .net "num1", 0 0, L_0000023c648fed50;  alias, 1 drivers
v0000023c648e9140_0 .net "num2", 0 0, L_0000023c648feb90;  alias, 1 drivers
v0000023c648ea040_0 .net "sub", 0 0, L_0000023c648fef80;  alias, 1 drivers
S_0000023c648f1af0 .scope module, "FULL_SUBTRACTOR3" "full_subtractor" 8 19, 8 8 0, S_0000023c648e77b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c648feea0 .functor OR 1, L_0000023c648ff920, L_0000023c648ff140, C4<0>, C4<0>;
v0000023c648e9500_0 .net "aux_out", 0 0, L_0000023c648ff140;  1 drivers
v0000023c648e8ba0_0 .net "aux_out2", 0 0, L_0000023c648ff920;  1 drivers
v0000023c648e9d20_0 .net "aux_sub", 0 0, L_0000023c648fee30;  1 drivers
v0000023c648ea180_0 .net "c_in", 0 0, L_0000023c648fe8f0;  alias, 1 drivers
v0000023c648ea680_0 .net "c_outc", 0 0, L_0000023c648feea0;  alias, 1 drivers
v0000023c648e8b00_0 .net "csub", 0 0, L_0000023c648fe810;  1 drivers
v0000023c648e8ec0_0 .net "numf1", 0 0, L_0000023c648f49f0;  1 drivers
v0000023c648e98c0_0 .net "numf2", 0 0, L_0000023c648f5cb0;  1 drivers
S_0000023c648f1320 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000023c648f1af0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648fee30 .functor XOR 1, L_0000023c648f49f0, L_0000023c648f5cb0, C4<0>, C4<0>;
L_0000023c648fe0a0 .functor NOT 1, L_0000023c648f49f0, C4<0>, C4<0>, C4<0>;
L_0000023c648ff140 .functor AND 1, L_0000023c648fe0a0, L_0000023c648f5cb0, C4<1>, C4<1>;
v0000023c648ea2c0_0 .net *"_ivl_2", 0 0, L_0000023c648fe0a0;  1 drivers
v0000023c648ea540_0 .net "c_out", 0 0, L_0000023c648ff140;  alias, 1 drivers
v0000023c648e95a0_0 .net "num1", 0 0, L_0000023c648f49f0;  alias, 1 drivers
v0000023c648e9960_0 .net "num2", 0 0, L_0000023c648f5cb0;  alias, 1 drivers
v0000023c648e8740_0 .net "sub", 0 0, L_0000023c648fee30;  alias, 1 drivers
S_0000023c648f0e70 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000023c648f1af0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648fe810 .functor XOR 1, L_0000023c648fee30, L_0000023c648fe8f0, C4<0>, C4<0>;
L_0000023c648fe650 .functor NOT 1, L_0000023c648fee30, C4<0>, C4<0>, C4<0>;
L_0000023c648ff920 .functor AND 1, L_0000023c648fe650, L_0000023c648fe8f0, C4<1>, C4<1>;
v0000023c648e87e0_0 .net *"_ivl_2", 0 0, L_0000023c648fe650;  1 drivers
v0000023c648e8e20_0 .net "c_out", 0 0, L_0000023c648ff920;  alias, 1 drivers
v0000023c648e8920_0 .net "num1", 0 0, L_0000023c648fee30;  alias, 1 drivers
v0000023c648e8880_0 .net "num2", 0 0, L_0000023c648fe8f0;  alias, 1 drivers
v0000023c648e9b40_0 .net "sub", 0 0, L_0000023c648fe810;  alias, 1 drivers
S_0000023c648f0510 .scope module, "FULL_SUBTRACTOR4" "full_subtractor" 8 20, 8 8 0, S_0000023c648e77b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c648fe730 .functor OR 1, L_0000023c648ff1b0, L_0000023c648fef10, C4<0>, C4<0>;
v0000023c648e9a00_0 .net "aux_out", 0 0, L_0000023c648fef10;  1 drivers
v0000023c648e9aa0_0 .net "aux_out2", 0 0, L_0000023c648ff1b0;  1 drivers
v0000023c648e9dc0_0 .net "aux_sub", 0 0, L_0000023c648fe5e0;  1 drivers
v0000023c648e9e60_0 .net "c_in", 0 0, L_0000023c648feea0;  alias, 1 drivers
v0000023c648e9f00_0 .net "c_outc", 0 0, L_0000023c648fe730;  alias, 1 drivers
v0000023c648ebe40_0 .net "csub", 0 0, L_0000023c648ff220;  1 drivers
v0000023c648ebb20_0 .net "numf1", 0 0, L_0000023c648f5e90;  1 drivers
v0000023c648ecb60_0 .net "numf2", 0 0, L_0000023c648f4270;  1 drivers
S_0000023c648f06a0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000023c648f0510;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648fe5e0 .functor XOR 1, L_0000023c648f5e90, L_0000023c648f4270, C4<0>, C4<0>;
L_0000023c648fe2d0 .functor NOT 1, L_0000023c648f5e90, C4<0>, C4<0>, C4<0>;
L_0000023c648fef10 .functor AND 1, L_0000023c648fe2d0, L_0000023c648f4270, C4<1>, C4<1>;
v0000023c648ea7c0_0 .net *"_ivl_2", 0 0, L_0000023c648fe2d0;  1 drivers
v0000023c648e8f60_0 .net "c_out", 0 0, L_0000023c648fef10;  alias, 1 drivers
v0000023c648e8060_0 .net "num1", 0 0, L_0000023c648f5e90;  alias, 1 drivers
v0000023c648e9000_0 .net "num2", 0 0, L_0000023c648f4270;  alias, 1 drivers
v0000023c648e8c40_0 .net "sub", 0 0, L_0000023c648fe5e0;  alias, 1 drivers
S_0000023c648f1c80 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000023c648f0510;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648ff220 .functor XOR 1, L_0000023c648fe5e0, L_0000023c648feea0, C4<0>, C4<0>;
L_0000023c648feff0 .functor NOT 1, L_0000023c648fe5e0, C4<0>, C4<0>, C4<0>;
L_0000023c648ff1b0 .functor AND 1, L_0000023c648feff0, L_0000023c648feea0, C4<1>, C4<1>;
v0000023c648e8ce0_0 .net *"_ivl_2", 0 0, L_0000023c648feff0;  1 drivers
v0000023c648e91e0_0 .net "c_out", 0 0, L_0000023c648ff1b0;  alias, 1 drivers
v0000023c648e9280_0 .net "num1", 0 0, L_0000023c648fe5e0;  alias, 1 drivers
v0000023c648e96e0_0 .net "num2", 0 0, L_0000023c648feea0;  alias, 1 drivers
v0000023c648e9640_0 .net "sub", 0 0, L_0000023c648ff220;  alias, 1 drivers
S_0000023c648f0830 .scope module, "FULL_SUBTRACTOR4b2" "full_subtractor4b" 8 26, 8 15 0, S_0000023c648e6040;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
v0000023c648ed600_0 .net "c_in", 0 0, L_0000023c648fe730;  alias, 1 drivers
v0000023c648ed1a0_0 .net "c_outc", 0 0, L_0000023c648ffd10;  alias, 1 drivers
v0000023c648ee780_0 .net "cin1", 0 0, L_0000023c648ff300;  1 drivers
v0000023c648ed6a0_0 .net "cin2", 0 0, L_0000023c648ff4c0;  1 drivers
v0000023c648eef00_0 .net "cin3", 0 0, L_0000023c648ff7d0;  1 drivers
v0000023c648ee820_0 .net "csub", 3 0, L_0000023c648f4e50;  1 drivers
v0000023c648ed7e0_0 .net "numf1", 3 0, L_0000023c648f5ad0;  1 drivers
v0000023c648ef2c0_0 .net "numf2", 3 0, L_0000023c648f58f0;  1 drivers
L_0000023c648f5b70 .part L_0000023c648f5ad0, 0, 1;
L_0000023c648f6110 .part L_0000023c648f58f0, 0, 1;
L_0000023c648f5df0 .part L_0000023c648f5ad0, 1, 1;
L_0000023c648f4a90 .part L_0000023c648f58f0, 1, 1;
L_0000023c648f46d0 .part L_0000023c648f5ad0, 2, 1;
L_0000023c648f5170 .part L_0000023c648f58f0, 2, 1;
L_0000023c648f4e50 .concat8 [ 1 1 1 1], L_0000023c648ff450, L_0000023c648ff3e0, L_0000023c648ff5a0, L_0000023c648ffbc0;
L_0000023c648f5a30 .part L_0000023c648f5ad0, 3, 1;
L_0000023c648f4090 .part L_0000023c648f58f0, 3, 1;
S_0000023c648f0380 .scope module, "FULL_SUBTRACTOR1" "full_subtractor" 8 17, 8 8 0, S_0000023c648f0830;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c648ff300 .functor OR 1, L_0000023c648fe6c0, L_0000023c648ff680, C4<0>, C4<0>;
v0000023c648ecac0_0 .net "aux_out", 0 0, L_0000023c648ff680;  1 drivers
v0000023c648eb1c0_0 .net "aux_out2", 0 0, L_0000023c648fe6c0;  1 drivers
v0000023c648eafe0_0 .net "aux_sub", 0 0, L_0000023c648ff6f0;  1 drivers
v0000023c648eb260_0 .net "c_in", 0 0, L_0000023c648fe730;  alias, 1 drivers
v0000023c648eca20_0 .net "c_outc", 0 0, L_0000023c648ff300;  alias, 1 drivers
v0000023c648ebbc0_0 .net "csub", 0 0, L_0000023c648ff450;  1 drivers
v0000023c648eb080_0 .net "numf1", 0 0, L_0000023c648f5b70;  1 drivers
v0000023c648ec520_0 .net "numf2", 0 0, L_0000023c648f6110;  1 drivers
S_0000023c648f1000 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000023c648f0380;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648ff6f0 .functor XOR 1, L_0000023c648f5b70, L_0000023c648f6110, C4<0>, C4<0>;
L_0000023c648ff990 .functor NOT 1, L_0000023c648f5b70, C4<0>, C4<0>, C4<0>;
L_0000023c648ff680 .functor AND 1, L_0000023c648ff990, L_0000023c648f6110, C4<1>, C4<1>;
v0000023c648ec2a0_0 .net *"_ivl_2", 0 0, L_0000023c648ff990;  1 drivers
v0000023c648ea900_0 .net "c_out", 0 0, L_0000023c648ff680;  alias, 1 drivers
v0000023c648eaa40_0 .net "num1", 0 0, L_0000023c648f5b70;  alias, 1 drivers
v0000023c648ec7a0_0 .net "num2", 0 0, L_0000023c648f6110;  alias, 1 drivers
v0000023c648eb440_0 .net "sub", 0 0, L_0000023c648ff6f0;  alias, 1 drivers
S_0000023c648f1190 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000023c648f0380;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648ff450 .functor XOR 1, L_0000023c648ff6f0, L_0000023c648fe730, C4<0>, C4<0>;
L_0000023c648ff840 .functor NOT 1, L_0000023c648ff6f0, C4<0>, C4<0>, C4<0>;
L_0000023c648fe6c0 .functor AND 1, L_0000023c648ff840, L_0000023c648fe730, C4<1>, C4<1>;
v0000023c648eba80_0 .net *"_ivl_2", 0 0, L_0000023c648ff840;  1 drivers
v0000023c648ea9a0_0 .net "c_out", 0 0, L_0000023c648fe6c0;  alias, 1 drivers
v0000023c648eaea0_0 .net "num1", 0 0, L_0000023c648ff6f0;  alias, 1 drivers
v0000023c648ece80_0 .net "num2", 0 0, L_0000023c648fe730;  alias, 1 drivers
v0000023c648eb620_0 .net "sub", 0 0, L_0000023c648ff450;  alias, 1 drivers
S_0000023c648f0b50 .scope module, "FULL_SUBTRACTOR2" "full_subtractor" 8 18, 8 8 0, S_0000023c648f0830;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c648ff4c0 .functor OR 1, L_0000023c648ff530, L_0000023c648fe500, C4<0>, C4<0>;
v0000023c648eb580_0 .net "aux_out", 0 0, L_0000023c648fe500;  1 drivers
v0000023c648eb3a0_0 .net "aux_out2", 0 0, L_0000023c648ff530;  1 drivers
v0000023c648eaae0_0 .net "aux_sub", 0 0, L_0000023c648ff370;  1 drivers
v0000023c648eb4e0_0 .net "c_in", 0 0, L_0000023c648ff300;  alias, 1 drivers
v0000023c648ecca0_0 .net "c_outc", 0 0, L_0000023c648ff4c0;  alias, 1 drivers
v0000023c648ecf20_0 .net "csub", 0 0, L_0000023c648ff3e0;  1 drivers
v0000023c648ebda0_0 .net "numf1", 0 0, L_0000023c648f5df0;  1 drivers
v0000023c648ec980_0 .net "numf2", 0 0, L_0000023c648f4a90;  1 drivers
S_0000023c648f0ce0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000023c648f0b50;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648ff370 .functor XOR 1, L_0000023c648f5df0, L_0000023c648f4a90, C4<0>, C4<0>;
L_0000023c648fe960 .functor NOT 1, L_0000023c648f5df0, C4<0>, C4<0>, C4<0>;
L_0000023c648fe500 .functor AND 1, L_0000023c648fe960, L_0000023c648f4a90, C4<1>, C4<1>;
v0000023c648eb300_0 .net *"_ivl_2", 0 0, L_0000023c648fe960;  1 drivers
v0000023c648ead60_0 .net "c_out", 0 0, L_0000023c648fe500;  alias, 1 drivers
v0000023c648ecc00_0 .net "num1", 0 0, L_0000023c648f5df0;  alias, 1 drivers
v0000023c648ebc60_0 .net "num2", 0 0, L_0000023c648f4a90;  alias, 1 drivers
v0000023c648eb120_0 .net "sub", 0 0, L_0000023c648ff370;  alias, 1 drivers
S_0000023c648f1e10 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000023c648f0b50;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648ff3e0 .functor XOR 1, L_0000023c648ff370, L_0000023c648ff300, C4<0>, C4<0>;
L_0000023c648fe1f0 .functor NOT 1, L_0000023c648ff370, C4<0>, C4<0>, C4<0>;
L_0000023c648ff530 .functor AND 1, L_0000023c648fe1f0, L_0000023c648ff300, C4<1>, C4<1>;
v0000023c648ebee0_0 .net *"_ivl_2", 0 0, L_0000023c648fe1f0;  1 drivers
v0000023c648ec840_0 .net "c_out", 0 0, L_0000023c648ff530;  alias, 1 drivers
v0000023c648eab80_0 .net "num1", 0 0, L_0000023c648ff370;  alias, 1 drivers
v0000023c648ebd00_0 .net "num2", 0 0, L_0000023c648ff300;  alias, 1 drivers
v0000023c648eae00_0 .net "sub", 0 0, L_0000023c648ff3e0;  alias, 1 drivers
S_0000023c648f09c0 .scope module, "FULL_SUBTRACTOR3" "full_subtractor" 8 19, 8 8 0, S_0000023c648f0830;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c648ff7d0 .functor OR 1, L_0000023c648fe260, L_0000023c648fe7a0, C4<0>, C4<0>;
v0000023c648ec0c0_0 .net "aux_out", 0 0, L_0000023c648fe7a0;  1 drivers
v0000023c648ec160_0 .net "aux_out2", 0 0, L_0000023c648fe260;  1 drivers
v0000023c648ea860_0 .net "aux_sub", 0 0, L_0000023c648fe880;  1 drivers
v0000023c648ec480_0 .net "c_in", 0 0, L_0000023c648ff4c0;  alias, 1 drivers
v0000023c648ec340_0 .net "c_outc", 0 0, L_0000023c648ff7d0;  alias, 1 drivers
v0000023c648ec660_0 .net "csub", 0 0, L_0000023c648ff5a0;  1 drivers
v0000023c648ec700_0 .net "numf1", 0 0, L_0000023c648f46d0;  1 drivers
v0000023c648ed740_0 .net "numf2", 0 0, L_0000023c648f5170;  1 drivers
S_0000023c648f14b0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000023c648f09c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648fe880 .functor XOR 1, L_0000023c648f46d0, L_0000023c648f5170, C4<0>, C4<0>;
L_0000023c648fe9d0 .functor NOT 1, L_0000023c648f46d0, C4<0>, C4<0>, C4<0>;
L_0000023c648fe7a0 .functor AND 1, L_0000023c648fe9d0, L_0000023c648f5170, C4<1>, C4<1>;
v0000023c648ebf80_0 .net *"_ivl_2", 0 0, L_0000023c648fe9d0;  1 drivers
v0000023c648eb6c0_0 .net "c_out", 0 0, L_0000023c648fe7a0;  alias, 1 drivers
v0000023c648ec8e0_0 .net "num1", 0 0, L_0000023c648f46d0;  alias, 1 drivers
v0000023c648eb760_0 .net "num2", 0 0, L_0000023c648f5170;  alias, 1 drivers
v0000023c648ec5c0_0 .net "sub", 0 0, L_0000023c648fe880;  alias, 1 drivers
S_0000023c648f1640 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000023c648f09c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648ff5a0 .functor XOR 1, L_0000023c648fe880, L_0000023c648ff4c0, C4<0>, C4<0>;
L_0000023c648ff760 .functor NOT 1, L_0000023c648fe880, C4<0>, C4<0>, C4<0>;
L_0000023c648fe260 .functor AND 1, L_0000023c648ff760, L_0000023c648ff4c0, C4<1>, C4<1>;
v0000023c648eb800_0 .net *"_ivl_2", 0 0, L_0000023c648ff760;  1 drivers
v0000023c648eb940_0 .net "c_out", 0 0, L_0000023c648fe260;  alias, 1 drivers
v0000023c648ecfc0_0 .net "num1", 0 0, L_0000023c648fe880;  alias, 1 drivers
v0000023c648ecd40_0 .net "num2", 0 0, L_0000023c648ff4c0;  alias, 1 drivers
v0000023c648ec020_0 .net "sub", 0 0, L_0000023c648ff5a0;  alias, 1 drivers
S_0000023c648f17d0 .scope module, "FULL_SUBTRACTOR4" "full_subtractor" 8 20, 8 8 0, S_0000023c648f0830;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c648ffd10 .functor OR 1, L_0000023c648fff40, L_0000023c648ffb50, C4<0>, C4<0>;
v0000023c648ee460_0 .net "aux_out", 0 0, L_0000023c648ffb50;  1 drivers
v0000023c648edb00_0 .net "aux_out2", 0 0, L_0000023c648fff40;  1 drivers
v0000023c648ed100_0 .net "aux_sub", 0 0, L_0000023c648ffa70;  1 drivers
v0000023c648ed240_0 .net "c_in", 0 0, L_0000023c648ff7d0;  alias, 1 drivers
v0000023c648edc40_0 .net "c_outc", 0 0, L_0000023c648ffd10;  alias, 1 drivers
v0000023c648edce0_0 .net "csub", 0 0, L_0000023c648ffbc0;  1 drivers
v0000023c648eee60_0 .net "numf1", 0 0, L_0000023c648f5a30;  1 drivers
v0000023c648ee500_0 .net "numf2", 0 0, L_0000023c648f4090;  1 drivers
S_0000023c648f0060 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_0000023c648f17d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648ffa70 .functor XOR 1, L_0000023c648f5a30, L_0000023c648f4090, C4<0>, C4<0>;
L_0000023c648ffae0 .functor NOT 1, L_0000023c648f5a30, C4<0>, C4<0>, C4<0>;
L_0000023c648ffb50 .functor AND 1, L_0000023c648ffae0, L_0000023c648f4090, C4<1>, C4<1>;
v0000023c648ee3c0_0 .net *"_ivl_2", 0 0, L_0000023c648ffae0;  1 drivers
v0000023c648ef7c0_0 .net "c_out", 0 0, L_0000023c648ffb50;  alias, 1 drivers
v0000023c648ee5a0_0 .net "num1", 0 0, L_0000023c648f5a30;  alias, 1 drivers
v0000023c648ede20_0 .net "num2", 0 0, L_0000023c648f4090;  alias, 1 drivers
v0000023c648ee1e0_0 .net "sub", 0 0, L_0000023c648ffa70;  alias, 1 drivers
S_0000023c648f1960 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_0000023c648f17d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c648ffbc0 .functor XOR 1, L_0000023c648ffa70, L_0000023c648ff7d0, C4<0>, C4<0>;
L_0000023c648ffc30 .functor NOT 1, L_0000023c648ffa70, C4<0>, C4<0>, C4<0>;
L_0000023c648fff40 .functor AND 1, L_0000023c648ffc30, L_0000023c648ff7d0, C4<1>, C4<1>;
v0000023c648ee320_0 .net *"_ivl_2", 0 0, L_0000023c648ffc30;  1 drivers
v0000023c648eeaa0_0 .net "c_out", 0 0, L_0000023c648fff40;  alias, 1 drivers
v0000023c648ed9c0_0 .net "num1", 0 0, L_0000023c648ffa70;  alias, 1 drivers
v0000023c648eda60_0 .net "num2", 0 0, L_0000023c648ff7d0;  alias, 1 drivers
v0000023c648ed560_0 .net "sub", 0 0, L_0000023c648ffbc0;  alias, 1 drivers
S_0000023c648f01f0 .scope module, "xnor_gate" "xnor8b" 4 153, 20 3 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000023c648ed880_0 .var/i "i", 31 0;
v0000023c648ef0e0_0 .net "num1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648ee8c0_0 .net "num2", 7 0, v0000023c648f6a70_0;  alias, 1 drivers
v0000023c648ee960_0 .var "result", 7 0;
v0000023c648ef220_0 .var "resultado", 7 0;
E_0000023c648410d0 .event anyedge, v0000023c648cdc80_0, v0000023c648cdbe0_0, v0000023c648ef220_0;
S_0000023c648f3970 .scope module, "xor_gate" "xor8b" 4 159, 21 3 0, S_0000023c6468ee70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000023c648edd80_0 .var/i "i", 31 0;
v0000023c648ed420_0 .net "num1", 7 0, v0000023c648f82d0_0;  alias, 1 drivers
v0000023c648ef4a0_0 .net "num2", 7 0, v0000023c648f6a70_0;  alias, 1 drivers
v0000023c648ee6e0_0 .var "result", 7 0;
v0000023c648ed920_0 .var "resultado", 7 0;
E_0000023c64840d10 .event anyedge, v0000023c648cdc80_0, v0000023c648cdbe0_0, v0000023c648ed920_0;
S_0000023c648f2e80 .scope module, "IR" "InstructionRegister" 3 118, 22 1 0, S_0000023c6466c220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "IR_load";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "payload";
    .port_info 3 /OUTPUT 24 "instReg";
    .port_info 4 /OUTPUT 1 "ReadyFlag";
P_0000023c64840d50 .param/l "delay" 0 22 11, C4<010>;
v0000023c648efcc0_0 .net "IR_load", 0 0, v0000023c648f7470_0;  alias, 1 drivers
v0000023c648efd60_0 .var "ReadyFlag", 0 0;
v0000023c648ef860_0 .net "clk", 0 0, v0000023c648f9bd0_0;  alias, 1 drivers
v0000023c648ef900_0 .var "counter", 2 0;
v0000023c648ef9a0_0 .var "instReg", 23 0;
v0000023c648f8b90_0 .net "payload", 7 0, v0000023c648f87d0_0;  alias, 1 drivers
v0000023c648f71f0 .array "temp", 0 2, 7 0;
S_0000023c648f3650 .scope module, "MemoryAdressRegister" "MAR" 3 109, 23 2 0, S_0000023c6466c220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MAR_load";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /OUTPUT 8 "instruction";
v0000023c648f7010_0 .net "MAR_load", 0 0, v0000023c648f8370_0;  alias, 1 drivers
v0000023c648f7510_0 .net "clk", 0 0, v0000023c648f9bd0_0;  alias, 1 drivers
v0000023c648f7e70_0 .net "data", 7 0, v0000023c648f8af0_0;  alias, 1 drivers
v0000023c648f87d0_0 .var "instruction", 7 0;
S_0000023c648f2390 .scope module, "ProgramCounter" "pcCounter" 3 101, 24 1 0, S_0000023c6466c220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "PC_load";
    .port_info 2 /INPUT 1 "PC_inc";
    .port_info 3 /INPUT 1 "PC_en";
    .port_info 4 /OUTPUT 8 "PC";
v0000023c648f69d0_0 .var "PC", 7 0;
v0000023c648f75b0_0 .net "PC_en", 0 0, v0000023c648f8cd0_0;  alias, 1 drivers
v0000023c648f8870_0 .net "PC_inc", 0 0, v0000023c648f7c90_0;  alias, 1 drivers
v0000023c648f8910_0 .net "PC_load", 7 0, v0000023c648f76f0_0;  alias, 1 drivers
v0000023c648f8a50_0 .net "clk", 0 0, v0000023c648f9bd0_0;  alias, 1 drivers
S_0000023c648f37e0 .scope module, "RF" "RegisterFile" 3 128, 25 2 0, S_0000023c6466c220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A1";
    .port_info 2 /INPUT 8 "A2";
    .port_info 3 /INPUT 8 "A3";
    .port_info 4 /INPUT 8 "WriteData";
    .port_info 5 /INPUT 7 "Flag_input";
    .port_info 6 /INPUT 1 "regWriteEnable";
    .port_info 7 /INPUT 1 "regReadEnable";
    .port_info 8 /OUTPUT 8 "RD1";
    .port_info 9 /OUTPUT 8 "RD2";
v0000023c648f84b0_0 .net "A1", 7 0, v0000023c648f6d90_0;  alias, 1 drivers
v0000023c648f7290_0 .net "A2", 7 0, v0000023c648f6e30_0;  alias, 1 drivers
v0000023c648f6890_0 .net "A3", 7 0, v0000023c648f7790_0;  alias, 1 drivers
v0000023c648f7fb0_0 .net "Flag_input", 6 0, v0000023c648ef360_0;  alias, 1 drivers
v0000023c648f82d0_0 .var "RD1", 7 0;
v0000023c648f6a70_0 .var "RD2", 7 0;
v0000023c648f7830_0 .net "WriteData", 7 0, L_0000023c64916ce0;  alias, 1 drivers
v0000023c648f70b0_0 .net "clk", 0 0, v0000023c648f9bd0_0;  alias, 1 drivers
v0000023c648f7970_0 .net "regReadEnable", 0 0, v0000023c648f7b50_0;  alias, 1 drivers
v0000023c648f7330_0 .net "regWriteEnable", 0 0, v0000023c648f85f0_0;  alias, 1 drivers
v0000023c648f8410 .array "registers", 0 31, 7 0;
v0000023c648f8410_0 .array/port v0000023c648f8410, 0;
v0000023c648f8410_1 .array/port v0000023c648f8410, 1;
E_0000023c64841450/0 .event anyedge, v0000023c648f7970_0, v0000023c648f84b0_0, v0000023c648f8410_0, v0000023c648f8410_1;
v0000023c648f8410_2 .array/port v0000023c648f8410, 2;
v0000023c648f8410_3 .array/port v0000023c648f8410, 3;
v0000023c648f8410_4 .array/port v0000023c648f8410, 4;
v0000023c648f8410_5 .array/port v0000023c648f8410, 5;
E_0000023c64841450/1 .event anyedge, v0000023c648f8410_2, v0000023c648f8410_3, v0000023c648f8410_4, v0000023c648f8410_5;
v0000023c648f8410_6 .array/port v0000023c648f8410, 6;
v0000023c648f8410_7 .array/port v0000023c648f8410, 7;
v0000023c648f8410_8 .array/port v0000023c648f8410, 8;
v0000023c648f8410_9 .array/port v0000023c648f8410, 9;
E_0000023c64841450/2 .event anyedge, v0000023c648f8410_6, v0000023c648f8410_7, v0000023c648f8410_8, v0000023c648f8410_9;
v0000023c648f8410_10 .array/port v0000023c648f8410, 10;
v0000023c648f8410_11 .array/port v0000023c648f8410, 11;
v0000023c648f8410_12 .array/port v0000023c648f8410, 12;
v0000023c648f8410_13 .array/port v0000023c648f8410, 13;
E_0000023c64841450/3 .event anyedge, v0000023c648f8410_10, v0000023c648f8410_11, v0000023c648f8410_12, v0000023c648f8410_13;
v0000023c648f8410_14 .array/port v0000023c648f8410, 14;
v0000023c648f8410_15 .array/port v0000023c648f8410, 15;
v0000023c648f8410_16 .array/port v0000023c648f8410, 16;
v0000023c648f8410_17 .array/port v0000023c648f8410, 17;
E_0000023c64841450/4 .event anyedge, v0000023c648f8410_14, v0000023c648f8410_15, v0000023c648f8410_16, v0000023c648f8410_17;
v0000023c648f8410_18 .array/port v0000023c648f8410, 18;
v0000023c648f8410_19 .array/port v0000023c648f8410, 19;
v0000023c648f8410_20 .array/port v0000023c648f8410, 20;
v0000023c648f8410_21 .array/port v0000023c648f8410, 21;
E_0000023c64841450/5 .event anyedge, v0000023c648f8410_18, v0000023c648f8410_19, v0000023c648f8410_20, v0000023c648f8410_21;
v0000023c648f8410_22 .array/port v0000023c648f8410, 22;
v0000023c648f8410_23 .array/port v0000023c648f8410, 23;
v0000023c648f8410_24 .array/port v0000023c648f8410, 24;
v0000023c648f8410_25 .array/port v0000023c648f8410, 25;
E_0000023c64841450/6 .event anyedge, v0000023c648f8410_22, v0000023c648f8410_23, v0000023c648f8410_24, v0000023c648f8410_25;
v0000023c648f8410_26 .array/port v0000023c648f8410, 26;
v0000023c648f8410_27 .array/port v0000023c648f8410, 27;
v0000023c648f8410_28 .array/port v0000023c648f8410, 28;
v0000023c648f8410_29 .array/port v0000023c648f8410, 29;
E_0000023c64841450/7 .event anyedge, v0000023c648f8410_26, v0000023c648f8410_27, v0000023c648f8410_28, v0000023c648f8410_29;
v0000023c648f8410_30 .array/port v0000023c648f8410, 30;
v0000023c648f8410_31 .array/port v0000023c648f8410, 31;
E_0000023c64841450/8 .event anyedge, v0000023c648f8410_30, v0000023c648f8410_31, v0000023c648f7290_0;
E_0000023c64841450 .event/or E_0000023c64841450/0, E_0000023c64841450/1, E_0000023c64841450/2, E_0000023c64841450/3, E_0000023c64841450/4, E_0000023c64841450/5, E_0000023c64841450/6, E_0000023c64841450/7, E_0000023c64841450/8;
S_0000023c648f3330 .scope module, "RandomAcessMemory" "ram" 3 90, 26 2 0, S_0000023c6466c220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 8 "write_adress";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /INPUT 8 "rd_adress";
    .port_info 7 /OUTPUT 8 "data_out";
P_0000023c6472a910 .param/l "addr_size" 0 26 4, +C4<00000000000000000000000000001000>;
P_0000023c6472a948 .param/l "data_size" 0 26 5, +C4<00000000000000000000000000001000>;
v0000023c648f89b0_0 .net "clk", 0 0, v0000023c648f9bd0_0;  alias, 1 drivers
v0000023c648f8eb0_0 .net "data_in", 7 0, v0000023c648f99f0_0;  1 drivers
v0000023c648f8af0_0 .var "data_out", 7 0;
v0000023c648f8550 .array "ram", 255 0, 7 0;
v0000023c648f78d0_0 .net "rd_adress", 7 0, v0000023c648f69d0_0;  alias, 1 drivers
v0000023c648f8c30_0 .net "rd_en", 0 0, v0000023c648f7ab0_0;  alias, 1 drivers
v0000023c648f6cf0_0 .net "rst", 0 0, v0000023c648fa0d0_0;  alias, 1 drivers
v0000023c648f7650_0 .net "write_adress", 7 0, v0000023c648fa850_0;  1 drivers
v0000023c648f6930_0 .net "write_en", 0 0, o0000023c64883fc8;  alias, 0 drivers
S_0000023c648f2520 .scope module, "UC" "ControlUnit" 3 57, 27 2 0, S_0000023c6466c220;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "command_word";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "ReadyRegFlag";
    .port_info 4 /INPUT 8 "PC_current_value";
    .port_info 5 /OUTPUT 8 "PC_load";
    .port_info 6 /OUTPUT 1 "PC_inc";
    .port_info 7 /OUTPUT 1 "PC_en";
    .port_info 8 /OUTPUT 1 "MAR_load";
    .port_info 9 /OUTPUT 1 "IR_load";
    .port_info 10 /OUTPUT 8 "write_data";
    .port_info 11 /OUTPUT 8 "ALU_sel";
    .port_info 12 /OUTPUT 8 "ADR_1";
    .port_info 13 /OUTPUT 8 "ADR_2";
    .port_info 14 /OUTPUT 8 "ADR_3";
    .port_info 15 /OUTPUT 1 "regWriteEnable";
    .port_info 16 /OUTPUT 1 "regReadEnable";
    .port_info 17 /OUTPUT 2 "Path_Type";
    .port_info 18 /OUTPUT 1 "rd_en";
    .port_info 19 /OUTPUT 8 "current_state_out";
    .port_info 20 /OUTPUT 8 "opcode_out";
P_0000023c64874770 .param/l "ADD" 1 27 14, C4<00000110>;
P_0000023c648747a8 .param/l "ARITHMETIC_OPERATION_0" 1 27 5, +C4<00000000000000000000000000001101>;
P_0000023c648747e0 .param/l "ARITHMETIC_OPERATION_1" 1 27 5, +C4<00000000000000000000000000001110>;
P_0000023c64874818 .param/l "ARITHMETIC_OPERATION_2" 1 27 5, +C4<00000000000000000000000000001111>;
P_0000023c64874850 .param/l "CALL" 1 27 33, C4<00011010>;
P_0000023c64874888 .param/l "CALL_0" 1 27 5, +C4<00000000000000000000000000010010>;
P_0000023c648748c0 .param/l "CALL_1" 1 27 5, +C4<00000000000000000000000000010011>;
P_0000023c648748f8 .param/l "DEC" 1 27 19, C4<00001011>;
P_0000023c64874930 .param/l "DECODE" 1 27 5, +C4<00000000000000000000000000000100>;
P_0000023c64874968 .param/l "DIV" 1 27 17, C4<00001001>;
P_0000023c648749a0 .param/l "FETCH_0" 1 27 5, C4<00000000>;
P_0000023c648749d8 .param/l "FETCH_1" 1 27 5, C4<00000001>;
P_0000023c64874a10 .param/l "FETCH_2" 1 27 5, C4<00000011>;
P_0000023c64874a48 .param/l "INC" 1 27 18, C4<00001010>;
P_0000023c64874a80 .param/l "JMP" 1 27 32, C4<00011001>;
P_0000023c64874ab8 .param/l "JMP_0" 1 27 5, +C4<00000000000000000000000000010000>;
P_0000023c64874af0 .param/l "JMP_1" 1 27 5, +C4<00000000000000000000000000010001>;
P_0000023c64874b28 .param/l "LOA_DIR" 1 27 12, C4<00000100>;
P_0000023c64874b60 .param/l "LOA_DIR_0" 1 27 5, +C4<00000000000000000000000000001001>;
P_0000023c64874b98 .param/l "LOA_DIR_1" 1 27 5, +C4<00000000000000000000000000001010>;
P_0000023c64874bd0 .param/l "LOA_IMM" 1 27 11, C4<00000011>;
P_0000023c64874c08 .param/l "LOA_IMM_0" 1 27 5, +C4<00000000000000000000000000001000>;
P_0000023c64874c40 .param/l "L_AND" 1 27 23, C4<00001111>;
P_0000023c64874c78 .param/l "L_NAND" 1 27 24, C4<00010000>;
P_0000023c64874cb0 .param/l "L_NOR" 1 27 25, C4<00010001>;
P_0000023c64874ce8 .param/l "L_NOT" 1 27 26, C4<00010010>;
P_0000023c64874d20 .param/l "L_OR" 1 27 27, C4<00010011>;
P_0000023c64874d58 .param/l "L_ROL" 1 27 30, C4<00010110>;
P_0000023c64874d90 .param/l "L_ROR" 1 27 31, C4<00010111>;
P_0000023c64874dc8 .param/l "L_XNOR" 1 27 28, C4<00010100>;
P_0000023c64874e00 .param/l "L_XOR" 1 27 29, C4<00010101>;
P_0000023c64874e38 .param/l "MOD" 1 27 20, C4<00001100>;
P_0000023c64874e70 .param/l "MOV" 1 27 13, C4<00000101>;
P_0000023c64874ea8 .param/l "MOV_0" 1 27 5, +C4<00000000000000000000000000001011>;
P_0000023c64874ee0 .param/l "MOV_1" 1 27 5, +C4<00000000000000000000000000001100>;
P_0000023c64874f18 .param/l "MULT" 1 27 16, C4<00001000>;
P_0000023c64874f50 .param/l "READ" 1 27 35, C4<00011100>;
P_0000023c64874f88 .param/l "READ_0" 1 27 5, +C4<00000000000000000000000000010101>;
P_0000023c64874fc0 .param/l "RET" 1 27 34, C4<00011011>;
P_0000023c64874ff8 .param/l "RET_0" 1 27 5, +C4<00000000000000000000000000010100>;
P_0000023c64875030 .param/l "SL" 1 27 21, C4<00001101>;
P_0000023c64875068 .param/l "SR" 1 27 22, C4<00001110>;
P_0000023c648750a0 .param/l "STR_DIR" 1 27 10, C4<00000010>;
P_0000023c648750d8 .param/l "STR_DIR_0" 1 27 5, +C4<00000000000000000000000000000110>;
P_0000023c64875110 .param/l "STR_DIR_1" 1 27 5, +C4<00000000000000000000000000000111>;
P_0000023c64875148 .param/l "STR_IMM" 1 27 9, C4<00000001>;
P_0000023c64875180 .param/l "STR_IMM_0" 1 27 5, +C4<00000000000000000000000000000101>;
P_0000023c648751b8 .param/l "SUB" 1 27 15, C4<00000111>;
P_0000023c648751f0 .param/l "alu_path" 1 27 38, C4<00>;
P_0000023c64875228 .param/l "memory_path" 1 27 38, C4<01>;
P_0000023c64875260 .param/l "uc_path" 1 27 38, C4<10>;
v0000023c648f6d90_0 .var "ADR_1", 7 0;
v0000023c648f6e30_0 .var "ADR_2", 7 0;
v0000023c648f7790_0 .var "ADR_3", 7 0;
v0000023c648f73d0_0 .var "ALU_sel", 7 0;
v0000023c648f7470_0 .var "IR_load", 0 0;
v0000023c648f8370_0 .var "MAR_load", 0 0;
v0000023c648f6b10_0 .net "PC_current_value", 7 0, v0000023c648f69d0_0;  alias, 1 drivers
v0000023c648f8cd0_0 .var "PC_en", 0 0;
v0000023c648f7c90_0 .var "PC_inc", 0 0;
v0000023c648f76f0_0 .var "PC_load", 7 0;
v0000023c648f6bb0_0 .var "Path_Type", 1 0;
v0000023c648f6c50_0 .net "ReadyRegFlag", 0 0, v0000023c648efd60_0;  alias, 1 drivers
v0000023c648f7a10_0 .net "clk", 0 0, v0000023c648f9bd0_0;  alias, 1 drivers
v0000023c648f8d70_0 .net "command_word", 23 0, v0000023c648ef9a0_0;  alias, 1 drivers
v0000023c648f8e10_0 .var "current_state", 7 0;
v0000023c648f7bf0_0 .var "current_state_out", 7 0;
v0000023c648f6ed0_0 .var "next_state", 7 0;
v0000023c648f6f70_0 .var "opcode_out", 7 0;
v0000023c648f7150 .array "pc_stack_reg", 0 15, 7 0;
v0000023c648f7ab0_0 .var "rd_en", 0 0;
v0000023c648f7b50_0 .var "regReadEnable", 0 0;
v0000023c648f85f0_0 .var "regWriteEnable", 0 0;
v0000023c648f8f50_0 .net "rst", 0 0, v0000023c648fa0d0_0;  alias, 1 drivers
v0000023c648f7d30_0 .var "stack_pointer", 15 0;
v0000023c648f8ff0_0 .var "write_data", 7 0;
E_0000023c64840d90 .event anyedge, v0000023c648f8e10_0;
S_0000023c6466c090 .scope module, "timer" "timer" 28 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "clk_out";
P_0000023c64840610 .param/l "DIVISOR" 0 28 7, +C4<00000000000011110100001001000000>;
o0000023c64884c28 .functor BUFZ 1, C4<z>; HiZ drive
v0000023c648fa170_0 .net "clk_in", 0 0, o0000023c64884c28;  0 drivers
v0000023c648faa30_0 .var "clk_out", 0 0;
v0000023c648fa210_0 .var "counter", 31 0;
o0000023c64884cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023c648faad0_0 .net "rst", 0 0, o0000023c64884cb8;  0 drivers
E_0000023c64841c50 .event posedge, v0000023c648faad0_0, v0000023c648fa170_0;
    .scope S_0000023c648f2520;
T_0 ;
    %wait E_0000023c64841490;
    %load/vec4 v0000023c648f8f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f8e10_0, 0;
    %load/vec4 v0000023c648f8e10_0;
    %assign/vec4 v0000023c648f7bf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023c648f6ed0_0;
    %assign/vec4 v0000023c648f8e10_0, 0;
    %load/vec4 v0000023c648f8e10_0;
    %assign/vec4 v0000023c648f7bf0_0, 0;
T_0.1 ;
    %load/vec4 v0000023c648f8e10_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.2 ;
    %delay 5000, 0;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0000023c648f6f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f7470_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f7c90_0, 0;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_0.22, 4;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_0.24, 4;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_0.26, 4;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_0.28, 4;
    %pushi/vec4 11, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.29;
T_0.28 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 6, 0, 8;
    %jmp/0xz  T_0.30, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_0.32, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.33;
T_0.32 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 8, 0, 8;
    %jmp/0xz  T_0.34, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.35;
T_0.34 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 9, 0, 8;
    %jmp/0xz  T_0.36, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.37;
T_0.36 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 12, 0, 8;
    %jmp/0xz  T_0.38, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.39;
T_0.38 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 15, 0, 8;
    %jmp/0xz  T_0.40, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.41;
T_0.40 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 19, 0, 8;
    %jmp/0xz  T_0.42, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.43;
T_0.42 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 18, 0, 8;
    %jmp/0xz  T_0.44, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.45;
T_0.44 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 21, 0, 8;
    %jmp/0xz  T_0.46, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.47;
T_0.46 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 16, 0, 8;
    %jmp/0xz  T_0.48, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.49;
T_0.48 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 20, 0, 8;
    %jmp/0xz  T_0.50, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.51;
T_0.50 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 10, 0, 8;
    %jmp/0xz  T_0.52, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 11, 0, 8;
    %jmp/0xz  T_0.54, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.55;
T_0.54 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 13, 0, 8;
    %jmp/0xz  T_0.56, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.57;
T_0.56 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 14, 0, 8;
    %jmp/0xz  T_0.58, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.59;
T_0.58 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 22, 0, 8;
    %jmp/0xz  T_0.60, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.61;
T_0.60 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 23, 0, 8;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.63;
T_0.62 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 25, 0, 8;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.65;
T_0.64 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 26, 0, 8;
    %jmp/0xz  T_0.66, 4;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.67;
T_0.66 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 27, 0, 8;
    %jmp/0xz  T_0.68, 4;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
    %jmp T_0.69;
T_0.68 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %cmpi/e 28, 0, 8;
    %jmp/0xz  T_0.70, 4;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023c648f6bb0_0, 0;
T_0.70 ;
T_0.69 ;
T_0.67 ;
T_0.65 ;
T_0.63 ;
T_0.61 ;
T_0.59 ;
T_0.57 ;
T_0.55 ;
T_0.53 ;
T_0.51 ;
T_0.49 ;
T_0.47 ;
T_0.45 ;
T_0.43 ;
T_0.41 ;
T_0.39 ;
T_0.37 ;
T_0.35 ;
T_0.33 ;
T_0.31 ;
T_0.29 ;
T_0.27 ;
T_0.25 ;
T_0.23 ;
T_0.21 ;
    %jmp T_0.19;
T_0.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_0.19;
T_0.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_0.19;
T_0.5 ;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_0.19;
T_0.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_0.19;
T_0.7 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_0.19;
T_0.8 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_0.19;
T_0.9 ;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_0.19;
T_0.10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_0.19;
T_0.11 ;
    %pushi/vec4 14, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_0.19;
T_0.12 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_0.19;
T_0.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_0.19;
T_0.14 ;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_0.19;
T_0.15 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_0.19;
T_0.16 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_0.19;
T_0.17 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023c648f2520;
T_1 ;
    %wait E_0000023c64840d90;
    %load/vec4 v0000023c648f8e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_1.20;
T_1.0 ;
    %load/vec4 v0000023c648f8f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f8cd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f76f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000023c648f7d30_0, 0, 16;
T_1.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f8370_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_1.20;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f8cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f7c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f7470_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_1.20;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f7470_0, 0;
    %load/vec4 v0000023c648f6c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
    %jmp T_1.24;
T_1.23 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f6ed0_0, 0;
T_1.24 ;
    %jmp T_1.20;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f7c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f8370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f7470_0, 0;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000023c648f8ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f85f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f7b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f6d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f6e30_0, 0;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000023c648f7790_0, 0;
    %jmp T_1.20;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f7c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f8370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f7470_0, 0;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000023c648f8ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f85f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f7b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f6d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c648f6e30_0, 0;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000023c648f7790_0, 0;
    %jmp T_1.20;
T_1.5 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000023c648f6d90_0, 0;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000023c648f7790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f7b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f85f0_0, 0;
    %jmp T_1.20;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f85f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f7b50_0, 0;
    %jmp T_1.20;
T_1.7 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000023c648f6d90_0, 0;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000023c648f7790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f7b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f85f0_0, 0;
    %jmp T_1.20;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f85f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f7b50_0, 0;
    %jmp T_1.20;
T_1.9 ;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000023c648f6d90_0, 0;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000023c648f7790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f7b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f85f0_0, 0;
    %jmp T_1.20;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f7b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f85f0_0, 0;
    %jmp T_1.20;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f7b50_0, 0;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0000023c648f73d0_0, 0;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000023c648f6d90_0, 0;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000023c648f6e30_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000023c648f7790_0, 0;
    %jmp T_1.20;
T_1.12 ;
    %delay 5000, 0;
    %jmp T_1.20;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f7b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f85f0_0, 0;
    %jmp T_1.20;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f8cd0_0, 0;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000023c648f76f0_0, 0;
    %jmp T_1.20;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f8cd0_0, 0;
    %jmp T_1.20;
T_1.16 ;
    %load/vec4 v0000023c648f7d30_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_1.25, 5;
    %load/vec4 v0000023c648f6b10_0;
    %ix/getv 3, v0000023c648f7d30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c648f7150, 0, 4;
    %delay 1000, 0;
    %load/vec4 v0000023c648f7d30_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000023c648f7d30_0, 0;
T_1.25 ;
    %jmp T_1.20;
T_1.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f8cd0_0, 0;
    %load/vec4 v0000023c648f7d30_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.27, 5;
    %load/vec4 v0000023c648f7d30_0;
    %subi 1, 0, 16;
    %assign/vec4 v0000023c648f7d30_0, 0;
    %delay 1000, 0;
    %ix/getv 4, v0000023c648f7d30_0;
    %load/vec4a v0000023c648f7150, 4;
    %assign/vec4 v0000023c648f76f0_0, 0;
    %jmp T_1.28;
T_1.27 ;
    %load/vec4 v0000023c648f6b10_0;
    %assign/vec4 v0000023c648f76f0_0, 0;
T_1.28 ;
    %jmp T_1.20;
T_1.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648f7b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648f85f0_0, 0;
    %delay 10000, 0;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000023c648f6d90_0, 0;
    %load/vec4 v0000023c648f8d70_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000023c648f6e30_0, 0;
    %jmp T_1.20;
T_1.20 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023c648e6680;
T_2 ;
    %wait E_0000023c64840990;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000023c648e4480_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c648e2ae0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000023c648e2ae0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0000023c648e2b80_0;
    %load/vec4 v0000023c648e2ae0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000023c648e4480_0;
    %load/vec4 v0000023c648e4700_0;
    %pad/u 16;
    %load/vec4 v0000023c648e2ae0_0;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %store/vec4 v0000023c648e4480_0, 0, 16;
T_2.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c648e2ae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c648e2ae0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %load/vec4 v0000023c648e4480_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000023c648e47a0_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000023c648da320;
T_3 ;
    %wait E_0000023c64841010;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c648d9700_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c648df7c0_0, 0, 8;
    %load/vec4 v0000023c648d9020_0;
    %store/vec4 v0000023c648d8ee0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c648d98e0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000023c648d98e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0000023c648d9700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023c648d9700_0, 0, 8;
    %load/vec4 v0000023c648d8ee0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023c648d9700_0, 4, 1;
    %load/vec4 v0000023c648d8ee0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023c648d8ee0_0, 0, 8;
    %load/vec4 v0000023c648df7c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023c648df7c0_0, 0, 8;
    %load/vec4 v0000023c648def00_0;
    %load/vec4 v0000023c648d9700_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.2, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023c648df7c0_0, 4, 1;
    %load/vec4 v0000023c648d9700_0;
    %load/vec4 v0000023c648def00_0;
    %sub;
    %store/vec4 v0000023c648d9700_0, 0, 8;
T_3.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c648d98e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c648d98e0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %load/vec4 v0000023c648df7c0_0;
    %store/vec4 v0000023c648dec80_0, 0, 8;
    %load/vec4 v0000023c648d9700_0;
    %store/vec4 v0000023c648df4a0_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023c648dbdb0;
T_4 ;
    %wait E_0000023c64840950;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c648d9200_0, 0, 8;
    %load/vec4 v0000023c648d9ca0_0;
    %store/vec4 v0000023c648d9660_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c648d8e40_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000023c648d8e40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0000023c648d9200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023c648d9200_0, 0, 8;
    %load/vec4 v0000023c648d9660_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023c648d9200_0, 4, 1;
    %load/vec4 v0000023c648d9660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023c648d9660_0, 0, 8;
    %load/vec4 v0000023c648d8a80_0;
    %load/vec4 v0000023c648d9200_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0000023c648d9200_0;
    %load/vec4 v0000023c648d8a80_0;
    %sub;
    %store/vec4 v0000023c648d9200_0, 0, 8;
T_4.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c648d8e40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c648d8e40_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %load/vec4 v0000023c648d9200_0;
    %store/vec4 v0000023c648d97a0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023c648c82e0;
T_5 ;
    %wait E_0000023c64840890;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c648cc9c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c648cd320_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000023c648cd320_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000023c648cde60_0;
    %load/vec4 v0000023c648cd320_0;
    %part/s 1;
    %load/vec4 v0000023c648cd0a0_0;
    %load/vec4 v0000023c648cd320_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v0000023c648cd320_0;
    %store/vec4 v0000023c648cc9c0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c648cd320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c648cd320_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %load/vec4 v0000023c648cc9c0_0;
    %store/vec4 v0000023c648cd780_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000023c648e6b30;
T_6 ;
    %wait E_0000023c64840a50;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c648e5100_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c648e5060_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000023c648e5060_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000023c648e54c0_0;
    %load/vec4 v0000023c648e5060_0;
    %part/s 1;
    %load/vec4 v0000023c648e5920_0;
    %load/vec4 v0000023c648e5060_0;
    %part/s 1;
    %and;
    %nor/r;
    %ix/getv/s 4, v0000023c648e5060_0;
    %store/vec4 v0000023c648e5100_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c648e5060_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c648e5060_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %load/vec4 v0000023c648e5100_0;
    %store/vec4 v0000023c648e4c00_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023c648e6cc0;
T_7 ;
    %wait E_0000023c64841090;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c648e4980_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c648e5ba0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000023c648e5ba0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0000023c648e4840_0;
    %load/vec4 v0000023c648e5ba0_0;
    %part/s 1;
    %load/vec4 v0000023c648e5b00_0;
    %load/vec4 v0000023c648e5ba0_0;
    %part/s 1;
    %or;
    %nor/r;
    %ix/getv/s 4, v0000023c648e5ba0_0;
    %store/vec4 v0000023c648e4980_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c648e5ba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c648e5ba0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0000023c648e4980_0;
    %store/vec4 v0000023c648e5d80_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023c648e6fe0;
T_8 ;
    %wait E_0000023c64840c10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c648e4ca0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c648e4b60_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000023c648e4b60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0000023c648e5e20_0;
    %load/vec4 v0000023c648e4b60_0;
    %part/s 1;
    %nor/r;
    %ix/getv/s 4, v0000023c648e4b60_0;
    %store/vec4 v0000023c648e4ca0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c648e4b60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c648e4b60_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v0000023c648e4ca0_0;
    %store/vec4 v0000023c648e4a20_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000023c648e7620;
T_9 ;
    %wait E_0000023c64840cd0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c648e4d40_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c648e5380_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000023c648e5380_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v0000023c648e5420_0;
    %load/vec4 v0000023c648e5380_0;
    %part/s 1;
    %load/vec4 v0000023c648e48e0_0;
    %load/vec4 v0000023c648e5380_0;
    %part/s 1;
    %or;
    %ix/getv/s 4, v0000023c648e5380_0;
    %store/vec4 v0000023c648e4d40_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c648e5380_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c648e5380_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %load/vec4 v0000023c648e4d40_0;
    %store/vec4 v0000023c648e4e80_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023c648f01f0;
T_10 ;
    %wait E_0000023c648410d0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c648ef220_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c648ed880_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000023c648ed880_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0000023c648ef0e0_0;
    %load/vec4 v0000023c648ed880_0;
    %part/s 1;
    %nor/r;
    %load/vec4 v0000023c648ee8c0_0;
    %load/vec4 v0000023c648ed880_0;
    %part/s 1;
    %and;
    %load/vec4 v0000023c648ef0e0_0;
    %load/vec4 v0000023c648ed880_0;
    %part/s 1;
    %load/vec4 v0000023c648ee8c0_0;
    %load/vec4 v0000023c648ed880_0;
    %part/s 1;
    %nor/r;
    %and;
    %or;
    %nor/r;
    %ix/getv/s 4, v0000023c648ed880_0;
    %store/vec4 v0000023c648ef220_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c648ed880_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c648ed880_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %load/vec4 v0000023c648ef220_0;
    %store/vec4 v0000023c648ee960_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000023c648f3970;
T_11 ;
    %wait E_0000023c64840d10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c648ed920_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c648edd80_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000023c648edd80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0000023c648ed420_0;
    %load/vec4 v0000023c648edd80_0;
    %part/s 1;
    %nor/r;
    %load/vec4 v0000023c648ef4a0_0;
    %load/vec4 v0000023c648edd80_0;
    %part/s 1;
    %and;
    %load/vec4 v0000023c648ed420_0;
    %load/vec4 v0000023c648edd80_0;
    %part/s 1;
    %load/vec4 v0000023c648ef4a0_0;
    %load/vec4 v0000023c648edd80_0;
    %part/s 1;
    %nor/r;
    %and;
    %or;
    %ix/getv/s 4, v0000023c648edd80_0;
    %store/vec4 v0000023c648ed920_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c648edd80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c648edd80_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %load/vec4 v0000023c648ed920_0;
    %store/vec4 v0000023c648ee6e0_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000023c6468ee70;
T_12 ;
    %wait E_0000023c64841490;
    %delay 5, 0;
    %load/vec4 v0000023c648eea00_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %jmp T_12.18;
T_12.0 ;
    %load/vec4 v0000023c648eebe0_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.20, 8;
T_12.19 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.20, 8;
 ; End of false expr.
    %blend;
T_12.20;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648eedc0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.21, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.22, 8;
T_12.21 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.22, 8;
 ; End of false expr.
    %blend;
T_12.22;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ef720_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c648ee140_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_12.23, 4;
    %load/vec4 v0000023c648ef720_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.23;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.1 ;
    %load/vec4 v0000023c648efa40_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.24, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.25, 8;
T_12.24 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.25, 8;
 ; End of false expr.
    %blend;
T_12.25;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648efae0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.26, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.27, 8;
T_12.26 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.27, 8;
 ; End of false expr.
    %blend;
T_12.27;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ef720_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c648ee140_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_12.28, 4;
    %load/vec4 v0000023c648ef720_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.28;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.2 ;
    %load/vec4 v0000023c648eefa0_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.29, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.30, 8;
T_12.29 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.30, 8;
 ; End of false expr.
    %blend;
T_12.30;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ee280_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.31, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.32, 8;
T_12.31 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.32, 8;
 ; End of false expr.
    %blend;
T_12.32;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ef720_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c648ee140_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_12.33, 4;
    %load/vec4 v0000023c648ef720_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.33;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.3 ;
    %load/vec4 v0000023c648ef540_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.34, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.35, 8;
T_12.34 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.35, 8;
 ; End of false expr.
    %blend;
T_12.35;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648eeb40_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.36, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.37, 8;
T_12.36 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.37, 8;
 ; End of false expr.
    %blend;
T_12.37;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ef720_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c648ee140_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_12.38, 4;
    %load/vec4 v0000023c648ef720_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.38;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.4 ;
    %load/vec4 v0000023c648edf60_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.39, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.40, 8;
T_12.39 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.40, 8;
 ; End of false expr.
    %blend;
T_12.40;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.41, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.42, 8;
T_12.41 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.42, 8;
 ; End of false expr.
    %blend;
T_12.42;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ef720_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c648ee140_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_12.43, 4;
    %load/vec4 v0000023c648ef720_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.43;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.5 ;
    %load/vec4 v0000023c648edec0_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.44, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.45, 8;
T_12.44 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.45, 8;
 ; End of false expr.
    %blend;
T_12.45;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.46, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.47, 8;
T_12.46 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.47, 8;
 ; End of false expr.
    %blend;
T_12.47;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ee140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.48, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.49, 8;
T_12.48 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.49, 8;
 ; End of false expr.
    %blend;
T_12.49;
    %pad/s 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.6 ;
    %load/vec4 v0000023c648ef5e0_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.50, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.51, 8;
T_12.50 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.51, 8;
 ; End of false expr.
    %blend;
T_12.51;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.52, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.53, 8;
T_12.52 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.53, 8;
 ; End of false expr.
    %blend;
T_12.53;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ee140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.54, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.55, 8;
T_12.54 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.55, 8;
 ; End of false expr.
    %blend;
T_12.55;
    %pad/s 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.7 ;
    %load/vec4 v0000023c648efea0_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.56, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.57, 8;
T_12.56 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.57, 8;
 ; End of false expr.
    %blend;
T_12.57;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ef720_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.58, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.59, 8;
T_12.58 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.59, 8;
 ; End of false expr.
    %blend;
T_12.59;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ef720_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.8 ;
    %load/vec4 v0000023c648eff40_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.60, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.61, 8;
T_12.60 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.61, 8;
 ; End of false expr.
    %blend;
T_12.61;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ef720_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ef720_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.62, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.63, 8;
T_12.62 ; End of true expr.
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %pad/u 2;
    %jmp/0 T_12.63, 8;
 ; End of false expr.
    %blend;
T_12.63;
    %pad/u 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.64, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.65, 8;
T_12.64 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.65, 8;
 ; End of false expr.
    %blend;
T_12.65;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.9 ;
    %load/vec4 v0000023c648ee640_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.66, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.67, 8;
T_12.66 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.67, 8;
 ; End of false expr.
    %blend;
T_12.67;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.68, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.69, 8;
T_12.68 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.69, 8;
 ; End of false expr.
    %blend;
T_12.69;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.10 ;
    %load/vec4 v0000023c648ee0a0_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.70, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.71, 8;
T_12.70 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.71, 8;
 ; End of false expr.
    %blend;
T_12.71;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.72, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.73, 8;
T_12.72 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.73, 8;
 ; End of false expr.
    %blend;
T_12.73;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.11 ;
    %load/vec4 v0000023c648ef180_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.74, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.75, 8;
T_12.74 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.75, 8;
 ; End of false expr.
    %blend;
T_12.75;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.76, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.77, 8;
T_12.76 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.77, 8;
 ; End of false expr.
    %blend;
T_12.77;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.12 ;
    %load/vec4 v0000023c648ef680_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.78, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.79, 8;
T_12.78 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.79, 8;
 ; End of false expr.
    %blend;
T_12.79;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.80, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.81, 8;
T_12.80 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.81, 8;
 ; End of false expr.
    %blend;
T_12.81;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.13 ;
    %load/vec4 v0000023c648ed2e0_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.82, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.83, 8;
T_12.82 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.83, 8;
 ; End of false expr.
    %blend;
T_12.83;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.84, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.85, 8;
T_12.84 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.85, 8;
 ; End of false expr.
    %blend;
T_12.85;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.14 ;
    %load/vec4 v0000023c648efb80_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.86, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.87, 8;
T_12.86 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.87, 8;
 ; End of false expr.
    %blend;
T_12.87;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.88, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.89, 8;
T_12.88 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.89, 8;
 ; End of false expr.
    %blend;
T_12.89;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.15 ;
    %load/vec4 v0000023c648efc20_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.90, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.91, 8;
T_12.90 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.91, 8;
 ; End of false expr.
    %blend;
T_12.91;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.92, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.93, 8;
T_12.92 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.93, 8;
 ; End of false expr.
    %blend;
T_12.93;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.16 ;
    %load/vec4 v0000023c648ed380_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.94, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.95, 8;
T_12.94 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.95, 8;
 ; End of false expr.
    %blend;
T_12.95;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ef720_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %xnor/r;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.17 ;
    %load/vec4 v0000023c648efe00_0;
    %assign/vec4 v0000023c648ed060_0, 0;
    %load/vec4 v0000023c648ed060_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.97, 8;
T_12.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.97, 8;
 ; End of false expr.
    %blend;
T_12.97;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ef720_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c648ed060_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_12.98, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.99, 8;
T_12.98 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.99, 8;
 ; End of false expr.
    %blend;
T_12.99;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c648ef360_0, 4, 5;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023c648f3330;
T_13 ;
    %vpi_call 26 26 "$readmemb", "binary.mem", v0000023c648f8550 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000023c648f3330;
T_14 ;
    %wait E_0000023c64841490;
    %delay 5000, 0;
    %load/vec4 v0000023c648f6cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call 26 31 "$readmemb", "binary.mem", v0000023c648f8550 {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000023c648f8eb0_0;
    %load/vec4 v0000023c648f7650_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c648f8550, 0, 4;
    %load/vec4 v0000023c648f78d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000023c648f8550, 4;
    %assign/vec4 v0000023c648f8af0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000023c648f2390;
T_15 ;
    %wait E_0000023c64841490;
    %load/vec4 v0000023c648f75b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000023c648f8910_0;
    %assign/vec4 v0000023c648f69d0_0, 0;
T_15.0 ;
    %load/vec4 v0000023c648f8870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000023c648f69d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000023c648f69d0_0, 0;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000023c648f3650;
T_16 ;
    %wait E_0000023c64841490;
    %delay 6000, 0;
    %load/vec4 v0000023c648f7010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000023c648f7e70_0;
    %assign/vec4 v0000023c648f87d0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000023c648f2e80;
T_17 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023c648ef900_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c648efd60_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0000023c648f2e80;
T_18 ;
    %wait E_0000023c64841490;
    %load/vec4 v0000023c648efcc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.2, 4;
    %load/vec4 v0000023c648efd60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000023c648ef900_0;
    %cmpi/u 2, 0, 3;
    %jmp/0xz  T_18.3, 5;
    %load/vec4 v0000023c648f8b90_0;
    %load/vec4 v0000023c648ef900_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c648f71f0, 0, 4;
    %load/vec4 v0000023c648ef900_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000023c648ef900_0, 0;
    %jmp T_18.4;
T_18.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023c648f71f0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023c648f71f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023c648f8b90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023c648ef9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c648efd60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023c648ef900_0, 0;
T_18.4 ;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000023c648efd60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.5, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648efd60_0, 0;
T_18.5 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000023c648f37e0;
T_19 ;
    %wait E_0000023c64841490;
    %delay 9000, 0;
    %load/vec4 v0000023c648f7330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000023c648f7830_0;
    %load/vec4 v0000023c648f6890_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c648f8410, 0, 4;
    %load/vec4 v0000023c648f7fb0_0;
    %pad/u 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c648f8410, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000023c648f37e0;
T_20 ;
    %wait E_0000023c64841450;
    %load/vec4 v0000023c648f7970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000023c648f84b0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000023c648f8410, 4;
    %assign/vec4 v0000023c648f82d0_0, 0;
    %load/vec4 v0000023c648f7290_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000023c648f8410, 4;
    %assign/vec4 v0000023c648f6a70_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000023c6486ed00;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c648f9bd0_0, 0, 1;
T_21.0 ;
    %delay 30000, 0;
    %load/vec4 v0000023c648f9bd0_0;
    %inv;
    %store/vec4 v0000023c648f9bd0_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_0000023c6486ed00;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c648fa0d0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c648fa0d0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c648fa0d0_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0000023c6486ed00;
T_23 ;
    %vpi_call 2 73 "$monitor", "Time: %0dns | rst: %b | clk: %b | Endereco memoria: %b | dados da memoria: %b | endereco na porta A1: %b | Endereco na porta A2: %b | Endereco na porta A3: %b\012 Saida porta A1: %b | Saida na porta A2: %b | PC_inc_wire = %b | PC_en_wire = %b | state = %d | command word = %b\012 | RRG = %b | IR_load = %b | MAR_instruction = %b | MAR_Load = %b | opcode = %b \012 | Circuit Type = %b | PC_load = %b", $time, v0000023c648fa0d0_0, v0000023c648f9bd0_0, v0000023c648fa490_0, v0000023c648fb430_0, v0000023c648fa990_0, v0000023c648f9310_0, v0000023c648fa7b0_0, v0000023c648f9770_0, v0000023c648f9590_0, v0000023c648fa350_0, v0000023c648fb610_0, v0000023c648facb0_0, v0000023c648f9d10_0, v0000023c648fa030_0, v0000023c648f9b30_0, v0000023c648fac10_0, v0000023c648fa670_0, v0000023c648fb1b0_0, v0000023c648f93b0_0, v0000023c648f98b0_0 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0000023c6486ed00;
T_24 ;
    %vpi_call 2 81 "$dumpfile", "processor_tb.vcd" {0 0 0};
    %vpi_call 2 82 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023c6486ed00 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0000023c6466c090;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c648fa210_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0000023c6466c090;
T_26 ;
    %wait E_0000023c64841c50;
    %load/vec4 v0000023c648faad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c648fa210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c648faa30_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000023c648fa210_0;
    %cmpi/e 499999, 0, 32;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0000023c648faa30_0;
    %inv;
    %assign/vec4 v0000023c648faa30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c648fa210_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0000023c648fa210_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023c648fa210_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 29;
    "N/A";
    "<interactive>";
    "AGM-VTSB.v";
    "./AGM-V.v";
    "./ALU.v";
    "./arithmetic/adder.v";
    "./logic/and_gate.v";
    "./arithmetic/decrement.v";
    "./arithmetic/subtractor.v";
    "./arithmetic/div_module.v";
    "./arithmetic/divisor.v";
    "./arithmetic/increment.v";
    "./arithmetic/shift_left8b.v";
    "./arithmetic/multiplier.v";
    "./logic/nand_gate.v";
    "./logic/nor_gate.v";
    "./logic/not_gate.v";
    "./logic/or_gate.v";
    "./logic/numberroll.v";
    "./arithmetic/shift_right8b.v";
    "./logic/xnor_gate.v";
    "./logic/xor_gate.v";
    "./instructionRegister.v";
    "./MAR.v";
    "./pcCounter.v";
    "./registerFile.v";
    "./RAM.v";
    "./ControlUnit2.v";
    "./temporizador.v";
