// Seed: 3627961950
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign (pull1, weak0) id_1[1] = id_2;
  initial id_1 = id_2;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_3
  );
endmodule
