TimeQuest Timing Analyzer report for CMOS_VIP_HDL_Demo
Fri Aug 15 16:09:12 2014
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk'
 15. Slow 1200mV 85C Model Setup: 'cmos_pclk'
 16. Slow 1200mV 85C Model Setup: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'cmos_pclk'
 19. Slow 1200mV 85C Model Hold: 'clk'
 20. Slow 1200mV 85C Model Hold: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Hold: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Recovery: 'cmos_pclk'
 24. Slow 1200mV 85C Model Recovery: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 25. Slow 1200mV 85C Model Recovery: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'cmos_pclk'
 28. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 29. Slow 1200mV 85C Model Removal: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 85C Model Removal: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'cmos_pclk'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Slow 1200mV 85C Model Metastability Report
 45. Slow 1200mV 0C Model Fmax Summary
 46. Slow 1200mV 0C Model Setup Summary
 47. Slow 1200mV 0C Model Hold Summary
 48. Slow 1200mV 0C Model Recovery Summary
 49. Slow 1200mV 0C Model Removal Summary
 50. Slow 1200mV 0C Model Minimum Pulse Width Summary
 51. Slow 1200mV 0C Model Setup: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Setup: 'clk'
 53. Slow 1200mV 0C Model Setup: 'cmos_pclk'
 54. Slow 1200mV 0C Model Setup: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 55. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Hold: 'cmos_pclk'
 57. Slow 1200mV 0C Model Hold: 'clk'
 58. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 59. Slow 1200mV 0C Model Hold: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Hold: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 61. Slow 1200mV 0C Model Recovery: 'cmos_pclk'
 62. Slow 1200mV 0C Model Recovery: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 63. Slow 1200mV 0C Model Recovery: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 65. Slow 1200mV 0C Model Removal: 'cmos_pclk'
 66. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 67. Slow 1200mV 0C Model Removal: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 68. Slow 1200mV 0C Model Removal: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 74. Setup Times
 75. Hold Times
 76. Clock to Output Times
 77. Minimum Clock to Output Times
 78. Output Enable Times
 79. Minimum Output Enable Times
 80. Output Disable Times
 81. Minimum Output Disable Times
 82. Slow 1200mV 0C Model Metastability Report
 83. Fast 1200mV 0C Model Setup Summary
 84. Fast 1200mV 0C Model Hold Summary
 85. Fast 1200mV 0C Model Recovery Summary
 86. Fast 1200mV 0C Model Removal Summary
 87. Fast 1200mV 0C Model Minimum Pulse Width Summary
 88. Fast 1200mV 0C Model Setup: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Setup: 'clk'
 90. Fast 1200mV 0C Model Setup: 'cmos_pclk'
 91. Fast 1200mV 0C Model Setup: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 92. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 93. Fast 1200mV 0C Model Hold: 'cmos_pclk'
 94. Fast 1200mV 0C Model Hold: 'clk'
 95. Fast 1200mV 0C Model Hold: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
 96. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 97. Fast 1200mV 0C Model Hold: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Recovery: 'cmos_pclk'
 99. Fast 1200mV 0C Model Recovery: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
100. Fast 1200mV 0C Model Recovery: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
101. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
102. Fast 1200mV 0C Model Removal: 'cmos_pclk'
103. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
104. Fast 1200mV 0C Model Removal: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
105. Fast 1200mV 0C Model Removal: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Output Enable Times
116. Minimum Output Enable Times
117. Output Disable Times
118. Minimum Output Disable Times
119. Fast 1200mV 0C Model Metastability Report
120. Multicorner Timing Analysis Summary
121. Setup Times
122. Hold Times
123. Clock to Output Times
124. Minimum Clock to Output Times
125. Board Trace Model Assignments
126. Input Transition Times
127. Signal Integrity Metrics (Slow 1200mv 0c Model)
128. Signal Integrity Metrics (Slow 1200mv 85c Model)
129. Signal Integrity Metrics (Fast 1200mv 0c Model)
130. Setup Transfers
131. Hold Transfers
132. Recovery Transfers
133. Removal Transfers
134. Report TCCS
135. Report RSKM
136. Unconstrained Paths
137. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; CMOS_VIP_HDL_Demo                                   ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE15F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.3%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; VIP_System.sdc ; OK     ; Fri Aug 15 16:09:06 2014 ;
+----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Clock Name                                                              ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                                    ; Targets                                                                     ;
+-------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; altera_reserved_tck                                                     ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                           ; { altera_reserved_tck }                                                     ;
; clk                                                                     ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                           ; { clk }                                                                     ;
; cmos_pclk                                                               ; Base      ; 41.666  ; 24.0 MHz  ; 0.000  ; 20.833 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                           ; { cmos_pclk }                                                               ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -2.500 ; 2.500  ; 50.00      ; 1         ; 2           ; -90.0 ;        ;           ;            ; false    ; clk    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] } ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 41.666  ; 24.0 MHz  ; 0.000  ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] } ;
+-------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                            ;
+------------+-----------------+-------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                              ; Note ;
+------------+-----------------+-------------------------------------------------------------------------+------+
; 66.41 MHz  ; 66.41 MHz       ; altera_reserved_tck                                                     ;      ;
; 112.2 MHz  ; 112.2 MHz       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 129.02 MHz ; 129.02 MHz      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 134.28 MHz ; 134.28 MHz      ; clk                                                                     ;      ;
; 166.81 MHz ; 166.81 MHz      ; cmos_pclk                                                               ;      ;
+------------+-----------------+-------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                              ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; -5.650 ; -11.159       ;
; clk                                                                     ; -1.479 ; -9.154        ;
; cmos_pclk                                                               ; -0.841 ; -1.325        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 6.183  ; 0.000         ;
; altera_reserved_tck                                                     ; 42.471 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                               ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; cmos_pclk                                                               ; -1.979 ; -3.692        ;
; clk                                                                     ; -0.480 ; -0.781        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.454  ; 0.000         ;
; altera_reserved_tck                                                     ; 0.455  ; 0.000         ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.455  ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                           ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; cmos_pclk                                                               ; -1.688 ; -219.903      ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.796  ; 0.000         ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 5.890  ; 0.000         ;
; altera_reserved_tck                                                     ; 48.024 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                           ;
+-------------------------------------------------------------------------+-------+---------------+
; Clock                                                                   ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------+-------+---------------+
; cmos_pclk                                                               ; 0.076 ; 0.000         ;
; altera_reserved_tck                                                     ; 1.345 ; 0.000         ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 3.090 ; 0.000         ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.189 ; 0.000         ;
+-------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.698  ; 0.000         ;
; clk                                                                     ; 9.679  ; 0.000         ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 19.699 ; 0.000         ;
; cmos_pclk                                                               ; 20.516 ; 0.000         ;
; altera_reserved_tck                                                     ; 49.478 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                      ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; -5.650 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[3]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.816     ; 2.777      ;
; -5.509 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[8]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.815     ; 2.637      ;
; -5.335 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[0]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.816     ; 2.462      ;
; -5.329 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[7]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.815     ; 2.457      ;
; -5.326 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[5]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.815     ; 2.454      ;
; -5.321 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[2]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.816     ; 2.448      ;
; -5.154 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[9]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.815     ; 2.282      ;
; -5.082 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[4]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.816     ; 2.209      ;
; -4.462 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[1]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.816     ; 1.589      ;
; -4.139 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[6]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.815     ; 1.267      ;
; 2.249  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.672      ;
; 2.251  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.670      ;
; 2.260  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.661      ;
; 2.262  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.659      ;
; 2.449  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.472      ;
; 2.451  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.470      ;
; 2.451  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.470      ;
; 2.453  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.468      ;
; 2.458  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.463      ;
; 2.459  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.462      ;
; 2.462  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.459      ;
; 2.464  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.457      ;
; 2.469  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.452      ;
; 2.470  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.451      ;
; 2.651  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.270      ;
; 2.653  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.268      ;
; 2.658  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.263      ;
; 2.659  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.262      ;
; 2.736  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.188      ;
; 2.736  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.188      ;
; 2.736  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.188      ;
; 2.736  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.188      ;
; 2.753  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_sdat_out                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.170      ;
; 2.758  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.169      ;
; 2.758  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[2]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.169      ;
; 2.758  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[3]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.169      ;
; 2.758  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.169      ;
; 2.790  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.133      ;
; 2.790  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.133      ;
; 2.790  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.133      ;
; 2.790  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.133      ;
; 2.812  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.114      ;
; 2.812  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[2]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.114      ;
; 2.812  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[3]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.114      ;
; 2.812  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.114      ;
; 2.945  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.976      ;
; 2.945  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_sdat_out                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.977      ;
; 2.978  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.945      ;
; 2.978  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.945      ;
; 2.978  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.945      ;
; 2.978  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.945      ;
; 2.982  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.940      ;
; 2.982  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.940      ;
; 2.982  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.940      ;
; 2.982  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.940      ;
; 2.992  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.931      ;
; 2.994  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.929      ;
; 2.999  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.924      ;
; 3.000  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.923      ;
; 3.000  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.926      ;
; 3.000  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[2]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.926      ;
; 3.000  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[3]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.926      ;
; 3.000  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.926      ;
; 3.004  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.921      ;
; 3.004  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[2]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.921      ;
; 3.004  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[3]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.921      ;
; 3.004  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.921      ;
; 3.098  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[18]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.815      ;
; 3.098  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[21]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.815      ;
; 3.098  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[12]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.815      ;
; 3.098  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[13]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.815      ;
; 3.098  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[14]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.815      ;
; 3.098  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[15]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.815      ;
; 3.098  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[16]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.815      ;
; 3.098  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[17]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.815      ;
; 3.098  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[19]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.815      ;
; 3.127  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_sdat_out                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.795      ;
; 3.132  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[20]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.785      ;
; 3.132  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[8]                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.785      ;
; 3.132  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[9]                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.785      ;
; 3.132  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[10]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.785      ;
; 3.132  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[11]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.785      ;
; 3.137  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.783      ;
; 3.159  ; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[1]                                                                                                       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.764      ;
; 3.164  ; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[1]                                                                                                       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.759      ;
; 3.164  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.758      ;
; 3.164  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.758      ;
; 3.164  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.758      ;
; 3.164  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.758      ;
; 3.184  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.738      ;
; 3.186  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.739      ;
; 3.186  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[2]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.739      ;
; 3.186  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[3]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.739      ;
; 3.186  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.739      ;
; 3.186  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.736      ;
; 3.191  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.731      ;
; 3.192  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.730      ;
; 3.206  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[0]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.717      ;
; 3.206  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[0]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.717      ;
; 3.206  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[0]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.717      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                             ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.479 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.089     ; 1.373      ;
; -1.476 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.089     ; 1.370      ;
; -1.475 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                   ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.089     ; 1.369      ;
; -1.474 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                   ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.089     ; 1.368      ;
; -1.444 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.089     ; 1.338      ;
; -1.443 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                   ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.089     ; 1.337      ;
; -1.382 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.089     ; 1.276      ;
; -1.381 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.089     ; 1.275      ;
; -1.381 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                   ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.089     ; 1.275      ;
; -1.377 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                   ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.089     ; 1.271      ;
; -1.353 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.089     ; 1.247      ;
; -1.352 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                   ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.089     ; 1.246      ;
; -0.248 ; cmos_pclk                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                   ; cmos_pclk                                                               ; clk         ; 0.001        ; 2.715      ; 2.945      ;
; -0.174 ; cmos_pclk                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                   ; cmos_pclk                                                               ; clk         ; 0.002        ; 2.715      ; 2.872      ;
; -0.115 ; cmos_pclk                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                ; cmos_pclk                                                               ; clk         ; 0.001        ; 2.715      ; 2.812      ;
; 0.010  ; cmos_pclk                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                ; cmos_pclk                                                               ; clk         ; 0.002        ; 2.715      ; 2.688      ;
; 6.947  ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.230      ; 5.204      ;
; 6.949  ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.230      ; 5.202      ;
; 12.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 7.371      ;
; 12.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 7.232      ;
; 12.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 7.128      ;
; 12.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.074     ; 7.080      ;
; 12.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.074     ; 7.057      ;
; 12.897 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 7.028      ;
; 12.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 7.002      ;
; 12.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.078     ; 6.990      ;
; 12.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.969      ;
; 12.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.951      ;
; 12.977 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.948      ;
; 12.998 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[0]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.926      ;
; 12.998 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[1]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.926      ;
; 12.998 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[2]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.926      ;
; 12.998 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[3]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.926      ;
; 12.998 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[4]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.926      ;
; 12.998 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[5]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.926      ;
; 12.998 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[6]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.926      ;
; 12.998 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[7]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.926      ;
; 12.998 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[8]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.926      ;
; 12.998 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[9]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.926      ;
; 12.998 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[10]                                                                                                               ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.926      ;
; 12.998 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[11]                                                                                                               ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.926      ;
; 13.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.924      ;
; 13.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.074     ; 6.923      ;
; 13.036 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.889      ;
; 13.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[15]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.876      ;
; 13.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.857      ;
; 13.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.836      ;
; 13.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.837      ;
; 13.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.829      ;
; 13.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; clk                                                                     ; clk         ; 20.000       ; -0.078     ; 6.802      ;
; 13.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.796      ;
; 13.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.073     ; 6.789      ;
; 13.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.785      ;
; 13.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.768      ;
; 13.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.074     ; 6.763      ;
; 13.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.756      ;
; 13.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.748      ;
; 13.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[13] ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.744      ;
; 13.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.074     ; 6.739      ;
; 13.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.073     ; 6.738      ;
; 13.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.073     ; 6.737      ;
; 13.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.730      ;
; 13.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.726      ;
; 13.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.718      ;
; 13.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.074     ; 6.719      ;
; 13.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.715      ;
; 13.214 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; clk                                                                     ; clk         ; 20.000       ; -0.074     ; 6.713      ;
; 13.214 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; clk                                                                     ; clk         ; 20.000       ; -0.073     ; 6.714      ;
; 13.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; clk                                                                     ; clk         ; 20.000       ; -0.078     ; 6.692      ;
; 13.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; clk                                                                     ; clk         ; 20.000       ; -0.078     ; 6.682      ;
; 13.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; clk                                                                     ; clk         ; 20.000       ; -0.074     ; 6.678      ;
; 13.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.666      ;
; 13.260 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; clk                                                                     ; clk         ; 20.000       ; -0.078     ; 6.663      ;
; 13.260 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; clk                                                                     ; clk         ; 20.000       ; -0.078     ; 6.663      ;
; 13.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.659      ;
; 13.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[13] ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.659      ;
; 13.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; clk                                                                     ; clk         ; 20.000       ; -0.078     ; 6.654      ;
; 13.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; clk                                                                     ; clk         ; 20.000       ; -0.073     ; 6.659      ;
; 13.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.074     ; 6.652      ;
; 13.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.647      ;
; 13.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.641      ;
; 13.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.073     ; 6.639      ;
; 13.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.633      ;
; 13.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.073     ; 6.632      ;
; 13.311 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[0]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.613      ;
; 13.311 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[1]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.613      ;
; 13.311 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[2]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.613      ;
; 13.311 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[3]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.613      ;
; 13.311 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[4]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.613      ;
; 13.311 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[5]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.613      ;
; 13.311 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[6]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.613      ;
; 13.311 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[7]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.613      ;
; 13.311 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[8]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.613      ;
; 13.311 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[9]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.613      ;
; 13.311 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[10]                                                                                                               ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.613      ;
; 13.311 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[11]                                                                                                               ; clk                                                                     ; clk         ; 20.000       ; -0.077     ; 6.613      ;
; 13.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; clk                                                                     ; clk         ; 20.000       ; -0.076     ; 6.614      ;
; 13.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; clk                                                                     ; clk         ; 20.000       ; -0.078     ; 6.607      ;
; 13.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.074     ; 6.608      ;
; 13.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; clk                                                                     ; clk         ; 20.000       ; -0.074     ; 6.607      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                       ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.841 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[0]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.220      ; 2.974      ;
; -0.675 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[2]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.220      ; 2.808      ;
; -0.629 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[3]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.220      ; 2.762      ;
; -0.484 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[9]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.219      ; 2.616      ;
; -0.441 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[4]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.220      ; 2.574      ;
; -0.356 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[5]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.219      ; 2.488      ;
; -0.324 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[8]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.219      ; 2.456      ;
; -0.304 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[7]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.219      ; 2.436      ;
; -0.147 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[1]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.220      ; 2.280      ;
; -0.026 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[6]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.220      ; 2.159      ;
; 35.671 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.101     ; 5.895      ;
; 35.677 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.084     ; 5.906      ;
; 35.699 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.101     ; 5.867      ;
; 35.705 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.084     ; 5.878      ;
; 35.975 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.084     ; 5.608      ;
; 36.003 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.084     ; 5.580      ;
; 36.043 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.542      ;
; 36.043 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.542      ;
; 36.071 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.101     ; 5.495      ;
; 36.093 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.492      ;
; 36.093 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.492      ;
; 36.099 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.101     ; 5.467      ;
; 36.112 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[3]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.475      ;
; 36.112 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[4]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.475      ;
; 36.112 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[2]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.475      ;
; 36.112 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[1]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.475      ;
; 36.112 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[5]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.475      ;
; 36.112 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[0]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.475      ;
; 36.130 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[3]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.457      ;
; 36.130 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[4]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.457      ;
; 36.130 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[2]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.457      ;
; 36.130 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.457      ;
; 36.130 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[5]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.457      ;
; 36.130 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[0]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.457      ;
; 36.130 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[0]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.457      ;
; 36.195 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.101     ; 5.371      ;
; 36.201 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.084     ; 5.382      ;
; 36.246 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.101     ; 5.320      ;
; 36.252 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.084     ; 5.331      ;
; 36.303 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[0]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.284      ;
; 36.335 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[3]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.250      ;
; 36.335 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[2]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.250      ;
; 36.335 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[4]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.250      ;
; 36.335 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[1]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.250      ;
; 36.335 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[5]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.250      ;
; 36.335 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.250      ;
; 36.335 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.250      ;
; 36.451 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[3]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.136      ;
; 36.451 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[4]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.136      ;
; 36.451 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[2]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.136      ;
; 36.451 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[1]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.136      ;
; 36.451 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[5]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.136      ;
; 36.451 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[0]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 5.136      ;
; 36.472 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[3]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.113      ;
; 36.472 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[2]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.113      ;
; 36.472 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[4]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.113      ;
; 36.472 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[1]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.113      ;
; 36.472 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[6]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.113      ;
; 36.472 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[5]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.113      ;
; 36.472 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[7]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.113      ;
; 36.472 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[7]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.113      ;
; 36.472 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[6]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 5.113      ;
; 36.499 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.084     ; 5.084      ;
; 36.550 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.084     ; 5.033      ;
; 36.595 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.101     ; 4.971      ;
; 36.639 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 4.946      ;
; 36.639 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 4.946      ;
; 36.646 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.101     ; 4.920      ;
; 36.703 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 4.882      ;
; 36.703 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 4.882      ;
; 36.708 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[3]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 4.879      ;
; 36.708 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[4]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 4.879      ;
; 36.708 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[2]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 4.879      ;
; 36.708 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[1]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 4.879      ;
; 36.708 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[5]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 4.879      ;
; 36.708 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[0]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 4.879      ;
; 36.726 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[3]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 4.861      ;
; 36.726 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[4]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 4.861      ;
; 36.726 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[2]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 4.861      ;
; 36.726 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 4.861      ;
; 36.726 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[5]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 4.861      ;
; 36.726 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[0]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 4.861      ;
; 36.726 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[0]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.080     ; 4.861      ;
; 36.804 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[9]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.096     ; 4.767      ;
; 36.804 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[7]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.096     ; 4.767      ;
; 36.804 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[6]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.096     ; 4.767      ;
; 36.804 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[5]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.096     ; 4.767      ;
; 36.804 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[8]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.096     ; 4.767      ;
; 36.808 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[3]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 4.777      ;
; 36.808 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[2]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 4.777      ;
; 36.808 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[4]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 4.777      ;
; 36.808 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[1]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 4.777      ;
; 36.808 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[0]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 4.777      ;
; 36.808 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[5]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 4.777      ;
; 36.808 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 4.777      ;
; 36.808 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.082     ; 4.777      ;
; 36.810 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[9]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.079     ; 4.778      ;
; 36.810 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[7]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.079     ; 4.778      ;
; 36.810 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[6]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.079     ; 4.778      ;
; 36.810 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[5]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.079     ; 4.778      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                       ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 6.183  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.637      ;
; 6.341  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[9] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.479      ;
; 6.727  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 3.095      ;
; 6.861  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 2.961      ;
; 6.893  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 2.929      ;
; 6.932  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 2.890      ;
; 7.344  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 2.467      ;
; 7.363  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 2.448      ;
; 7.790  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 2.021      ;
; 8.091  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 1.720      ;
; 31.087 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.850      ;
; 31.140 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.797      ;
; 31.285 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.652      ;
; 31.338 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.599      ;
; 31.357 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.580      ;
; 31.410 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.527      ;
; 31.529 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.408      ;
; 31.552 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.385      ;
; 31.552 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.385      ;
; 31.579 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.358      ;
; 31.582 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.355      ;
; 31.591 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.346      ;
; 31.605 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.332      ;
; 31.605 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.332      ;
; 31.635 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.302      ;
; 31.647 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.290      ;
; 31.654 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.283      ;
; 31.680 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.257      ;
; 31.698 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.239      ;
; 31.707 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.230      ;
; 31.717 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.220      ;
; 31.735 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.202      ;
; 31.736 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.201      ;
; 31.749 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.188      ;
; 31.788 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.149      ;
; 31.896 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.041      ;
; 31.906 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.031      ;
; 31.915 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.022      ;
; 31.928 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 8.009      ;
; 31.946 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.991      ;
; 31.947 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.990      ;
; 31.959 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.978      ;
; 31.968 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.969      ;
; 31.973 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.964      ;
; 31.984 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.953      ;
; 31.987 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.950      ;
; 31.999 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.938      ;
; 32.019 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.918      ;
; 32.026 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.911      ;
; 32.050 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.887      ;
; 32.106 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.831      ;
; 32.106 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.831      ;
; 32.117 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.820      ;
; 32.120 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.817      ;
; 32.140 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.797      ;
; 32.159 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.778      ;
; 32.162 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.775      ;
; 32.163 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.774      ;
; 32.163 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.774      ;
; 32.170 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.767      ;
; 32.176 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.761      ;
; 32.182 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.755      ;
; 32.182 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.755      ;
; 32.191 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.746      ;
; 32.214 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.723      ;
; 32.214 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.723      ;
; 32.216 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 7.692      ;
; 32.216 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 7.692      ;
; 32.216 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 7.692      ;
; 32.232 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.705      ;
; 32.235 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.702      ;
; 32.247 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.690      ;
; 32.250 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.687      ;
; 32.254 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.683      ;
; 32.262 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.675      ;
; 32.265 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.672      ;
; 32.265 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.672      ;
; 32.267 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.254      ; 8.035      ;
; 32.277 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.660      ;
; 32.284 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.653      ;
; 32.288 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.649      ;
; 32.307 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.630      ;
; 32.316 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.621      ;
; 32.334 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 7.602      ;
; 32.334 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 7.602      ;
; 32.336 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.601      ;
; 32.346 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.591      ;
; 32.351 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.586      ;
; 32.365 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.572      ;
; 32.366 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.571      ;
; 32.397 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.540      ;
; 32.414 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 7.494      ;
; 32.414 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 7.494      ;
; 32.414 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 7.494      ;
; 32.415 ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.522      ;
; 32.429 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.508      ;
; 32.465 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.254      ; 7.837      ;
; 32.471 ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 7.466      ;
; 32.486 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 7.422      ;
; 32.486 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 7.422      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 7.691      ;
; 42.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 7.643      ;
; 42.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 7.522      ;
; 42.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 7.537      ;
; 42.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 7.310      ;
; 42.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 7.232      ;
; 42.943 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 7.191      ;
; 43.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 7.030      ;
; 43.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 6.907      ;
; 43.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 6.493      ;
; 43.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 6.451      ;
; 44.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 6.123      ;
; 44.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 5.878      ;
; 44.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 5.812      ;
; 44.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 5.639      ;
; 45.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 4.761      ;
; 45.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 4.477      ;
; 46.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 4.117      ;
; 46.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 4.072      ;
; 46.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.916      ;
; 46.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 3.704      ;
; 46.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 3.508      ;
; 46.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.259      ;
; 48.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 1.887      ;
; 91.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a10~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.408     ; 8.405      ;
; 91.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a26~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.403     ; 8.175      ;
; 91.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.421     ; 8.124      ;
; 91.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a1~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 8.028      ;
; 91.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a28~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.405     ; 8.004      ;
; 91.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a13~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.391     ; 7.822      ;
; 91.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a3~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.422     ; 7.739      ;
; 91.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a18~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.418     ; 7.655      ;
; 92.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a4~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.414     ; 7.568      ;
; 92.105 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a27~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.389     ; 7.507      ;
; 92.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.418     ; 7.208      ;
; 92.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.403     ; 7.155      ;
; 92.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a11~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.383     ; 7.162      ;
; 92.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a32~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.393     ; 7.141      ;
; 92.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a8~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.393     ; 7.051      ;
; 92.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a2~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.414     ; 7.017      ;
; 92.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a34~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.407     ; 7.012      ;
; 92.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.393     ; 7.005      ;
; 92.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a15~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.420     ; 6.842      ;
; 92.742 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a38~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.389     ; 6.870      ;
; 92.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a39~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.384     ; 6.808      ;
; 92.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.397     ; 6.773      ;
; 92.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.396     ; 6.763      ;
; 92.875 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a21~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.392     ; 6.734      ;
; 92.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.409     ; 6.702      ;
; 92.918 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a7~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.407     ; 6.676      ;
; 92.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a31~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.391     ; 6.677      ;
; 93.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 6.577      ;
; 93.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.396     ; 6.548      ;
; 93.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a16~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.384     ; 6.518      ;
; 93.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a20~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.391     ; 6.466      ;
; 93.232 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.408     ; 6.361      ;
; 93.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a35~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.389     ; 6.357      ;
; 93.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a33~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.391     ; 6.353      ;
; 93.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a37~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.422     ; 6.282      ;
; 93.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.393     ; 6.307      ;
; 93.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a6~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 6.155      ;
; 93.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.391     ; 5.932      ;
; 93.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a5~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.392     ; 5.861      ;
; 93.781 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 6.508      ;
; 93.782 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.237      ; 6.503      ;
; 93.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 6.498      ;
; 93.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.110      ;
; 93.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.110      ;
; 93.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.110      ;
; 93.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.110      ;
; 93.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 6.478      ;
; 93.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.077      ;
; 93.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 5.727      ;
; 93.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.013      ;
; 93.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.923      ;
; 94.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.888      ;
; 94.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.888      ;
; 94.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.888      ;
; 94.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.888      ;
; 94.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.888      ;
; 94.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.888      ;
; 94.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.847      ;
; 94.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.847      ;
; 94.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.847      ;
; 94.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.847      ;
; 94.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.847      ;
; 94.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.847      ;
; 94.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.792      ;
; 94.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.792      ;
; 94.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.792      ;
; 94.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.792      ;
; 94.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.800      ;
; 94.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.800      ;
; 94.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.800      ;
; 94.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.800      ;
; 94.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.800      ;
; 94.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.800      ;
; 94.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.740      ;
; 94.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.696      ;
; 94.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.677      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.979 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[6]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.816      ; 1.129      ;
; -1.713 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[1]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.816      ; 1.395      ;
; -1.352 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[9]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.815      ; 1.755      ;
; -1.220 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[7]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.815      ; 1.887      ;
; -1.201 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[4]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.816      ; 1.907      ;
; -1.172 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[8]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.815      ; 1.935      ;
; -1.126 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[5]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.815      ; 1.981      ;
; -1.002 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[2]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.816      ; 2.106      ;
; -0.863 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[0]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.816      ; 2.245      ;
; -0.832 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[3]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.816      ; 2.276      ;
; 0.416  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[2]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_address_reg0                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.473      ; 1.143      ;
; 0.426  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[1]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.472      ; 1.152      ;
; 0.430  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[4]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.472      ; 1.156      ;
; 0.436  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_datain_reg0  ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.480      ; 1.170      ;
; 0.443  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.476      ; 1.173      ;
; 0.444  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[3]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_address_reg0                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.473      ; 1.171      ;
; 0.454  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.746      ;
; 0.456  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.477      ; 1.187      ;
; 0.456  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.476      ; 1.186      ;
; 0.457  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[2]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.472      ; 1.183      ;
; 0.458  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[4]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_address_reg0                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.473      ; 1.185      ;
; 0.467  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                                                                                                                             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                                                                                                                                                       ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.758      ;
; 0.475  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.477      ; 1.206      ;
; 0.486  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[3]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.472      ; 1.212      ;
; 0.487  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.477      ; 1.218      ;
; 0.487  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.476      ; 1.217      ;
; 0.490  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.477      ; 1.221      ;
; 0.490  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.476      ; 1.220      ;
; 0.495  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.477      ; 1.226      ;
; 0.495  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.476      ; 1.225      ;
; 0.499  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.477      ; 1.230      ;
; 0.499  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.476      ; 1.229      ;
; 0.501  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[0]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[1]                                                                                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.793      ;
; 0.502  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[4]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[4]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[1]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[1]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[1]                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]                                                                                                                                                                                                                   ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.794      ;
; 0.503  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.000                                                                                                                                                                                                       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.001                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.794      ;
; 0.504  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit3                                                                                                                                                                                               ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit4                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.796      ;
; 0.506  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[0]                                                                                                                                                                                               ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[1]                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.797      ;
; 0.527  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.818      ;
; 0.544  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[0]                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.835      ;
; 0.545  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                                                                                                                                                                        ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.836      ;
; 0.554  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.845      ;
; 0.554  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.845      ;
; 0.569  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[2]                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.860      ;
; 0.645  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[4]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[4]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.937      ;
; 0.645  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit3                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.937      ;
; 0.647  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit2                                                                                                                                                                                               ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit4                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.939      ;
; 0.649  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.941      ;
; 0.649  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.941      ;
; 0.654  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                                                                                                                                                                        ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.945      ;
; 0.655  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit2                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.947      ;
; 0.658  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                                                                                                                                                                        ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.949      ;
; 0.676  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                                                                                                                                                                        ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.967      ;
; 0.696  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[7]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[7]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.988      ;
; 0.700  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]                                                                                                                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[1]                                                                                                                                                                                                                   ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.992      ;
; 0.701  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[2]                                                                                                                                                                                               ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[3]                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 0.992      ;
; 0.702  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[6]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[6]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.994      ;
; 0.703  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit1                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 0.995      ;
; 0.709  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit2                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 1.001      ;
; 0.711  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[7]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[7]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 1.003      ;
; 0.711  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit3                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 1.003      ;
; 0.721  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                                                                                                                                                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.078      ; 1.011      ;
; 0.724  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[5]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[5]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 1.016      ;
; 0.725  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[2]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[2]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 1.017      ;
; 0.729  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[1]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_address_reg0                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.473      ; 1.456      ;
; 0.729  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[6]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[6]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 1.021      ;
; 0.742  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[3]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[3]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 1.034      ;
; 0.742  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[5]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[5]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 1.034      ;
; 0.742  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[2]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[2]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 1.034      ;
; 0.744  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                                                                                                                                              ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 1.035      ;
; 0.745  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                                                                                                                                              ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 1.036      ;
; 0.746  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.000                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.101                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 1.037      ;
; 0.747  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.011                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 1.038      ;
; 0.748  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[4]                                                                                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 1.039      ;
; 0.750  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[1]                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 1.041      ;
; 0.750  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.100                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 1.041      ;
; 0.751  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 1.043      ;
; 0.752  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[6]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.466      ; 1.472      ;
; 0.752  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 1.044      ;
; 0.753  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.011                                                                                                                                                                                                       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.100                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 1.044      ;
; 0.759  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[3]                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.079      ; 1.050      ;
; 0.763  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[6]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[6]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 1.055      ;
; 0.764  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[7]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[7]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 1.056      ;
; 0.770  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.080      ; 1.062      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.480 ; cmos_pclk                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; cmos_pclk    ; clk         ; 0.000        ; 2.820      ; 2.592      ;
; -0.369 ; cmos_pclk                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; cmos_pclk    ; clk         ; -0.001       ; 2.820      ; 2.702      ;
; -0.301 ; cmos_pclk                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; 0.000        ; 2.820      ; 2.771      ;
; -0.240 ; cmos_pclk                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; -0.001       ; 2.820      ; 2.831      ;
; 0.435  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.479      ; 1.168      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.481  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.473      ; 1.208      ;
; 0.486  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.080      ; 0.778      ;
; 0.495  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.473      ; 1.222      ;
; 0.501  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.793      ;
; 0.501  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.793      ;
; 0.501  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.793      ;
; 0.501  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.793      ;
; 0.502  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.793      ;
; 0.503  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.794      ;
; 0.503  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.794      ;
; 0.503  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.794      ;
; 0.504  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.795      ;
; 0.504  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.795      ;
; 0.504  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.795      ;
; 0.505  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.797      ;
; 0.527  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.819      ;
; 0.528  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.820      ;
; 0.528  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.820      ;
; 0.528  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.820      ;
; 0.528  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.079      ; 0.819      ;
; 0.529  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.821      ;
; 0.529  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.821      ;
; 0.529  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.821      ;
; 0.529  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.079      ; 0.820      ;
; 0.530  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.822      ;
; 0.586  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[15]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.878      ;
; 0.637  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.079      ; 0.928      ;
; 0.638  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.079      ; 0.929      ;
; 0.692  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.478      ; 1.424      ;
; 0.696  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.989      ;
; 0.700  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.992      ;
; 0.701  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.992      ;
; 0.702  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.994      ;
; 0.707  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.999      ;
; 0.708  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.079      ; 0.999      ;
; 0.709  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.079      ; 1.000      ;
; 0.718  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.010      ;
; 0.718  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.479      ; 1.451      ;
; 0.725  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.017      ;
; 0.725  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[13]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[13]                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.017      ;
; 0.725  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[14]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[14]                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.079      ; 1.016      ;
; 0.729  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.473      ; 1.456      ;
; 0.738  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.484      ; 1.476      ;
; 0.740  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.085      ; 1.037      ;
; 0.742  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[9]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[9]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.035      ;
; 0.742  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.079      ; 1.033      ;
; 0.743  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.079      ; 1.034      ;
; 0.744  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[1]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[1]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.745  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[3]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[3]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[15]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[15]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.037      ;
; 0.746  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[2]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[2]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[5]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[5]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.747  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[6]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[6]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[14]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[14]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.039      ;
; 0.748  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[16]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[16]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.040      ;
; 0.748  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.040      ;
; 0.749  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[11]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[11]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.749  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.041      ;
; 0.756  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[18]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[18]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.048      ;
; 0.761  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[7]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[7]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.765  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[4]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[4]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[8]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[8]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[19]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[19]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; 0.000        ; 0.120      ; 1.137      ;
; 0.766  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                         ; cmos_pclk    ; clk         ; 0.000        ; 0.120      ; 1.138      ;
; 0.767  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[20]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[20]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.770  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[0]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[0]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.063      ;
; 0.770  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[17]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[17]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.062      ;
; 0.770  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.476      ; 1.500      ;
; 0.771  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[10]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[10]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.064      ;
; 0.771  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.064      ;
; 0.773  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[21]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[21]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.065      ;
; 0.774  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[23]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[23]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.066      ;
; 0.775  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[22]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[22]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.067      ;
; 0.780  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.477      ; 1.511      ;
; 0.788  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; 0.000        ; 0.120      ; 1.160      ;
; 0.792  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; 0.000        ; 0.120      ; 1.164      ;
; 0.793  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ; cmos_pclk    ; clk         ; 0.000        ; 0.120      ; 1.165      ;
; 0.793  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                         ; cmos_pclk    ; clk         ; 0.000        ; 0.120      ; 1.165      ;
; 0.804  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.473      ; 1.531      ;
; 0.814  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.464      ; 1.532      ;
; 0.818  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.479      ; 1.551      ;
; 0.823  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.477      ; 1.554      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; Sdram_Control_2Port:u_Sdram_Control_2Port|IN_REQ                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|IN_REQ                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[0]                                                                                                                                     ; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[0]                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[0]                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_write                                                                                                                ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_write                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_read                                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_read                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_rw                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|oe1                                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|oe1                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[19]                                                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[19]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[20]                                                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[20]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mLENGTH[8]                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|mLENGTH[8]                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[0]                                                                                                                                    ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[0]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Write                                                                                                                                    ; Sdram_Control_2Port:u_Sdram_Control_2Port|Write                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR_DONE                                                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR_DONE                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR                                                                                                                                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD_DONE                                                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD_DONE                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD                                                                                                                                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|OUT_VALID                                                                                                                                ; Sdram_Control_2Port:u_Sdram_Control_2Port|OUT_VALID                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[18]                                                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[18]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[20]                                                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[20]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[21]                                                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[21]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack1                                                                                                                                         ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack1                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                                                         ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack2                                                                                                                                         ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack2                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack                                                                                                                                          ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack                                                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; led_74595_driver:u_led_74595_driver|delay_cnt[1]                                                                                                                                   ; led_74595_driver:u_led_74595_driver|delay_cnt[1]                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; led_74595_driver:u_led_74595_driver|led_cnt[1]                                                                                                                                     ; led_74595_driver:u_led_74595_driver|led_cnt[1]                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; led_74595_driver:u_led_74595_driver|led_cnt[2]                                                                                                                                     ; led_74595_driver:u_led_74595_driver|led_cnt[2]                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; led_74595_driver:u_led_74595_driver|shift_state                                                                                                                                    ; led_74595_driver:u_led_74595_driver|shift_state                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; led_74595_driver:u_led_74595_driver|delay_cnt[2]                                                                                                                                   ; led_74595_driver:u_led_74595_driver|delay_cnt[2]                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|REF_ACK                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|REF_REQ                                                                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CM_ACK                                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.467 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_load_mode                                                                                                            ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_load_mode                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_precharge                                                                                                            ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_precharge                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Read                                                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|Read                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.468 ; led_74595_driver:u_led_74595_driver|delay_cnt[0]                                                                                                                                   ; led_74595_driver:u_led_74595_driver|delay_cnt[0]                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.758      ;
; 0.468 ; led_74595_driver:u_led_74595_driver|led_cnt[0]                                                                                                                                     ; led_74595_driver:u_led_74595_driver|led_cnt[0]                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.758      ;
; 0.468 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|CMD_ACK                                                                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.758      ;
; 0.486 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.777      ;
; 0.492 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[10]                                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.783      ;
; 0.494 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.785      ;
; 0.494 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.785      ;
; 0.495 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.786      ;
; 0.495 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.786      ;
; 0.502 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[14]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[6]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[6]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[6]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[16]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[8]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[11]                                                                                                                  ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[11]                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.793      ;
; 0.504 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[21]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|BA[1]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|BA[1]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|BA[1]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[12]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[4]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[15]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[7]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[7]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[7]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|CMD_ACK                                                                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.794      ;
; 0.505 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|WE_N                                                                                                                    ; Sdram_Control_2Port:u_Sdram_Control_2Port|WE_N                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|BA[0]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|BA[0]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[8]                                                                                                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[0]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[4]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[4]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[10]                                                                                                                  ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[10]                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.796      ;
; 0.506 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[9]                                                                                                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[1]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[5]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[5]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.797      ;
; 0.510 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|oe1                                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.801      ;
; 0.512 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.803      ;
; 0.535 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.826      ;
; 0.536 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[8]                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.827      ;
; 0.628 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.919      ;
; 0.630 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.920      ;
; 0.632 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.923      ;
; 0.634 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.925      ;
; 0.640 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.931      ;
; 0.640 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.931      ;
; 0.642 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.933      ;
; 0.643 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.934      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.776      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.783      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.786      ;
; 0.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.787      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.797      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.800      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.800      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.802      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.802      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.802      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.803      ;
; 0.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.804      ;
; 0.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.803      ;
; 0.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.803      ;
; 0.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.803      ;
; 0.513 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.804      ;
; 0.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.804      ;
; 0.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.804      ;
; 0.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.804      ;
; 0.514 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.805      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a6~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 1.164      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.810      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|address_reg_b[2]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.809      ;
; 0.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.811      ;
; 0.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.811      ;
; 0.521 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.812      ;
; 0.521 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|address_reg_b[2]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.811      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|address_reg_b[2]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.812      ;
; 0.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.819      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.819      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.819      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.820      ;
; 0.530 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.821      ;
; 0.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.821      ;
; 0.531 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.821      ;
; 0.531 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.821      ;
; 0.531 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.821      ;
; 0.534 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.824      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.833      ;
; 0.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.835      ;
; 0.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.836      ;
; 0.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.850      ;
; 0.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.862      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.865      ;
; 0.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.926      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.934      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.934      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.934      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                       ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.485 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.776      ;
; 0.518 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.809      ;
; 0.518 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.809      ;
; 0.530 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.821      ;
; 0.536 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.827      ;
; 0.538 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 1.185      ;
; 0.547 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 1.194      ;
; 0.553 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.844      ;
; 0.556 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 1.203      ;
; 0.556 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 1.203      ;
; 0.596 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 1.243      ;
; 0.627 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.918      ;
; 0.666 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.957      ;
; 0.671 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.962      ;
; 0.687 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.977      ;
; 0.712 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.003      ;
; 0.714 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.005      ;
; 0.714 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.005      ;
; 0.714 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.005      ;
; 0.719 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[6]                          ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.188      ; 1.139      ;
; 0.745 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.036      ;
; 0.748 ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.038      ;
; 0.749 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.039      ;
; 0.750 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.040      ;
; 0.755 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.046      ;
; 0.763 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.054      ;
; 0.765 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.055      ;
; 0.766 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.056      ;
; 0.766 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.059      ;
; 0.769 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.059      ;
; 0.774 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.064      ;
; 0.776 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.067      ;
; 0.777 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.067      ;
; 0.780 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.070      ;
; 0.784 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.074      ;
; 0.795 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.086      ;
; 0.845 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.136      ;
; 0.867 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.392      ; 1.513      ;
; 0.892 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.392      ; 1.538      ;
; 0.900 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 1.547      ;
; 0.900 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.191      ;
; 0.902 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.392      ; 1.548      ;
; 0.915 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.206      ;
; 0.958 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.249      ;
; 0.962 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.253      ;
; 0.977 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.392      ; 1.623      ;
; 0.990 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.281      ;
; 1.023 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.314      ;
; 1.032 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.323      ;
; 1.032 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.323      ;
; 1.045 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[1]                          ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.188      ; 1.465      ;
; 1.052 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.343      ;
; 1.071 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.362      ;
; 1.091 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.382      ;
; 1.103 ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.393      ;
; 1.103 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.393      ;
; 1.109 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.400      ;
; 1.110 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.401      ;
; 1.111 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.401      ;
; 1.112 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.402      ;
; 1.118 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.410      ;
; 1.120 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.410      ;
; 1.120 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.410      ;
; 1.121 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.411      ;
; 1.127 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.420      ;
; 1.130 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.420      ;
; 1.135 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.425      ;
; 1.136 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.428      ;
; 1.137 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.428      ;
; 1.138 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.428      ;
; 1.138 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.429      ;
; 1.139 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.429      ;
; 1.143 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.392      ; 1.789      ;
; 1.145 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.435      ;
; 1.147 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.437      ;
; 1.151 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.442      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                                                                             ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.688 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.818      ;
; -1.688 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.818      ;
; -1.688 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.818      ;
; -1.688 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.818      ;
; -1.688 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.818      ;
; -1.688 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.818      ;
; -1.688 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.818      ;
; -1.688 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.818      ;
; -1.688 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.818      ;
; -1.688 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.818      ;
; -1.688 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.818      ;
; -1.675 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.805      ;
; -1.675 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.805      ;
; -1.675 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.805      ;
; -1.675 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.805      ;
; -1.675 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.805      ;
; -1.675 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.805      ;
; -1.675 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.805      ;
; -1.675 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.805      ;
; -1.675 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.805      ;
; -1.675 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.805      ;
; -1.675 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.805      ;
; -1.674 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.804      ;
; -1.674 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.804      ;
; -1.674 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.804      ;
; -1.674 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.804      ;
; -1.674 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.804      ;
; -1.674 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.804      ;
; -1.674 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.804      ;
; -1.674 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.804      ;
; -1.674 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.804      ;
; -1.674 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.804      ;
; -1.674 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.804      ;
; -1.655 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.785      ;
; -1.655 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.785      ;
; -1.655 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.785      ;
; -1.655 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.785      ;
; -1.647 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.777      ;
; -1.647 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.777      ;
; -1.647 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.777      ;
; -1.642 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.772      ;
; -1.642 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.772      ;
; -1.642 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.772      ;
; -1.642 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.772      ;
; -1.641 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.771      ;
; -1.641 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.771      ;
; -1.641 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.771      ;
; -1.641 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.771      ;
; -1.634 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.764      ;
; -1.634 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.764      ;
; -1.634 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.764      ;
; -1.633 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.763      ;
; -1.633 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.763      ;
; -1.633 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.763      ;
; -1.630 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.760      ;
; -1.623 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.753      ;
; -1.623 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.753      ;
; -1.623 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.753      ;
; -1.623 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.753      ;
; -1.623 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.753      ;
; -1.623 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.753      ;
; -1.623 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.753      ;
; -1.623 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.753      ;
; -1.623 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.753      ;
; -1.623 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.753      ;
; -1.623 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.753      ;
; -1.617 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.747      ;
; -1.616 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.746      ;
; -1.590 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.720      ;
; -1.590 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.720      ;
; -1.590 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.720      ;
; -1.590 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.217      ; 3.720      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[2]                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[3]                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[4]                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[4]                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.000                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.001                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.101                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.010                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.011                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.100                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[3]                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[3]                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[3]                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[2]                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[2]                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[2]                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[4]                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[4]                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[4]                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[1]                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[1]                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[1]                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[0]                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[6]                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[6]                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
; -1.589 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[6]                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 2.210      ; 3.712      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                       ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.120      ; 4.240      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.119      ; 4.239      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.119      ; 4.239      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.119      ; 4.239      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.119      ; 4.239      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.119      ; 4.239      ;
; 5.796 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.119      ; 4.239      ;
; 5.871 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.127      ; 4.304      ;
; 5.871 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.126      ; 4.303      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.207     ; 3.690      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.207     ; 3.690      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.207     ; 3.690      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.207     ; 3.690      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.207     ; 3.690      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.207     ; 3.690      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.207     ; 3.690      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.207     ; 3.690      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.207     ; 3.690      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.207     ; 3.690      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.207     ; 3.690      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.193     ; 3.704      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.193     ; 3.704      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.193     ; 3.704      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.104 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.705      ;
; 6.105 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.206     ; 3.690      ;
; 6.105 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.206     ; 3.690      ;
; 6.105 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.206     ; 3.690      ;
; 6.105 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.206     ; 3.690      ;
; 6.105 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.206     ; 3.690      ;
; 6.105 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.206     ; 3.690      ;
; 6.105 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.206     ; 3.690      ;
; 6.105 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.206     ; 3.690      ;
; 6.105 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.206     ; 3.690      ;
; 6.105 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.206     ; 3.690      ;
; 6.105 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.206     ; 3.690      ;
; 6.105 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.204     ; 3.692      ;
; 6.105 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.204     ; 3.692      ;
; 6.105 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.204     ; 3.692      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                            ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.202      ; 4.228      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.201      ; 4.227      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.201      ; 4.227      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.201      ; 4.227      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.201      ; 4.227      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.201      ; 4.227      ;
; 5.890 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.201      ; 4.227      ;
; 5.965 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~portb_address_reg0   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.208      ; 4.291      ;
; 5.966 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.209      ; 4.291      ;
; 6.186 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[9]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.712      ;
; 6.186 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[7]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.712      ;
; 6.186 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[6]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.711      ;
; 6.186 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[5]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.712      ;
; 6.186 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[8]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.712      ;
; 6.186 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[4]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.711      ;
; 6.186 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[1]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.711      ;
; 6.186 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[3]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.711      ;
; 6.186 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[0]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.711      ;
; 6.186 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[2]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.711      ;
; 6.186 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.712      ;
; 6.186 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 3.712      ;
; 6.187 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.710      ;
; 6.187 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.710      ;
; 6.187 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.710      ;
; 6.187 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.710      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|PRECHARGE                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 3.690      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_write                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 3.688      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_read                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 3.688      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[3]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 3.688      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[2]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 3.688      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[1]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 3.688      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[0]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 3.688      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_done                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 3.688      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[12]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 3.688      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[13]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 3.688      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[14]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 3.688      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[15]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 3.688      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.697      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.697      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.697      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.697      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.699      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.699      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.699      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.699      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.699      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.699      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.699      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.699      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.699      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.699      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.699      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.699      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.699      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rw_flag                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 3.690      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|oe1                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 3.690      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 3.690      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[8]                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.694      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[10]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.694      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[13]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.694      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[14]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.694      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[15]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.694      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[16]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.694      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[9]                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.706      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[11]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.706      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[13]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.706      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[12]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.706      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[15]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.706      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[17]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.706      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[16]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.706      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[14]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.706      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[14]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.705      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[13]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.705      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[12]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.705      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[16]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.705      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[17]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.705      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[18]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.705      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[19]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.705      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[20]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.705      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[21]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.705      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[18]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.706      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[18]                                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.706      ;
; 6.198 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[21]                                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.706      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.138      ;
; 96.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.803      ;
; 96.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.803      ;
; 96.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.803      ;
; 96.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.803      ;
; 96.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.803      ;
; 96.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.803      ;
; 96.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.803      ;
; 96.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.803      ;
; 96.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.803      ;
; 96.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.805      ;
; 96.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.805      ;
; 96.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.805      ;
; 96.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.805      ;
; 96.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.805      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.801      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.801      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.801      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.801      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.801      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.801      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.801      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.801      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.801      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.801      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.801      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.801      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.801      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.802      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.802      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.802      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.802      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.802      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.802      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.802      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.802      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.802      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.802      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.802      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.811      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.811      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.811      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.811      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.811      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.811      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.811      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.811      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.811      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.811      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.811      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.811      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.813      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.813      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.813      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.813      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.813      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.813      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.813      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.813      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.813      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.813      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.813      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[32]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[31]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.816      ;
; 96.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.802      ;
; 96.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.802      ;
; 96.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.802      ;
; 96.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.802      ;
; 96.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.802      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                        ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.076 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.808      ; 3.176      ;
; 0.100 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.808      ; 3.200      ;
; 0.100 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.808      ; 3.200      ;
; 0.100 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.808      ; 3.200      ;
; 0.115 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.808      ; 3.215      ;
; 0.115 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.808      ; 3.215      ;
; 0.115 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.808      ; 3.215      ;
; 0.115 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.808      ; 3.215      ;
; 0.119 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.807      ; 3.218      ;
; 0.119 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.807      ; 3.218      ;
; 0.119 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.807      ; 3.218      ;
; 0.119 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.807      ; 3.218      ;
; 0.119 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.807      ; 3.218      ;
; 0.119 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.807      ; 3.218      ;
; 0.119 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.807      ; 3.218      ;
; 0.119 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.807      ; 3.218      ;
; 0.119 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.807      ; 3.218      ;
; 0.119 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.807      ; 3.218      ;
; 0.119 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.807      ; 3.218      ;
; 0.209 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.314      ;
; 0.233 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.338      ;
; 0.233 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.338      ;
; 0.233 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.338      ;
; 0.248 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.353      ;
; 0.248 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.353      ;
; 0.248 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.353      ;
; 0.248 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.353      ;
; 0.252 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.356      ;
; 0.252 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.356      ;
; 0.252 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.356      ;
; 0.252 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.356      ;
; 0.252 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.356      ;
; 0.252 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.356      ;
; 0.252 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.356      ;
; 0.252 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.356      ;
; 0.252 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.356      ;
; 0.252 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.356      ;
; 0.252 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.356      ;
; 0.270 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.375      ;
; 0.280 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.385      ;
; 0.294 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.399      ;
; 0.294 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.399      ;
; 0.294 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.399      ;
; 0.304 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.409      ;
; 0.304 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.409      ;
; 0.304 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.409      ;
; 0.306 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.411      ;
; 0.306 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.411      ;
; 0.306 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.411      ;
; 0.306 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.411      ;
; 0.313 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.417      ;
; 0.313 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.417      ;
; 0.313 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.417      ;
; 0.313 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.417      ;
; 0.313 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.417      ;
; 0.313 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.417      ;
; 0.313 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.417      ;
; 0.313 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.417      ;
; 0.313 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.417      ;
; 0.313 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.417      ;
; 0.313 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.417      ;
; 0.315 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.420      ;
; 0.315 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.420      ;
; 0.315 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.420      ;
; 0.315 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.420      ;
; 0.318 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.423      ;
; 0.323 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.427      ;
; 0.323 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.427      ;
; 0.323 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.427      ;
; 0.323 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.427      ;
; 0.323 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.427      ;
; 0.323 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.427      ;
; 0.323 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.427      ;
; 0.323 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.427      ;
; 0.323 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.427      ;
; 0.323 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.427      ;
; 0.323 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.427      ;
; 0.325 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.430      ;
; 0.342 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.447      ;
; 0.342 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.447      ;
; 0.342 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.447      ;
; 0.342 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.447      ;
; 0.342 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.447      ;
; 0.342 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.447      ;
; 0.348 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.453      ;
; 0.350 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.455      ;
; 0.350 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.455      ;
; 0.350 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.455      ;
; 0.350 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.455      ;
; 0.357 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.462      ;
; 0.357 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.462      ;
; 0.357 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.462      ;
; 0.357 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.813      ; 3.462      ;
; 0.361 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.465      ;
; 0.361 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.465      ;
; 0.361 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.465      ;
; 0.361 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.465      ;
; 0.361 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.465      ;
; 0.361 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.465      ;
; 0.361 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.812      ; 3.465      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.636      ;
; 1.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.636      ;
; 1.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.636      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.761      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.761      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.761      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.761      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.761      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.761      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.761      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.761      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.761      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.761      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.761      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.761      ;
; 1.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.985      ;
; 1.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.282      ;
; 2.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.310      ;
; 2.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.310      ;
; 2.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.310      ;
; 2.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.310      ;
; 2.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.310      ;
; 2.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.310      ;
; 2.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.310      ;
; 2.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.310      ;
; 2.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.310      ;
; 2.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.310      ;
; 2.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.310      ;
; 2.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.310      ;
; 2.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.310      ;
; 2.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.310      ;
; 2.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.310      ;
; 2.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.507      ;
; 3.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.657      ;
; 3.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.657      ;
; 3.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.657      ;
; 3.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.657      ;
; 3.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.657      ;
; 3.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.657      ;
; 3.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.657      ;
; 3.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.657      ;
; 3.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.657      ;
; 3.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.657      ;
; 3.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.657      ;
; 3.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.656      ;
; 3.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.656      ;
; 3.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.656      ;
; 3.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.656      ;
; 3.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.656      ;
; 3.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.656      ;
; 3.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.656      ;
; 3.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.656      ;
; 3.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.656      ;
; 3.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.656      ;
; 3.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.656      ;
; 3.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.656      ;
; 3.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[32]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.661      ;
; 3.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[31]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.661      ;
; 3.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.661      ;
; 3.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.661      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.647      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.647      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.647      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.647      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.647      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.647      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.647      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.647      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.647      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.647      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.647      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.647      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.647      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.648      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.662      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.662      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.662      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.662      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.662      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.662      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.662      ;
; 3.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.662      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                       ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.090 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 3.508      ;
; 3.092 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.174      ; 3.498      ;
; 3.092 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.174      ; 3.498      ;
; 3.092 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.174      ; 3.498      ;
; 3.092 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 3.509      ;
; 3.092 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 3.509      ;
; 3.092 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 3.509      ;
; 3.095 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.498      ;
; 3.095 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.498      ;
; 3.095 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.498      ;
; 3.095 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.498      ;
; 3.095 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.498      ;
; 3.095 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.498      ;
; 3.095 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.498      ;
; 3.095 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.498      ;
; 3.095 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.498      ;
; 3.095 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.498      ;
; 3.095 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.498      ;
; 3.096 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.499      ;
; 3.096 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.499      ;
; 3.096 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.499      ;
; 3.096 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.499      ;
; 3.096 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.499      ;
; 3.096 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.499      ;
; 3.096 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.499      ;
; 3.096 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.499      ;
; 3.096 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.499      ;
; 3.096 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.499      ;
; 3.096 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 3.499      ;
; 3.193 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.500      ; 3.967      ;
; 3.195 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.499      ; 3.968      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.239 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 3.965      ;
; 3.241 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.494      ; 3.966      ;
; 3.241 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.494      ; 3.966      ;
; 3.241 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.494      ; 3.966      ;
; 3.241 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.494      ; 3.966      ;
; 3.241 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.494      ; 3.966      ;
; 3.241 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.494      ; 3.966      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                            ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 3.189 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|IN_REQ                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.507      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[2]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[3]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.508      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[4]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.508      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mLENGTH[8]                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[5]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.508      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[7]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.508      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[8]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.508      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[0]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[1]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Pre_WR                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Pre_RD                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|CMD[0]                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|CMD[1]                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[6]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[9]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Write                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR_DONE                                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR                                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Read                                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD_DONE                                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD                                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.190 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|OUT_VALID                                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.509      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.497      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.497      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.497      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.497      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.497      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.497      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[6]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.497      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[8]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.497      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[5]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.497      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[9]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.497      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[7]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.497      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.497      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.497      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.500      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.500      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.499      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.500      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.500      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.500      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.499      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.499      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.500      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.500      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.500      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.500      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.500      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.499      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.501      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.501      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.501      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.501      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.501      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.501      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.501      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.501      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.501      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.501      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.501      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.501      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.501      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[7]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.497      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[9]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.497      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[8]                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.496      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[10]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.496      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[13]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.496      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[14]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.496      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[15]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.496      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[16]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.496      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[15]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.508      ;
; 3.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[21]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.508      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[0]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.493      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|INIT_REQ                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.493      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|PRECHARGE                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.493      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|REFRESH                                                                                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.493      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|LOAD_MODE                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.493      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_load_mode                                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.493      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[7]                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.493      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[6]                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.493      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[5]                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.493      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[4]                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.493      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[3]                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.493      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[2]                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.493      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[1]                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.493      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[0]                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.493      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_done                                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.493      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_precharge                                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.493      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.501      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.501      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.502      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.502      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.502      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.501      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.502      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.501      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.501      ;
; 3.202 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.501      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                   ; Clock Edge ; Target                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[0]                                                                                                                                    ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[5]                                                                                                                                    ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[6]                                                                                                                                    ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[7]                                                                                                                                    ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[8]                                                                                                                                    ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[0]                                                                                                                   ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[5]                                                                                                                   ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[6]                                                                                                                   ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[7]                                                                                                                   ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[8]                                                                                                                   ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[10]                                                                                                     ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[13]                                                                                                     ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[14]                                                                                                     ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[15]                                                                                                     ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[16]                                                                                                     ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[8]                                                                                                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[15]                                                                                                                             ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[21]                                                                                                                             ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                        ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                        ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                        ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                        ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                   ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                   ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[7]                                            ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[9]                                            ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                                 ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[5]                                                    ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[6]                                                    ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[7]                                                    ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[8]                                                    ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[9]                                                    ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[0]                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[1]                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[2]                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[3]                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[4]                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[5]                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[6]                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[7]                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[8]                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[9]                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[0]                                                                                                                                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[10]                                                                                                                                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[11]                                                                                                                                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[12]                                                                                                                                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[13]                                                                                                                                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[14]                                                                                                                                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[15]                                                                                                                                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[1]                                                                                                                                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[2]                                                                                                                                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[3]                                                                                                                                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[4]                                                                                                                                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[5]                                                                                                                                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[6]                                                                                                                                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[7]                                                                                                                                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[8]                                                                                                                                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[9]                                                                                                                                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[0]                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.679 ; 9.914        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.679 ; 9.914        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.679 ; 9.914        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.679 ; 9.914        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.680 ; 9.915        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a37~porta_address_reg0 ;
; 9.680 ; 9.915        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a37~porta_we_reg       ;
; 9.680 ; 9.915        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.680 ; 9.915        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a3~porta_we_reg        ;
; 9.681 ; 9.916        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a21~porta_address_reg0 ;
; 9.681 ; 9.916        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a21~porta_we_reg       ;
; 9.681 ; 9.916        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 9.681 ; 9.916        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.682 ; 9.917        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a37~porta_datain_reg0  ;
; 9.682 ; 9.917        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 9.683 ; 9.918        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.683 ; 9.918        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.683 ; 9.918        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.683 ; 9.918        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.683 ; 9.918        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.683 ; 9.918        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.683 ; 9.918        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~porta_address_reg0 ;
; 9.683 ; 9.918        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~porta_we_reg       ;
; 9.683 ; 9.918        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 9.683 ; 9.918        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~porta_address_reg0 ;
; 9.683 ; 9.918        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~porta_we_reg       ;
; 9.683 ; 9.918        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.683 ; 9.918        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.683 ; 9.918        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a35~porta_address_reg0 ;
; 9.683 ; 9.918        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a35~porta_we_reg       ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a15~porta_we_reg       ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~porta_address_reg0 ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~porta_we_reg       ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a27~porta_address_reg0 ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a27~porta_we_reg       ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a33~porta_address_reg0 ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a33~porta_we_reg       ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a39~porta_address_reg0 ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a39~porta_we_reg       ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.684 ; 9.919        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~porta_we_reg       ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~porta_address_reg0 ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~porta_we_reg       ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a31~porta_address_reg0 ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a31~porta_we_reg       ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a34~porta_address_reg0 ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a34~porta_we_reg       ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a35~porta_datain_reg0  ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a38~porta_address_reg0 ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a38~porta_we_reg       ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a5~porta_we_reg        ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.685 ; 9.920        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a7~porta_we_reg        ;
; 9.686 ; 9.921        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.686 ; 9.921        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.686 ; 9.921        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 9.686 ; 9.921        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 9.686 ; 9.921        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.686 ; 9.921        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.686 ; 9.921        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 9.686 ; 9.921        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.686 ; 9.921        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 9.686 ; 9.921        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 9.686 ; 9.921        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~porta_address_reg0 ;
; 9.686 ; 9.921        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~porta_we_reg       ;
; 9.686 ; 9.921        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 9.686 ; 9.921        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a32~porta_address_reg0 ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                   ; Clock Edge ; Target                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[0]                                               ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[5]                                               ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[6]                                               ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[7]                                               ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[8]                                               ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[9]                                               ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[1]                                               ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                               ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                              ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                               ;
; 19.760 ; 19.995       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                          ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                         ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                         ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                         ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                         ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                         ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                         ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                         ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                         ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                         ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                         ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                          ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                         ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                         ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                         ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                         ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                          ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                          ;
; 19.762 ; 19.997       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ;
; 19.764 ; 19.999       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                          ;
; 19.764 ; 19.999       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                          ;
; 19.764 ; 19.999       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                          ;
; 19.764 ; 19.999       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                          ;
; 19.764 ; 19.999       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                          ;
; 19.764 ; 19.999       ; 0.235          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                          ;
; 19.766 ; 20.001       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                          ;
; 19.766 ; 20.001       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                          ;
; 19.766 ; 20.001       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                          ;
; 19.766 ; 20.001       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                          ;
; 19.766 ; 20.001       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                          ;
; 19.766 ; 20.001       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                          ;
; 19.767 ; 20.002       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                          ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                         ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                         ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                         ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                         ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                         ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                         ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                         ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                         ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                         ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                         ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                          ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                         ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                         ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                         ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                         ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                          ;
; 19.768 ; 20.003       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                          ;
; 19.769 ; 20.004       ; 0.235          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 20.516 ; 20.751       ; 0.235          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ;
; 20.516 ; 20.751       ; 0.235          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_we_reg                                                                                                                                                                 ;
; 20.517 ; 20.752       ; 0.235          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 20.518 ; 20.753       ; 0.235          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                            ;
; 20.518 ; 20.753       ; 0.235          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_address_reg0                                                                                                                                                          ;
; 20.518 ; 20.753       ; 0.235          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_we_reg                                                                                                                                                                ;
; 20.518 ; 20.753       ; 0.235          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 20.519 ; 20.754       ; 0.235          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|q_b[0]                          ;
; 20.519 ; 20.754       ; 0.235          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|q_b[1]                          ;
; 20.520 ; 20.755       ; 0.235          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_datain_reg0                                                                                                                                                           ;
; 20.520 ; 20.755       ; 0.235          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 20.596 ; 20.816       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                                 ;
; 20.596 ; 20.816       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                                 ;
; 20.596 ; 20.816       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                                 ;
; 20.596 ; 20.816       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                                 ;
; 20.596 ; 20.816       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                                 ;
; 20.596 ; 20.816       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ;
; 20.596 ; 20.816       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ;
; 20.596 ; 20.816       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[5]                                                                                                                                                                                                         ;
; 20.596 ; 20.816       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[6]                                                                                                                                                                                                         ;
; 20.596 ; 20.816       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[7]                                                                                                                                                                                                         ;
; 20.596 ; 20.816       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[8]                                                                                                                                                                                                         ;
; 20.596 ; 20.816       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[9]                                                                                                                                                                                                         ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                                             ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                                             ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                                             ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                                             ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                                                                                                                                                                             ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                                                                                                                                                                             ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                                                                                                                                                                        ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                                                                 ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                                                                 ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                                                                 ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                                                                 ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                                                                 ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[0]                                                                                                                                                                                                         ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[1]                                                                                                                                                                                                         ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[2]                                                                                                                                                                                                         ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[3]                                                                                                                                                                                                         ;
; 20.597 ; 20.817       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[4]                                                                                                                                                                                                         ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                                                                                                                                                                             ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                                                                                                                                                                             ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                                                                                                                                                                             ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                                                                                                                                                                             ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                                                                                                                                                                        ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                                                                                                                                                                        ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_clken_r[0]                                                                                                                                                      ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[1]                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                                 ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]                                                                                                                                                                                                                   ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[1]                                                                                                                                                                                                                   ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit1                                                                                                                                                                                                                         ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit2                                                                                                                                                                                                                         ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit3                                                                                                                                                                                                                         ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit4                                                                                                                                                                                                                         ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Skin_Detector:u_VIP_Skin_Detector|Detect_by_YCbCr                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[1]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[2]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[3]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[4]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[5]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[6]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[7]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[0]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[1]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[2]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[3]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[4]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[5]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[6]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[7]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[6]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[7]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[6]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[7]                                                                                                                                                                                                                                       ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[1]                                                                                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[2]                                                                                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[3]                                                                                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[4]                                                                                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[5]                                                                                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[6]                                                                                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[7]                                                                                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[6]                                                                                                                                                                                                                                ;
; 20.598 ; 20.818       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[7]                                                                                                                                                                                                                                ;
; 20.599 ; 20.819       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                                                                                                                                                                                     ;
; 20.599 ; 20.819       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                                                 ;
; 20.599 ; 20.819       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                                                                                                                                                                                                                                                            ;
; 20.599 ; 20.819       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                                                                                                                                                                                                                                                            ;
; 20.599 ; 20.819       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                                                                                                                                                  ;
; 20.599 ; 20.819       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                                                                                                                                                                                 ;
; 20.599 ; 20.819       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.478 ; 49.713       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a10~portb_address_reg0            ;
; 49.478 ; 49.713       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~portb_address_reg0            ;
; 49.478 ; 49.713       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~portb_address_reg0            ;
; 49.478 ; 49.713       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~portb_address_reg0            ;
; 49.481 ; 49.716       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~portb_address_reg0            ;
; 49.481 ; 49.716       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a20~portb_address_reg0            ;
; 49.481 ; 49.716       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a34~portb_address_reg0            ;
; 49.482 ; 49.717       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a16~portb_address_reg0            ;
; 49.482 ; 49.717       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a21~portb_address_reg0            ;
; 49.482 ; 49.717       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~portb_address_reg0            ;
; 49.482 ; 49.717       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~portb_address_reg0            ;
; 49.482 ; 49.717       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~portb_address_reg0            ;
; 49.482 ; 49.717       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a26~portb_address_reg0            ;
; 49.482 ; 49.717       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a37~portb_address_reg0            ;
; 49.482 ; 49.717       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a39~portb_address_reg0            ;
; 49.482 ; 49.717       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a3~portb_address_reg0             ;
; 49.483 ; 49.718       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a27~portb_address_reg0            ;
; 49.483 ; 49.718       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a28~portb_address_reg0            ;
; 49.483 ; 49.718       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a2~portb_address_reg0             ;
; 49.483 ; 49.718       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~portb_address_reg0            ;
; 49.483 ; 49.718       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a31~portb_address_reg0            ;
; 49.483 ; 49.718       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a32~portb_address_reg0            ;
; 49.483 ; 49.718       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a33~portb_address_reg0            ;
; 49.483 ; 49.718       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a4~portb_address_reg0             ;
; 49.483 ; 49.718       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a6~portb_address_reg0             ;
; 49.483 ; 49.718       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a7~portb_address_reg0             ;
; 49.483 ; 49.718       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a8~portb_address_reg0             ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0             ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a11~portb_address_reg0            ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a1~portb_address_reg0             ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~portb_address_reg0            ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a5~portb_address_reg0             ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~portb_address_reg0             ;
; 49.485 ; 49.720       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~portb_address_reg0            ;
; 49.485 ; 49.720       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a13~portb_address_reg0            ;
; 49.485 ; 49.720       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a15~portb_address_reg0            ;
; 49.485 ; 49.720       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a18~portb_address_reg0            ;
; 49.485 ; 49.720       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a35~portb_address_reg0            ;
; 49.485 ; 49.720       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~portb_address_reg0            ;
; 49.485 ; 49.720       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a38~portb_address_reg0            ;
; 49.545 ; 49.765       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                         ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                          ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                            ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                     ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                     ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                     ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                           ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                          ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                              ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                              ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                           ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                           ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                           ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                           ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                           ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                           ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                           ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                           ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                           ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                           ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[32]                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18] ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                       ;
+---------------------+---------------------+--------+-------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+-------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.268  ; 3.456 ; Rise       ; altera_reserved_tck                                                     ;
; altera_reserved_tms ; altera_reserved_tck ; 6.378  ; 6.373 ; Rise       ; altera_reserved_tck                                                     ;
; cmos_pclk           ; clk                 ; 0.136  ; 0.209 ; Rise       ; clk                                                                     ;
; cmos_data[*]        ; cmos_pclk           ; 3.138  ; 3.473 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[0]       ; cmos_pclk           ; 2.966  ; 3.241 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[1]       ; cmos_pclk           ; 2.608  ; 2.919 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[2]       ; cmos_pclk           ; 2.687  ; 3.007 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[3]       ; cmos_pclk           ; 3.134  ; 3.425 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[4]       ; cmos_pclk           ; 3.036  ; 3.310 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[5]       ; cmos_pclk           ; 2.929  ; 3.240 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[6]       ; cmos_pclk           ; 2.680  ; 3.004 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[7]       ; cmos_pclk           ; 3.138  ; 3.473 ; Rise       ; cmos_pclk                                                               ;
; cmos_href           ; cmos_pclk           ; 1.915  ; 1.966 ; Rise       ; cmos_pclk                                                               ;
; cmos_vsync          ; cmos_pclk           ; -0.006 ; 0.021 ; Rise       ; cmos_pclk                                                               ;
; cmos_sdat           ; clk                 ; 5.607  ; 5.896 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; clk                 ; 4.946  ; 5.240 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; clk                 ; 4.625  ; 4.955 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; clk                 ; 4.670  ; 4.909 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; clk                 ; 4.783  ; 5.015 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; clk                 ; 4.520  ; 4.807 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; clk                 ; 4.469  ; 4.734 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; clk                 ; 4.107  ; 4.427 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; clk                 ; 4.091  ; 4.386 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; clk                 ; 4.150  ; 4.451 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; clk                 ; 4.052  ; 4.335 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; clk                 ; 4.569  ; 4.914 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; clk                 ; 4.907  ; 5.191 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; clk                 ; 4.544  ; 4.866 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; clk                 ; 4.375  ; 4.627 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; clk                 ; 4.698  ; 4.977 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; clk                 ; 4.901  ; 5.209 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; clk                 ; 4.632  ; 4.851 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16]     ; clk                 ; 4.891  ; 5.202 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17]     ; clk                 ; 4.587  ; 4.933 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18]     ; clk                 ; 4.618  ; 4.957 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19]     ; clk                 ; 4.946  ; 5.226 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20]     ; clk                 ; 4.560  ; 4.893 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21]     ; clk                 ; 4.820  ; 5.092 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22]     ; clk                 ; 4.509  ; 4.824 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23]     ; clk                 ; 4.931  ; 5.240 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+-------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.930  ; 0.771  ; Rise       ; altera_reserved_tck                                                     ;
; altera_reserved_tms ; altera_reserved_tck ; -0.527 ; -0.622 ; Rise       ; altera_reserved_tck                                                     ;
; cmos_pclk           ; clk                 ; 0.440  ; 0.330  ; Rise       ; clk                                                                     ;
; cmos_data[*]        ; cmos_pclk           ; -2.119 ; -2.417 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[0]       ; cmos_pclk           ; -2.464 ; -2.728 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[1]       ; cmos_pclk           ; -2.119 ; -2.417 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[2]       ; cmos_pclk           ; -2.196 ; -2.503 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[3]       ; cmos_pclk           ; -2.626 ; -2.905 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[4]       ; cmos_pclk           ; -2.531 ; -2.794 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[5]       ; cmos_pclk           ; -2.428 ; -2.727 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[6]       ; cmos_pclk           ; -2.191 ; -2.502 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[7]       ; cmos_pclk           ; -2.630 ; -2.951 ; Rise       ; cmos_pclk                                                               ;
; cmos_href           ; cmos_pclk           ; 0.243  ; 0.126  ; Rise       ; cmos_pclk                                                               ;
; cmos_vsync          ; cmos_pclk           ; 0.397  ; 0.381  ; Rise       ; cmos_pclk                                                               ;
; cmos_sdat           ; clk                 ; -4.317 ; -4.588 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; clk                 ; -3.216 ; -3.488 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; clk                 ; -3.766 ; -4.084 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; clk                 ; -3.809 ; -4.040 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; clk                 ; -3.918 ; -4.141 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; clk                 ; -3.665 ; -3.942 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; clk                 ; -3.616 ; -3.872 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; clk                 ; -3.269 ; -3.576 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; clk                 ; -3.254 ; -3.537 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; clk                 ; -3.310 ; -3.599 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; clk                 ; -3.216 ; -3.488 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; clk                 ; -3.712 ; -4.043 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; clk                 ; -4.036 ; -4.309 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; clk                 ; -3.687 ; -3.997 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; clk                 ; -3.525 ; -3.768 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; clk                 ; -3.840 ; -4.105 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; clk                 ; -4.031 ; -4.328 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; clk                 ; -3.778 ; -3.985 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16]     ; clk                 ; -4.021 ; -4.321 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17]     ; clk                 ; -3.730 ; -4.062 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18]     ; clk                 ; -3.760 ; -4.086 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19]     ; clk                 ; -4.073 ; -4.343 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20]     ; clk                 ; -3.703 ; -4.023 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21]     ; clk                 ; -3.953 ; -4.215 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22]     ; clk                 ; -3.655 ; -3.958 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23]     ; clk                 ; -4.058 ; -4.356 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.140 ; 15.427 ; Fall       ; altera_reserved_tck                                                     ;
; cmos_sclk           ; clk                 ; 9.005  ; 8.801  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_sdat           ; clk                 ; 6.041  ; 6.267  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; led595_clk          ; clk                 ; 5.891  ; 5.753  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; led595_latch        ; clk                 ; 7.528  ; 7.426  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; clk                 ; 6.580  ; 6.569  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; clk                 ; 5.544  ; 5.385  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; clk                 ; 5.771  ; 5.565  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; clk                 ; 5.584  ; 5.433  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; clk                 ; 6.580  ; 6.569  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; clk                 ; 5.105  ; 4.954  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; clk                 ; 5.192  ; 5.065  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; clk                 ; 5.442  ; 5.254  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; clk                 ; 5.749  ; 5.529  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; clk                 ; 5.803  ; 5.570  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; clk                 ; 5.688  ; 5.457  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; clk                 ; 5.146  ; 4.987  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; clk                 ; 5.077  ; 4.920  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; clk                 ; 5.170  ; 5.016  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; clk                 ; 5.170  ; 5.014  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; clk                 ; 5.162  ; 5.016  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; clk                 ; 5.882  ; 5.712  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke           ; clk                 ; 5.027  ; 4.832  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; clk                 ; 5.013  ; 4.853  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; clk                 ; 10.337 ; 10.085 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; clk                 ; 8.190  ; 7.965  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; clk                 ; 8.127  ; 7.952  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; clk                 ; 8.669  ; 8.381  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; clk                 ; 7.901  ; 7.729  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; clk                 ; 7.975  ; 7.807  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; clk                 ; 8.354  ; 8.012  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; clk                 ; 8.858  ; 8.543  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; clk                 ; 8.404  ; 8.054  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; clk                 ; 8.082  ; 7.758  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; clk                 ; 8.737  ; 8.392  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; clk                 ; 10.080 ; 9.871  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; clk                 ; 8.421  ; 8.202  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; clk                 ; 10.337 ; 10.085 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; clk                 ; 9.112  ; 8.763  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; clk                 ; 8.683  ; 8.335  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; clk                 ; 8.771  ; 8.548  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16]     ; clk                 ; 9.453  ; 9.329  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17]     ; clk                 ; 8.095  ; 7.819  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18]     ; clk                 ; 7.756  ; 7.515  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19]     ; clk                 ; 7.500  ; 7.286  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20]     ; clk                 ; 7.533  ; 7.381  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21]     ; clk                 ; 7.825  ; 7.635  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22]     ; clk                 ; 7.967  ; 7.769  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23]     ; clk                 ; 7.636  ; 7.390  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; clk                 ; 5.748  ; 5.515  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; clk                 ; 6.044  ; 5.774  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; clk                 ; 0.953  ;        ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; clk                 ;        ; 0.778  ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_blank           ; clk                 ; 7.419  ; 7.498  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_blue[*]         ; clk                 ; 11.307 ; 11.186 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[0]        ; clk                 ; 10.076 ; 9.855  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[1]        ; clk                 ; 11.307 ; 11.186 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[2]        ; clk                 ; 10.038 ; 9.770  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[3]        ; clk                 ; 9.750  ; 9.578  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[4]        ; clk                 ; 10.323 ; 10.079 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[5]        ; clk                 ; 10.530 ; 10.278 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[6]        ; clk                 ; 10.472 ; 10.221 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[7]        ; clk                 ; 10.394 ; 10.143 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk            ; clk                 ;        ; 3.392  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_green[*]        ; clk                 ; 10.494 ; 10.245 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[0]       ; clk                 ; 10.494 ; 10.245 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[1]       ; clk                 ; 9.705  ; 9.463  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[2]       ; clk                 ; 10.452 ; 10.201 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[3]       ; clk                 ; 9.829  ; 9.563  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[4]       ; clk                 ; 9.307  ; 9.036  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[5]       ; clk                 ; 9.302  ; 9.015  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[6]       ; clk                 ; 9.302  ; 9.029  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[7]       ; clk                 ; 10.113 ; 9.874  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs              ; clk                 ; 7.024  ; 6.882  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_red[*]          ; clk                 ; 11.890 ; 11.766 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[0]         ; clk                 ; 11.441 ; 11.286 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[1]         ; clk                 ; 11.890 ; 11.766 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[2]         ; clk                 ; 10.448 ; 10.131 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[3]         ; clk                 ; 10.547 ; 10.286 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[4]         ; clk                 ; 10.486 ; 10.255 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[5]         ; clk                 ; 10.939 ; 10.667 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[6]         ; clk                 ; 11.227 ; 10.929 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[7]         ; clk                 ; 10.124 ; 9.837  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs              ; clk                 ; 8.044  ; 7.816  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk            ; clk                 ; 3.281  ;        ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; cmos_xclk           ; clk                 ; 3.489  ;        ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
; cmos_xclk           ; clk                 ;        ; 3.313  ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.758 ; 13.049 ; Fall       ; altera_reserved_tck                                                     ;
; cmos_sclk           ; clk                 ; 5.561  ; 5.356  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_sdat           ; clk                 ; 5.360  ; 5.582  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; led595_clk          ; clk                 ; 5.031  ; 4.716  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; led595_latch        ; clk                 ; 6.152  ; 6.038  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; clk                 ; 4.438  ; 4.283  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; clk                 ; 4.886  ; 4.730  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; clk                 ; 5.106  ; 4.904  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; clk                 ; 4.925  ; 4.776  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; clk                 ; 5.939  ; 5.930  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; clk                 ; 4.464  ; 4.317  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; clk                 ; 4.549  ; 4.422  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; clk                 ; 4.788  ; 4.603  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; clk                 ; 5.082  ; 4.867  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; clk                 ; 5.135  ; 4.907  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; clk                 ; 5.024  ; 4.798  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; clk                 ; 4.504  ; 4.347  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; clk                 ; 4.438  ; 4.283  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; clk                 ; 4.520  ; 4.374  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; clk                 ; 4.527  ; 4.374  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; clk                 ; 4.520  ; 4.376  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; clk                 ; 5.211  ; 5.044  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke           ; clk                 ; 4.390  ; 4.198  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; clk                 ; 4.377  ; 4.220  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; clk                 ; 5.874  ; 5.623  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; clk                 ; 6.130  ; 5.836  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; clk                 ; 5.983  ; 5.764  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; clk                 ; 6.551  ; 6.231  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; clk                 ; 5.874  ; 5.623  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; clk                 ; 5.917  ; 5.676  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; clk                 ; 6.325  ; 5.912  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; clk                 ; 6.975  ; 6.602  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; clk                 ; 6.327  ; 5.910  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; clk                 ; 6.436  ; 6.013  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; clk                 ; 7.102  ; 6.655  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; clk                 ; 8.400  ; 8.090  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; clk                 ; 6.645  ; 6.353  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; clk                 ; 8.567  ; 8.256  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; clk                 ; 7.394  ; 6.953  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; clk                 ; 7.022  ; 6.561  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; clk                 ; 7.141  ; 6.812  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16]     ; clk                 ; 7.576  ; 7.389  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17]     ; clk                 ; 6.397  ; 6.024  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18]     ; clk                 ; 6.242  ; 5.878  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19]     ; clk                 ; 6.037  ; 5.693  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20]     ; clk                 ; 6.027  ; 5.675  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21]     ; clk                 ; 6.271  ; 5.884  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22]     ; clk                 ; 6.058  ; 5.729  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23]     ; clk                 ; 6.090  ; 5.724  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; clk                 ; 5.082  ; 4.855  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; clk                 ; 5.367  ; 5.104  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; clk                 ; 0.390  ;        ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; clk                 ;        ; 0.220  ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_blank           ; clk                 ; 4.891  ; 5.111  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_blue[*]         ; clk                 ; 6.590  ; 6.261  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[0]        ; clk                 ; 6.604  ; 6.261  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[1]        ; clk                 ; 7.776  ; 7.550  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[2]        ; clk                 ; 7.028  ; 6.669  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[3]        ; clk                 ; 6.590  ; 6.325  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[4]        ; clk                 ; 7.302  ; 6.954  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[5]        ; clk                 ; 7.316  ; 6.969  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[6]        ; clk                 ; 7.276  ; 6.894  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[7]        ; clk                 ; 7.204  ; 6.864  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk            ; clk                 ;        ; 2.831  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_green[*]        ; clk                 ; 6.672  ; 6.326  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[0]       ; clk                 ; 7.003  ; 6.643  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[1]       ; clk                 ; 7.066  ; 6.763  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[2]       ; clk                 ; 6.906  ; 6.555  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[3]       ; clk                 ; 7.177  ; 6.849  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[4]       ; clk                 ; 6.674  ; 6.331  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[5]       ; clk                 ; 6.672  ; 6.326  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[6]       ; clk                 ; 6.678  ; 6.345  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[7]       ; clk                 ; 6.701  ; 6.370  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs              ; clk                 ; 4.708  ; 4.595  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_red[*]          ; clk                 ; 7.071  ; 6.749  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[0]         ; clk                 ; 8.787  ; 8.572  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[1]         ; clk                 ; 8.443  ; 8.223  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[2]         ; clk                 ; 7.772  ; 7.395  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[3]         ; clk                 ; 7.120  ; 6.769  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[4]         ; clk                 ; 7.071  ; 6.749  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[5]         ; clk                 ; 7.549  ; 7.172  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[6]         ; clk                 ; 7.682  ; 7.285  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[7]         ; clk                 ; 7.458  ; 7.112  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs              ; clk                 ; 6.410  ; 6.225  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk            ; clk                 ; 2.722  ;        ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; cmos_xclk           ; clk                 ; 2.926  ;        ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
; cmos_xclk           ; clk                 ;        ; 2.753  ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; cmos_sdat       ; clk        ; 8.203 ; 8.033 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 5.973 ; 5.803 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 7.048 ; 6.878 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 7.399 ; 7.229 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 7.048 ; 6.878 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 6.793 ; 6.623 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 6.793 ; 6.623 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 6.533 ; 6.363 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 6.549 ; 6.379 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 6.533 ; 6.363 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 6.153 ; 5.983 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 7.048 ; 6.878 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 8.856 ; 8.820 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 7.048 ; 6.878 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 8.250 ; 8.214 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 7.137 ; 6.996 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 7.399 ; 7.229 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 7.603 ; 7.464 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16] ; clk        ; 7.440 ; 7.404 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17] ; clk        ; 5.984 ; 5.814 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18] ; clk        ; 5.989 ; 5.819 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19] ; clk        ; 5.973 ; 5.803 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20] ; clk        ; 5.973 ; 5.803 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21] ; clk        ; 5.987 ; 5.817 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22] ; clk        ; 5.984 ; 5.814 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23] ; clk        ; 5.973 ; 5.803 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                         ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; cmos_sdat       ; clk        ; 6.496 ; 6.326 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 5.272 ; 5.102 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 6.303 ; 6.133 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 6.640 ; 6.470 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 6.303 ; 6.133 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 6.059 ; 5.889 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 6.059 ; 5.889 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 5.809 ; 5.639 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 5.824 ; 5.654 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 5.809 ; 5.639 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 5.444 ; 5.274 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 6.303 ; 6.133 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 8.097 ; 8.061 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 6.303 ; 6.133 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 7.515 ; 7.479 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 6.429 ; 6.288 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 6.640 ; 6.470 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 6.880 ; 6.741 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16] ; clk        ; 6.738 ; 6.702 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17] ; clk        ; 5.281 ; 5.111 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18] ; clk        ; 5.287 ; 5.117 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19] ; clk        ; 5.272 ; 5.102 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20] ; clk        ; 5.272 ; 5.102 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21] ; clk        ; 5.285 ; 5.115 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22] ; clk        ; 5.281 ; 5.111 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23] ; clk        ; 5.272 ; 5.102 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                         ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; cmos_sdat       ; clk        ; 7.767     ; 7.937     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 5.690     ; 5.860     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 6.556     ; 6.726     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 6.840     ; 7.010     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 6.556     ; 6.726     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 6.338     ; 6.508     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 6.338     ; 6.508     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 6.100     ; 6.270     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 6.118     ; 6.288     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 6.100     ; 6.270     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 5.783     ; 5.953     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 6.556     ; 6.726     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 8.431     ; 8.467     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 6.556     ; 6.726     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 7.929     ; 7.965     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 6.666     ; 6.807     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 6.840     ; 7.010     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 7.090     ; 7.229     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16] ; clk        ; 7.341     ; 7.377     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17] ; clk        ; 5.750     ; 5.920     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18] ; clk        ; 5.757     ; 5.927     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19] ; clk        ; 5.690     ; 5.860     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20] ; clk        ; 5.690     ; 5.860     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21] ; clk        ; 5.754     ; 5.924     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22] ; clk        ; 5.750     ; 5.920     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23] ; clk        ; 5.690     ; 5.860     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                         ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; cmos_sdat       ; clk        ; 6.138     ; 6.308     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 4.993     ; 5.163     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 5.824     ; 5.994     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 6.097     ; 6.267     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 5.824     ; 5.994     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 5.615     ; 5.785     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 5.615     ; 5.785     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 5.386     ; 5.556     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 5.403     ; 5.573     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 5.386     ; 5.556     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 5.082     ; 5.252     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 5.824     ; 5.994     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 7.688     ; 7.724     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 5.824     ; 5.994     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 7.206     ; 7.242     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 5.972     ; 6.113     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 6.097     ; 6.267     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 6.382     ; 6.521     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16] ; clk        ; 6.641     ; 6.677     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17] ; clk        ; 5.050     ; 5.220     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18] ; clk        ; 5.057     ; 5.227     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19] ; clk        ; 4.993     ; 5.163     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20] ; clk        ; 4.993     ; 5.163     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21] ; clk        ; 5.054     ; 5.224     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22] ; clk        ; 5.050     ; 5.220     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23] ; clk        ; 4.993     ; 5.163     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                             ;
+------------+-----------------+-------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                              ; Note ;
+------------+-----------------+-------------------------------------------------------------------------+------+
; 71.34 MHz  ; 71.34 MHz       ; altera_reserved_tck                                                     ;      ;
; 118.91 MHz ; 118.91 MHz      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 139.88 MHz ; 139.88 MHz      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 145.01 MHz ; 145.01 MHz      ; clk                                                                     ;      ;
; 174.79 MHz ; 174.79 MHz      ; cmos_pclk                                                               ;      ;
+------------+-----------------+-------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                               ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; -5.106 ; -9.981        ;
; clk                                                                     ; -1.341 ; -8.486        ;
; cmos_pclk                                                               ; -0.936 ; -1.522        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 6.383  ; 0.000         ;
; altera_reserved_tck                                                     ; 42.991 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; cmos_pclk                                                               ; -1.702 ; -3.168        ;
; clk                                                                     ; -0.418 ; -0.663        ;
; altera_reserved_tck                                                     ; 0.403  ; 0.000         ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.403  ; 0.000         ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.403  ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                            ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; cmos_pclk                                                               ; -1.712 ; -216.422      ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 6.178  ; 0.000         ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.260  ; 0.000         ;
; altera_reserved_tck                                                     ; 48.318 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                            ;
+-------------------------------------------------------------------------+-------+---------------+
; Clock                                                                   ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------+-------+---------------+
; cmos_pclk                                                               ; 0.138 ; 0.000         ;
; altera_reserved_tck                                                     ; 1.241 ; 0.000         ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 2.770 ; 0.000         ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.861 ; 0.000         ;
+-------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                 ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.698  ; 0.000         ;
; clk                                                                     ; 9.687  ; 0.000         ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 19.697 ; 0.000         ;
; cmos_pclk                                                               ; 20.525 ; 0.000         ;
; altera_reserved_tck                                                     ; 49.335 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                      ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; -5.106 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[3]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.441     ; 2.609      ;
; -4.875 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[8]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.440     ; 2.379      ;
; -4.810 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[0]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.441     ; 2.313      ;
; -4.767 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[2]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.441     ; 2.270      ;
; -4.738 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[5]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.440     ; 2.242      ;
; -4.727 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[7]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.440     ; 2.231      ;
; -4.603 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[9]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.440     ; 2.107      ;
; -4.573 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[4]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.441     ; 2.076      ;
; -3.977 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[1]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.441     ; 1.480      ;
; -3.641 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[6]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.440     ; 1.145      ;
; 2.851  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.084      ;
; 2.853  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.082      ;
; 2.855  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.080      ;
; 2.856  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.079      ;
; 3.026  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.908      ;
; 3.028  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.906      ;
; 3.028  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.907      ;
; 3.028  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.906      ;
; 3.029  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.906      ;
; 3.030  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.904      ;
; 3.033  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.901      ;
; 3.034  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.900      ;
; 3.035  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.899      ;
; 3.036  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.898      ;
; 3.162  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.771      ;
; 3.162  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.771      ;
; 3.162  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.771      ;
; 3.162  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.771      ;
; 3.185  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.750      ;
; 3.185  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[2]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.750      ;
; 3.185  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[3]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.750      ;
; 3.185  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.750      ;
; 3.189  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.744      ;
; 3.189  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.744      ;
; 3.189  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.744      ;
; 3.189  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.744      ;
; 3.212  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.723      ;
; 3.212  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[2]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.723      ;
; 3.212  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[3]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.723      ;
; 3.212  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.723      ;
; 3.227  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_sdat_out                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.705      ;
; 3.231  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.703      ;
; 3.233  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.701      ;
; 3.238  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.696      ;
; 3.239  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.695      ;
; 3.404  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.527      ;
; 3.419  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.514      ;
; 3.419  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.514      ;
; 3.419  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.514      ;
; 3.419  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.514      ;
; 3.425  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.507      ;
; 3.425  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.507      ;
; 3.425  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.507      ;
; 3.425  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.507      ;
; 3.442  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.493      ;
; 3.442  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[2]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.493      ;
; 3.442  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[3]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.493      ;
; 3.442  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.493      ;
; 3.448  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.486      ;
; 3.448  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[2]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.486      ;
; 3.448  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[3]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.486      ;
; 3.448  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.486      ;
; 3.463  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_sdat_out                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.468      ;
; 3.477  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[18]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.448      ;
; 3.477  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[21]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.448      ;
; 3.477  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[12]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.448      ;
; 3.477  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[13]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.448      ;
; 3.477  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[14]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.448      ;
; 3.477  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[15]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.448      ;
; 3.477  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[16]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.448      ;
; 3.477  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[17]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.448      ;
; 3.477  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[19]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.448      ;
; 3.482  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.450      ;
; 3.485  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.447      ;
; 3.490  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.442      ;
; 3.490  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.442      ;
; 3.509  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[20]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.420      ;
; 3.509  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[8]                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.420      ;
; 3.509  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[9]                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.420      ;
; 3.509  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[10]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.420      ;
; 3.509  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[11]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.420      ;
; 3.579  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.353      ;
; 3.579  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.353      ;
; 3.579  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.353      ;
; 3.579  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.353      ;
; 3.602  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.332      ;
; 3.602  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[2]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.332      ;
; 3.602  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[3]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.332      ;
; 3.602  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.332      ;
; 3.617  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_sdat_out                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.314      ;
; 3.621  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[0]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.312      ;
; 3.621  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[0]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.312      ;
; 3.621  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[0]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.312      ;
; 3.621  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[0]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.312      ;
; 3.640  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.290      ;
; 3.644  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[0]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.291      ;
; 3.644  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[0]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[2]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.291      ;
; 3.644  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[0]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[3]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.291      ;
; 3.644  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[0]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.291      ;
; 3.664  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_sdat_out                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.268      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                             ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.341 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.082     ; 1.243      ;
; -1.338 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.082     ; 1.240      ;
; -1.337 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                   ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.082     ; 1.239      ;
; -1.336 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                   ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.082     ; 1.238      ;
; -1.310 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.082     ; 1.212      ;
; -1.309 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                   ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.082     ; 1.211      ;
; -1.271 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.082     ; 1.173      ;
; -1.270 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.082     ; 1.172      ;
; -1.269 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                   ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.082     ; 1.171      ;
; -1.266 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                   ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.082     ; 1.168      ;
; -1.246 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.082     ; 1.148      ;
; -1.245 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                   ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.082     ; 1.147      ;
; -0.316 ; cmos_pclk                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                   ; cmos_pclk                                                               ; clk         ; 0.001        ; 2.483      ; 2.782      ;
; -0.199 ; cmos_pclk                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                ; cmos_pclk                                                               ; clk         ; 0.001        ; 2.483      ; 2.665      ;
; -0.192 ; cmos_pclk                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                   ; cmos_pclk                                                               ; clk         ; 0.002        ; 2.483      ; 2.659      ;
; -0.016 ; cmos_pclk                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                ; cmos_pclk                                                               ; clk         ; 0.002        ; 2.483      ; 2.483      ;
; 7.007  ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.921      ; 4.836      ;
; 7.009  ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.921      ; 4.834      ;
; 13.104 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.829      ;
; 13.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.739      ;
; 13.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.624      ;
; 13.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.066     ; 6.622      ;
; 13.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.066     ; 6.563      ;
; 13.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.546      ;
; 13.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.540      ;
; 13.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.066     ; 6.538      ;
; 13.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.531      ;
; 13.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.526      ;
; 13.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.465      ;
; 13.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.459      ;
; 13.482 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[0]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.452      ;
; 13.482 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[1]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.452      ;
; 13.482 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[2]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.452      ;
; 13.482 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[3]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.452      ;
; 13.482 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[4]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.452      ;
; 13.482 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[5]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.452      ;
; 13.482 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[6]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.452      ;
; 13.482 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[7]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.452      ;
; 13.482 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[8]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.452      ;
; 13.482 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[9]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.452      ;
; 13.482 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[10]                                                                                                               ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.452      ;
; 13.482 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[11]                                                                                                               ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.452      ;
; 13.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.450      ;
; 13.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.442      ;
; 13.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.437      ;
; 13.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.431      ;
; 13.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.416      ;
; 13.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.380      ;
; 13.573 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.362      ;
; 13.578 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[15]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.355      ;
; 13.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.354      ;
; 13.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[13] ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.353      ;
; 13.585 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.350      ;
; 13.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.064     ; 6.348      ;
; 13.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.344      ;
; 13.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; clk                                                                     ; clk         ; 20.000       ; -0.064     ; 6.342      ;
; 13.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.335      ;
; 13.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; clk                                                                     ; clk         ; 20.000       ; -0.066     ; 6.333      ;
; 13.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.304      ;
; 13.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.066     ; 6.305      ;
; 13.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.299      ;
; 13.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.294      ;
; 13.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.064     ; 6.289      ;
; 13.654 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.281      ;
; 13.655 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; clk                                                                     ; clk         ; 20.000       ; -0.064     ; 6.283      ;
; 13.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.274      ;
; 13.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.273      ;
; 13.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; clk                                                                     ; clk         ; 20.000       ; -0.066     ; 6.274      ;
; 13.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[13] ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.272      ;
; 13.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.066     ; 6.269      ;
; 13.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.066     ; 6.268      ;
; 13.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.064     ; 6.264      ;
; 13.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; clk                                                                     ; clk         ; 20.000       ; -0.064     ; 6.258      ;
; 13.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.255      ;
; 13.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.252      ;
; 13.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.066     ; 6.249      ;
; 13.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; clk                                                                     ; clk         ; 20.000       ; -0.066     ; 6.249      ;
; 13.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.245      ;
; 13.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.246      ;
; 13.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.246      ;
; 13.696 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.237      ;
; 13.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.223      ;
; 13.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.213      ;
; 13.726 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; clk                                                                     ; clk         ; 20.000       ; -0.066     ; 6.210      ;
; 13.738 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.195      ;
; 13.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; clk                                                                     ; clk         ; 20.000       ; -0.069     ; 6.186      ;
; 13.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; clk                                                                     ; clk         ; 20.000       ; -0.067     ; 6.184      ;
; 13.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; clk                                                                     ; clk         ; 20.000       ; -0.064     ; 6.182      ;
; 13.762 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[0]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.172      ;
; 13.762 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[1]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.172      ;
; 13.762 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[2]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.172      ;
; 13.762 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[3]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.172      ;
; 13.762 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[4]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.172      ;
; 13.762 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[5]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.172      ;
; 13.762 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[6]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.172      ;
; 13.762 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[7]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.172      ;
; 13.762 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[8]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.172      ;
; 13.762 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[9]                                                                                                                ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.172      ;
; 13.762 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[10]                                                                                                               ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.172      ;
; 13.762 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[11]                                                                                                               ; clk                                                                     ; clk         ; 20.000       ; -0.068     ; 6.172      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                       ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.936 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[0]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 2.766      ;
; -0.810 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[2]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 2.640      ;
; -0.774 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[3]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 2.604      ;
; -0.586 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[9]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 2.416      ;
; -0.536 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[4]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 2.366      ;
; -0.478 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[5]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 2.308      ;
; -0.462 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[7]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 2.292      ;
; -0.452 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[8]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 2.282      ;
; -0.363 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[1]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 2.193      ;
; -0.207 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[6]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 2.037      ;
; 35.945 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.092     ; 5.631      ;
; 35.978 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.092     ; 5.598      ;
; 36.060 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.075     ; 5.533      ;
; 36.093 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.075     ; 5.500      ;
; 36.315 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.092     ; 5.261      ;
; 36.326 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.075     ; 5.267      ;
; 36.348 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.092     ; 5.228      ;
; 36.359 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.075     ; 5.234      ;
; 36.402 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 5.192      ;
; 36.402 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 5.192      ;
; 36.423 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 5.171      ;
; 36.423 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 5.171      ;
; 36.443 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[3]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 5.154      ;
; 36.443 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[4]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 5.154      ;
; 36.443 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[2]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 5.154      ;
; 36.443 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[1]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 5.154      ;
; 36.443 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[5]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 5.154      ;
; 36.443 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[0]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 5.154      ;
; 36.448 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.092     ; 5.128      ;
; 36.456 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[3]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 5.141      ;
; 36.456 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[4]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 5.141      ;
; 36.456 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[2]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 5.141      ;
; 36.456 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 5.141      ;
; 36.456 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[5]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 5.141      ;
; 36.456 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[0]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 5.141      ;
; 36.456 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[0]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 5.141      ;
; 36.497 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.092     ; 5.079      ;
; 36.563 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.075     ; 5.030      ;
; 36.604 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[0]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.993      ;
; 36.612 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.075     ; 4.981      ;
; 36.639 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[3]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.955      ;
; 36.639 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[2]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.955      ;
; 36.639 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[4]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.955      ;
; 36.639 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[1]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.955      ;
; 36.639 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[5]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.955      ;
; 36.639 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.955      ;
; 36.639 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.955      ;
; 36.743 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[3]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.854      ;
; 36.743 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[4]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.854      ;
; 36.743 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[2]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.854      ;
; 36.743 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[1]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.854      ;
; 36.743 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[5]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.854      ;
; 36.743 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[0]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.854      ;
; 36.758 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[3]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.836      ;
; 36.758 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[2]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.836      ;
; 36.758 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[4]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.836      ;
; 36.758 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[1]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.836      ;
; 36.758 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[6]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.836      ;
; 36.758 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[5]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.836      ;
; 36.758 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[7]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.836      ;
; 36.758 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[7]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.836      ;
; 36.758 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[6]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.836      ;
; 36.818 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.092     ; 4.758      ;
; 36.829 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.075     ; 4.764      ;
; 36.867 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.092     ; 4.709      ;
; 36.878 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.075     ; 4.715      ;
; 37.006 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.588      ;
; 37.006 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.588      ;
; 37.027 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.567      ;
; 37.027 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.567      ;
; 37.040 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[9]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.087     ; 4.541      ;
; 37.040 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[7]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.087     ; 4.541      ;
; 37.040 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[6]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.087     ; 4.541      ;
; 37.040 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[5]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.087     ; 4.541      ;
; 37.040 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[8]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.087     ; 4.541      ;
; 37.047 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[3]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.547      ;
; 37.047 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[2]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.547      ;
; 37.047 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[4]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.547      ;
; 37.047 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[1]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.547      ;
; 37.047 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[0]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.547      ;
; 37.047 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[5]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.547      ;
; 37.047 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.547      ;
; 37.047 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.074     ; 4.547      ;
; 37.047 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[3]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.550      ;
; 37.047 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[4]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.550      ;
; 37.047 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[2]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.550      ;
; 37.047 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[1]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.550      ;
; 37.047 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[5]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.550      ;
; 37.047 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[0]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.550      ;
; 37.060 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[3]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.537      ;
; 37.060 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[4]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.537      ;
; 37.060 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[2]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.537      ;
; 37.060 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.537      ;
; 37.060 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[5]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.537      ;
; 37.060 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[0]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.537      ;
; 37.060 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[0]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.071     ; 4.537      ;
; 37.076 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.094     ; 4.498      ;
; 37.155 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[9]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.070     ; 4.443      ;
; 37.155 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[7]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.070     ; 4.443      ;
; 37.155 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[6]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.070     ; 4.443      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                       ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 6.383  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 3.463      ;
; 6.529  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[9] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 3.317      ;
; 6.964  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 2.880      ;
; 7.077  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 2.767      ;
; 7.103  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 2.741      ;
; 7.146  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 2.698      ;
; 7.505  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 2.329      ;
; 7.576  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 2.258      ;
; 7.935  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 1.899      ;
; 8.203  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 1.631      ;
; 31.590 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 8.354      ;
; 31.643 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 8.301      ;
; 31.768 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 8.176      ;
; 31.819 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 8.125      ;
; 31.821 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 8.123      ;
; 31.872 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 8.072      ;
; 31.973 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.971      ;
; 31.997 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.947      ;
; 32.026 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.918      ;
; 32.027 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.917      ;
; 32.050 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.894      ;
; 32.080 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.864      ;
; 32.091 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.853      ;
; 32.144 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.800      ;
; 32.145 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.798      ;
; 32.170 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.774      ;
; 32.189 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.755      ;
; 32.194 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.749      ;
; 32.198 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.745      ;
; 32.210 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.733      ;
; 32.213 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.731      ;
; 32.247 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.696      ;
; 32.263 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.680      ;
; 32.318 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.626      ;
; 32.331 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.612      ;
; 32.345 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.598      ;
; 32.348 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.596      ;
; 32.367 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.577      ;
; 32.368 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.576      ;
; 32.371 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.573      ;
; 32.382 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.561      ;
; 32.391 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.553      ;
; 32.398 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.545      ;
; 32.399 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.545      ;
; 32.418 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.526      ;
; 32.421 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.523      ;
; 32.442 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.502      ;
; 32.499 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.445      ;
; 32.545 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.398      ;
; 32.552 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.392      ;
; 32.553 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.391      ;
; 32.572 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.372      ;
; 32.577 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.367      ;
; 32.596 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.348      ;
; 32.596 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.347      ;
; 32.596 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.348      ;
; 32.607 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.337      ;
; 32.620 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.324      ;
; 32.624 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.320      ;
; 32.626 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.318      ;
; 32.642 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 7.279      ;
; 32.642 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 7.279      ;
; 32.642 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 7.279      ;
; 32.650 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.294      ;
; 32.656 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.287      ;
; 32.670 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.226      ; 7.595      ;
; 32.671 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.273      ;
; 32.677 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.267      ;
; 32.690 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.254      ;
; 32.703 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.240      ;
; 32.707 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.236      ;
; 32.714 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.230      ;
; 32.717 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.226      ;
; 32.725 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.218      ;
; 32.744 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 7.201      ;
; 32.744 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 7.201      ;
; 32.744 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.199      ;
; 32.756 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.187      ;
; 32.768 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.175      ;
; 32.770 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.173      ;
; 32.774 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.169      ;
; 32.790 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.153      ;
; 32.793 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.150      ;
; 32.809 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.134      ;
; 32.812 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.131      ;
; 32.817 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.126      ;
; 32.820 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 7.101      ;
; 32.820 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 7.101      ;
; 32.820 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 7.101      ;
; 32.833 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.110      ;
; 32.848 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.226      ; 7.417      ;
; 32.858 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.086      ;
; 32.865 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 7.078      ;
; 32.871 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 7.050      ;
; 32.871 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 7.050      ;
; 32.871 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 7.050      ;
; 32.898 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.046      ;
; 32.899 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.226      ; 7.366      ;
; 32.917 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 7.027      ;
; 32.922 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 7.023      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 7.299      ;
; 43.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 7.220      ;
; 43.131 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 7.159      ;
; 43.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 7.067      ;
; 43.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 6.951      ;
; 43.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 6.815      ;
; 43.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 6.777      ;
; 43.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 6.647      ;
; 43.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 6.566      ;
; 44.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 6.122      ;
; 44.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 6.091      ;
; 44.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 5.795      ;
; 44.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 5.488      ;
; 44.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 5.447      ;
; 45.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 5.219      ;
; 45.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 4.447      ;
; 46.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 4.099      ;
; 46.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 3.823      ;
; 46.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 3.769      ;
; 46.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 3.631      ;
; 46.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 3.435      ;
; 47.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 3.265      ;
; 47.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 3.000      ;
; 48.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 1.795      ;
; 91.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a10~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.360     ; 7.910      ;
; 91.986 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a26~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.352     ; 7.664      ;
; 91.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.369     ; 7.644      ;
; 92.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a1~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.359     ; 7.508      ;
; 92.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a28~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.354     ; 7.507      ;
; 92.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a13~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.340     ; 7.306      ;
; 92.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a3~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.372     ; 7.247      ;
; 92.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a18~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.365     ; 7.190      ;
; 92.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a4~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.363     ; 7.095      ;
; 92.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a27~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.337     ; 6.949      ;
; 92.901 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.365     ; 6.736      ;
; 92.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.352     ; 6.662      ;
; 92.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a32~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.342     ; 6.662      ;
; 93.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a11~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.333     ; 6.667      ;
; 93.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a8~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.342     ; 6.583      ;
; 93.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a34~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.359     ; 6.564      ;
; 93.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a2~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.363     ; 6.559      ;
; 93.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.345     ; 6.505      ;
; 93.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a15~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.368     ; 6.383      ;
; 93.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a38~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.338     ; 6.391      ;
; 93.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a39~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.336     ; 6.334      ;
; 93.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.346     ; 6.284      ;
; 93.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.348     ; 6.282      ;
; 93.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.358     ; 6.269      ;
; 93.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a21~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.345     ; 6.255      ;
; 93.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a7~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.356     ; 6.243      ;
; 93.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a31~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.339     ; 6.222      ;
; 93.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.343     ; 6.114      ;
; 93.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.348     ; 6.082      ;
; 93.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a16~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.336     ; 6.066      ;
; 93.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a20~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.343     ; 5.996      ;
; 93.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.360     ; 5.938      ;
; 93.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a33~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.339     ; 5.911      ;
; 93.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a37~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.372     ; 5.872      ;
; 93.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a35~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.338     ; 5.889      ;
; 93.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.345     ; 5.814      ;
; 93.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a6~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.343     ; 5.720      ;
; 94.093 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 6.162      ;
; 94.094 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 6.157      ;
; 94.105 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 6.150      ;
; 94.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 6.130      ;
; 94.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.340     ; 5.501      ;
; 94.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.762      ;
; 94.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.708      ;
; 94.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.708      ;
; 94.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.708      ;
; 94.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.708      ;
; 94.226 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a5~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.342     ; 5.434      ;
; 94.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.622      ;
; 94.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.590      ;
; 94.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.348     ; 5.297      ;
; 94.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.532      ;
; 94.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.532      ;
; 94.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.532      ;
; 94.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.532      ;
; 94.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.533      ;
; 94.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.533      ;
; 94.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.533      ;
; 94.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.533      ;
; 94.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.533      ;
; 94.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.533      ;
; 94.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.489      ;
; 94.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.489      ;
; 94.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.489      ;
; 94.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.489      ;
; 94.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.489      ;
; 94.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.489      ;
; 94.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.456      ;
; 94.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.456      ;
; 94.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.456      ;
; 94.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.456      ;
; 94.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.456      ;
; 94.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.456      ;
; 94.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.414      ;
; 94.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.421      ;
; 94.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.377      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.702 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[6]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 1.014      ;
; -1.466 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[1]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 1.250      ;
; -1.130 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[9]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 1.585      ;
; -1.009 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[7]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 1.706      ;
; -0.969 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[8]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 1.746      ;
; -0.965 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[4]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 1.751      ;
; -0.911 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[5]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 1.804      ;
; -0.836 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[2]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 1.880      ;
; -0.677 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[0]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 2.039      ;
; -0.661 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[3]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 2.055      ;
; 0.393  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[2]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_address_reg0                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.418      ; 1.041      ;
; 0.399  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[1]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.419      ; 1.048      ;
; 0.403  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.669      ;
; 0.404  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[4]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.419      ; 1.053      ;
; 0.404  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.669      ;
; 0.416  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_datain_reg0  ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.423      ; 1.069      ;
; 0.418  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                                                                                                                             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                                                                                                                                                       ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.684      ;
; 0.419  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[3]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_address_reg0                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.418      ; 1.067      ;
; 0.422  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.420      ; 1.072      ;
; 0.428  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[2]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.419      ; 1.077      ;
; 0.431  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[4]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_address_reg0                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.418      ; 1.079      ;
; 0.435  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.420      ; 1.085      ;
; 0.435  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.420      ; 1.085      ;
; 0.450  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.420      ; 1.100      ;
; 0.455  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[3]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.419      ; 1.104      ;
; 0.461  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.420      ; 1.111      ;
; 0.461  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.420      ; 1.111      ;
; 0.465  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.420      ; 1.115      ;
; 0.465  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.420      ; 1.115      ;
; 0.468  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.420      ; 1.118      ;
; 0.468  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.420      ; 1.118      ;
; 0.468  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.000                                                                                                                                                                                                       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.001                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.734      ;
; 0.472  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[0]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[1]                                                                                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.737      ;
; 0.472  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[1]                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]                                                                                                                                                                                                                   ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.738      ;
; 0.473  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[4]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[4]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.738      ;
; 0.473  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[1]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[1]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.738      ;
; 0.474  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.420      ; 1.124      ;
; 0.474  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.420      ; 1.124      ;
; 0.474  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit3                                                                                                                                                                                               ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit4                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.740      ;
; 0.476  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[0]                                                                                                                                                                                               ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[1]                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.741      ;
; 0.489  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.754      ;
; 0.505  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                                                                                                                                                                        ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.771      ;
; 0.505  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[0]                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.771      ;
; 0.512  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.778      ;
; 0.512  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.778      ;
; 0.532  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[2]                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.798      ;
; 0.601  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit3                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.867      ;
; 0.602  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[4]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[4]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.867      ;
; 0.604  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit2                                                                                                                                                                                               ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit4                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.870      ;
; 0.605  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                                                                                                                                                                        ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.870      ;
; 0.606  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.872      ;
; 0.607  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.873      ;
; 0.609  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                                                                                                                                                                        ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.874      ;
; 0.611  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit2                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.877      ;
; 0.623  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[7]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[7]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.888      ;
; 0.624  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit1                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.890      ;
; 0.626  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                                                                                                                                                                        ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.892      ;
; 0.628  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[6]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[6]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.893      ;
; 0.630  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[7]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[7]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.895      ;
; 0.632  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit2                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.898      ;
; 0.634  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit3                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.900      ;
; 0.646  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[5]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[5]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.911      ;
; 0.647  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[2]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[2]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.912      ;
; 0.648  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[2]                                                                                                                                                                                               ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[3]                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.914      ;
; 0.648  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]                                                                                                                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[1]                                                                                                                                                                                                                   ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.914      ;
; 0.651  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[6]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[6]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.916      ;
; 0.657  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                                                                                                                                                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.069      ; 0.921      ;
; 0.662  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.000                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.928      ;
; 0.662  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.101                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.928      ;
; 0.663  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[4]                                                                                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.929      ;
; 0.663  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.011                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.929      ;
; 0.665  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.100                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.931      ;
; 0.667  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[1]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_address_reg0                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.418      ; 1.315      ;
; 0.692  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                                                                                                                                              ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.957      ;
; 0.692  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[3]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[3]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.957      ;
; 0.693  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[1]                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[2]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[2]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.958      ;
; 0.693  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[5]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[5]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.958      ;
; 0.695  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                                                                                                                                              ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.070      ; 0.960      ;
; 0.697  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[6]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.412      ; 1.339      ;
; 0.702  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.011                                                                                                                                                                                                       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.100                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.968      ;
; 0.702  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.968      ;
; 0.703  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.969      ;
; 0.706  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[3]                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.972      ;
; 0.716  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.982      ;
; 0.716  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.982      ;
; 0.716  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.071      ; 0.982      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.418 ; cmos_pclk                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; cmos_pclk    ; clk         ; 0.000        ; 2.576      ; 2.393      ;
; -0.249 ; cmos_pclk                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; cmos_pclk    ; clk         ; -0.001       ; 2.576      ; 2.561      ;
; -0.245 ; cmos_pclk                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; 0.000        ; 2.576      ; 2.566      ;
; -0.134 ; cmos_pclk                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; -0.001       ; 2.576      ; 2.676      ;
; 0.403  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.417  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.422      ; 1.069      ;
; 0.451  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.070      ; 0.716      ;
; 0.456  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.417      ; 1.103      ;
; 0.467  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.417      ; 1.114      ;
; 0.470  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.736      ;
; 0.471  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.737      ;
; 0.471  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.070      ; 0.736      ;
; 0.471  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.737      ;
; 0.471  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.737      ;
; 0.472  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.738      ;
; 0.472  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.738      ;
; 0.472  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.738      ;
; 0.472  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.738      ;
; 0.473  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.070      ; 0.738      ;
; 0.473  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.070      ; 0.738      ;
; 0.473  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.739      ;
; 0.473  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.739      ;
; 0.473  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.739      ;
; 0.475  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.741      ;
; 0.492  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.758      ;
; 0.493  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.759      ;
; 0.493  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.759      ;
; 0.494  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.760      ;
; 0.494  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.760      ;
; 0.494  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.760      ;
; 0.495  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.761      ;
; 0.495  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.761      ;
; 0.495  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.761      ;
; 0.496  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.762      ;
; 0.547  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[15]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.813      ;
; 0.591  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.071      ; 0.857      ;
; 0.591  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.071      ; 0.857      ;
; 0.629  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.895      ;
; 0.640  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.419      ; 1.289      ;
; 0.643  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.909      ;
; 0.647  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.913      ;
; 0.648  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.914      ;
; 0.649  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.915      ;
; 0.654  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.921      ;
; 0.655  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.921      ;
; 0.656  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.922      ;
; 0.666  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.075      ; 0.936      ;
; 0.667  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[14]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[14]                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.933      ;
; 0.668  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[13]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[13]                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.934      ;
; 0.668  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.934      ;
; 0.669  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.418      ; 1.317      ;
; 0.669  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.935      ;
; 0.669  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.935      ;
; 0.670  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.420      ; 1.320      ;
; 0.682  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; 0.000        ; 0.104      ; 1.021      ;
; 0.683  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.426      ; 1.339      ;
; 0.683  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                         ; cmos_pclk    ; clk         ; 0.000        ; 0.104      ; 1.022      ;
; 0.689  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.071      ; 0.955      ;
; 0.690  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.956      ;
; 0.692  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[9]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[9]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.958      ;
; 0.692  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[15]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[15]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.958      ;
; 0.692  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.071      ; 0.958      ;
; 0.693  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[1]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[1]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.959      ;
; 0.695  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[5]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[5]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.961      ;
; 0.696  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[2]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[2]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.962      ;
; 0.697  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[3]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[3]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.963      ;
; 0.698  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[11]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[11]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.964      ;
; 0.698  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[14]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[14]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.964      ;
; 0.699  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[6]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[6]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.965      ;
; 0.699  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[16]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[16]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.965      ;
; 0.702  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; 0.000        ; 0.104      ; 1.041      ;
; 0.704  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[18]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[18]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.970      ;
; 0.706  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; 0.000        ; 0.104      ; 1.045      ;
; 0.707  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[7]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[7]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.973      ;
; 0.707  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ; cmos_pclk    ; clk         ; 0.000        ; 0.104      ; 1.046      ;
; 0.707  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                         ; cmos_pclk    ; clk         ; 0.000        ; 0.104      ; 1.046      ;
; 0.710  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.420      ; 1.360      ;
; 0.711  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.977      ;
; 0.711  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[19]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[19]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.977      ;
; 0.712  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[8]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[8]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.978      ;
; 0.713  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[4]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[4]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.979      ;
; 0.714  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[20]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[20]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.980      ;
; 0.714  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.980      ;
; 0.716  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[17]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[17]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.982      ;
; 0.718  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[10]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[10]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.984      ;
; 0.718  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[23]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[23]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.984      ;
; 0.719  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[21]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[21]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.985      ;
; 0.722  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[22]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[22]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.988      ;
; 0.723  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[0]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[0]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.989      ;
; 0.724  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.419      ; 1.373      ;
; 0.743  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.417      ; 1.390      ;
; 0.751  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.409      ; 1.390      ;
; 0.756  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.422      ; 1.408      ;
; 0.760  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.420      ; 1.410      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.684      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.684      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.715      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.723      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.723      ;
; 0.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.725      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.740      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.740      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.742      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.746      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.746      ;
; 0.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|address_reg_b[2]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.747      ;
; 0.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.747      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|address_reg_b[2]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.748      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|address_reg_b[2]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.749      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.749      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a6~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.343      ; 1.059      ;
; 0.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.752      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.753      ;
; 0.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.753      ;
; 0.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.755      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.760      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.760      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.760      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.761      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.761      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.761      ;
; 0.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.761      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.766      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.767      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.774      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.775      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.782      ;
; 0.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.799      ;
; 0.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.802      ;
; 0.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.855      ;
; 0.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.865      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.866      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mLENGTH[8]                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|mLENGTH[8]                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[0]                                                                                                                                    ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[0]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Write                                                                                                                                    ; Sdram_Control_2Port:u_Sdram_Control_2Port|Write                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR_DONE                                                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR_DONE                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR                                                                                                                                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|IN_REQ                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|IN_REQ                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD_DONE                                                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD_DONE                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD                                                                                                                                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|OUT_VALID                                                                                                                                ; Sdram_Control_2Port:u_Sdram_Control_2Port|OUT_VALID                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[0]                                                                                                                                     ; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[0]                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack1                                                                                                                                         ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack1                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                                                         ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack2                                                                                                                                         ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack2                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack                                                                                                                                          ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack                                                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[0]                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_write                                                                                                                ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_write                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_read                                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_read                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_rw                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|oe1                                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|oe1                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[19]                                                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[19]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[20]                                                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[20]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[18]                                                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[18]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[20]                                                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[20]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[21]                                                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[21]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; led_74595_driver:u_led_74595_driver|delay_cnt[1]                                                                                                                                   ; led_74595_driver:u_led_74595_driver|delay_cnt[1]                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; led_74595_driver:u_led_74595_driver|led_cnt[1]                                                                                                                                     ; led_74595_driver:u_led_74595_driver|led_cnt[1]                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; led_74595_driver:u_led_74595_driver|led_cnt[2]                                                                                                                                     ; led_74595_driver:u_led_74595_driver|led_cnt[2]                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; led_74595_driver:u_led_74595_driver|shift_state                                                                                                                                    ; led_74595_driver:u_led_74595_driver|shift_state                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; led_74595_driver:u_led_74595_driver|delay_cnt[2]                                                                                                                                   ; led_74595_driver:u_led_74595_driver|delay_cnt[2]                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|REF_ACK                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|REF_REQ                                                                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CM_ACK                                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.418 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Read                                                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|Read                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_load_mode                                                                                                            ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_load_mode                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.684      ;
; 0.419 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_precharge                                                                                                            ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_precharge                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.684      ;
; 0.420 ; led_74595_driver:u_led_74595_driver|delay_cnt[0]                                                                                                                                   ; led_74595_driver:u_led_74595_driver|delay_cnt[0]                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.684      ;
; 0.420 ; led_74595_driver:u_led_74595_driver|led_cnt[0]                                                                                                                                     ; led_74595_driver:u_led_74595_driver|led_cnt[0]                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.684      ;
; 0.420 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|CMD_ACK                                                                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.684      ;
; 0.451 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.716      ;
; 0.457 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.723      ;
; 0.458 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.723      ;
; 0.458 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.723      ;
; 0.458 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[10]                                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.723      ;
; 0.459 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.724      ;
; 0.468 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.734      ;
; 0.468 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.733      ;
; 0.473 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[21]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|BA[1]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|BA[1]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|BA[1]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[14]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[6]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[6]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[6]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[7]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[7]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[16]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[8]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[11]                                                                                                                  ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[11]                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.737      ;
; 0.474 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|WE_N                                                                                                                    ; Sdram_Control_2Port:u_Sdram_Control_2Port|WE_N                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.738      ;
; 0.474 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|BA[0]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|BA[0]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[12]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[4]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.738      ;
; 0.474 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[4]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[4]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.738      ;
; 0.474 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[15]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[7]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[10]                                                                                                                  ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[10]                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|CMD_ACK                                                                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.738      ;
; 0.475 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[8]                                                                                                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[0]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.740      ;
; 0.475 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[5]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[5]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.740      ;
; 0.476 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[9]                                                                                                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[1]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.740      ;
; 0.477 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.742      ;
; 0.480 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|oe1                                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.745      ;
; 0.496 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.761      ;
; 0.503 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[8]                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.768      ;
; 0.582 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.847      ;
; 0.583 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.848      ;
; 0.587 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.852      ;
; 0.589 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.854      ;
; 0.594 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.860      ;
; 0.594 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.859      ;
; 0.597 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.862      ;
; 0.598 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.863      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                       ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.449 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.715      ;
; 0.477 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.743      ;
; 0.479 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.745      ;
; 0.493 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.759      ;
; 0.495 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.761      ;
; 0.504 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.079      ;
; 0.511 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.086      ;
; 0.515 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.781      ;
; 0.519 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.094      ;
; 0.522 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.097      ;
; 0.557 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.132      ;
; 0.580 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.846      ;
; 0.615 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.881      ;
; 0.620 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.886      ;
; 0.622 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.887      ;
; 0.630 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.896      ;
; 0.635 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.901      ;
; 0.645 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.911      ;
; 0.645 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.911      ;
; 0.656 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[6]                          ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 1.037      ;
; 0.693 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.959      ;
; 0.698 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.963      ;
; 0.698 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.963      ;
; 0.705 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.970      ;
; 0.709 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.975      ;
; 0.711 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.977      ;
; 0.713 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.978      ;
; 0.714 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.979      ;
; 0.715 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.980      ;
; 0.715 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.980      ;
; 0.717 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.982      ;
; 0.718 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.983      ;
; 0.720 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.985      ;
; 0.721 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.986      ;
; 0.723 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.988      ;
; 0.725 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.990      ;
; 0.730 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.995      ;
; 0.737 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.003      ;
; 0.783 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.049      ;
; 0.803 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.379      ;
; 0.820 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.396      ;
; 0.821 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.087      ;
; 0.824 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.399      ;
; 0.824 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.400      ;
; 0.834 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.100      ;
; 0.879 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.144      ;
; 0.888 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.154      ;
; 0.892 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.468      ;
; 0.905 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.171      ;
; 0.911 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.177      ;
; 0.912 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.178      ;
; 0.919 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.185      ;
; 0.930 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.196      ;
; 0.955 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[1]                          ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 1.336      ;
; 0.971 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.237      ;
; 0.998 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.264      ;
; 1.015 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.280      ;
; 1.016 ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.281      ;
; 1.017 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.282      ;
; 1.020 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.285      ;
; 1.022 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.287      ;
; 1.026 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.292      ;
; 1.029 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.294      ;
; 1.029 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.294      ;
; 1.030 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.295      ;
; 1.031 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.296      ;
; 1.032 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.297      ;
; 1.032 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.297      ;
; 1.033 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.298      ;
; 1.035 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.300      ;
; 1.036 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.301      ;
; 1.036 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.301      ;
; 1.037 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.302      ;
; 1.037 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.302      ;
; 1.037 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.302      ;
; 1.040 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.305      ;
; 1.042 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.618      ;
; 1.044 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.309      ;
; 1.045 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.310      ;
; 1.045 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.310      ;
; 1.048 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.313      ;
; 1.049 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.314      ;
; 1.049 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.314      ;
; 1.052 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.317      ;
; 1.055 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.320      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                        ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.712 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.542      ;
; -1.712 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.542      ;
; -1.712 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.542      ;
; -1.712 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.542      ;
; -1.712 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.542      ;
; -1.712 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.542      ;
; -1.712 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.542      ;
; -1.712 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.542      ;
; -1.712 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.542      ;
; -1.712 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.542      ;
; -1.712 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.542      ;
; -1.710 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.540      ;
; -1.710 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.540      ;
; -1.710 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.540      ;
; -1.710 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.540      ;
; -1.710 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.540      ;
; -1.710 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.540      ;
; -1.710 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.540      ;
; -1.710 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.540      ;
; -1.710 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.540      ;
; -1.710 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.540      ;
; -1.710 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.540      ;
; -1.688 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.519      ;
; -1.688 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.519      ;
; -1.688 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.519      ;
; -1.688 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.519      ;
; -1.686 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.517      ;
; -1.686 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.517      ;
; -1.686 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.517      ;
; -1.686 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.517      ;
; -1.676 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.507      ;
; -1.676 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.507      ;
; -1.676 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.507      ;
; -1.674 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.505      ;
; -1.674 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.505      ;
; -1.674 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.505      ;
; -1.661 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.491      ;
; -1.661 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.491      ;
; -1.661 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.491      ;
; -1.661 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.491      ;
; -1.661 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.491      ;
; -1.661 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.491      ;
; -1.661 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.491      ;
; -1.661 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.491      ;
; -1.661 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.491      ;
; -1.661 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.491      ;
; -1.661 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.491      ;
; -1.656 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.487      ;
; -1.654 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.485      ;
; -1.637 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.468      ;
; -1.637 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.468      ;
; -1.637 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.468      ;
; -1.637 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.468      ;
; -1.632 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.462      ;
; -1.632 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.462      ;
; -1.632 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.462      ;
; -1.632 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.462      ;
; -1.632 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.462      ;
; -1.632 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.462      ;
; -1.632 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.462      ;
; -1.632 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.462      ;
; -1.632 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.462      ;
; -1.632 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.462      ;
; -1.632 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.462      ;
; -1.625 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.456      ;
; -1.625 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.456      ;
; -1.625 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.456      ;
; -1.624 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.454      ;
; -1.624 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.454      ;
; -1.624 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.454      ;
; -1.624 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.454      ;
; -1.624 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.454      ;
; -1.624 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.454      ;
; -1.624 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.454      ;
; -1.624 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.454      ;
; -1.624 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.454      ;
; -1.624 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.454      ;
; -1.624 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.454      ;
; -1.608 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.439      ;
; -1.608 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.439      ;
; -1.608 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.439      ;
; -1.608 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.439      ;
; -1.605 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.436      ;
; -1.600 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.431      ;
; -1.600 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.431      ;
; -1.600 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.431      ;
; -1.600 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.431      ;
; -1.596 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.427      ;
; -1.596 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.427      ;
; -1.596 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.427      ;
; -1.588 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.419      ;
; -1.588 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.419      ;
; -1.588 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.419      ;
; -1.576 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.407      ;
; -1.568 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.917      ; 3.399      ;
; -1.555 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.385      ;
; -1.555 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.385      ;
; -1.555 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.385      ;
; -1.555 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.385      ;
; -1.555 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.916      ; 3.385      ;
+--------+-------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                       ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.105      ; 3.851      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.106      ; 3.852      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.106      ; 3.852      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.106      ; 3.852      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.106      ; 3.852      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.106      ; 3.852      ;
; 6.178 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.106      ; 3.852      ;
; 6.238 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.111      ; 3.912      ;
; 6.238 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.112      ; 3.913      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.462 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.368      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.356      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.356      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.356      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.356      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.356      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.356      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.356      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.356      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.356      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.356      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 3.356      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.355      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.355      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.355      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.355      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.355      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.355      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.355      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.355      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.355      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.355      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 3.355      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 3.368      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 3.368      ;
; 6.463 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 3.368      ;
; 6.464 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.358      ;
; 6.464 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.358      ;
; 6.464 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.358      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                            ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.260 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.841      ;
; 6.261 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.840      ;
; 6.261 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.840      ;
; 6.261 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.840      ;
; 6.261 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.840      ;
; 6.261 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.840      ;
; 6.261 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.177      ; 3.840      ;
; 6.320 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.183      ; 3.902      ;
; 6.321 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~portb_address_reg0   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.183      ; 3.901      ;
; 6.533 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[9]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.374      ;
; 6.533 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[7]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.374      ;
; 6.533 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[6]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.373      ;
; 6.533 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[5]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.374      ;
; 6.533 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[8]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.374      ;
; 6.533 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[4]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.373      ;
; 6.533 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[1]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.373      ;
; 6.533 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[3]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.373      ;
; 6.533 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[0]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.373      ;
; 6.533 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[2]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.373      ;
; 6.533 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.375      ;
; 6.533 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.375      ;
; 6.534 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.372      ;
; 6.534 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.372      ;
; 6.534 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.372      ;
; 6.534 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.372      ;
; 6.544 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[9]                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.370      ;
; 6.544 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[11]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.370      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.358      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.358      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.358      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.358      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.357      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.357      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.357      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.357      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.357      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.357      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.358      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[6]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.357      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[8]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.357      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[5]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.357      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[9]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.357      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[7]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.357      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.357      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.357      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|PRECHARGE                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.352      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_write                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.350      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_read                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.350      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[3]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.350      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[2]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.350      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[1]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.350      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[0]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.350      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_done                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.350      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[12]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.350      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[13]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.350      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[14]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.350      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[15]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.350      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.359      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.359      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.358      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.359      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.359      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.359      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.358      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.358      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.359      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.359      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.359      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.359      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.359      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.358      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.360      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.360      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.360      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.360      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.361      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.361      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.360      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.361      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.361      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.360      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.360      ;
; 6.545 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.360      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 1.972      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.483      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.483      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.483      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.483      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.483      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.483      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.483      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.483      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.492      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.492      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.492      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.492      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.492      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.492      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.492      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.492      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.492      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.492      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.492      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[32]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[31]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.496      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.485      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.485      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.485      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.485      ;
; 96.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.485      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.480      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.480      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.480      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.480      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.480      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.480      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.480      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.480      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.480      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.480      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.480      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.480      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.480      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.483      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.483      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.483      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.483      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.483      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.483      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.483      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.483      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.483      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.482      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.482      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.482      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.482      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.482      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.482      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.482      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.482      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.482      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.482      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.482      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.489      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.489      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.489      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.489      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.489      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.489      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.489      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.489      ;
; 96.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.489      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                             ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.138 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 2.844      ;
; 0.160 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 2.866      ;
; 0.160 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 2.866      ;
; 0.160 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 2.866      ;
; 0.175 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.432      ; 2.882      ;
; 0.175 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.432      ; 2.882      ;
; 0.175 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.432      ; 2.882      ;
; 0.175 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.432      ; 2.882      ;
; 0.183 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 2.889      ;
; 0.183 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 2.889      ;
; 0.183 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 2.889      ;
; 0.183 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 2.889      ;
; 0.183 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 2.889      ;
; 0.183 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 2.889      ;
; 0.183 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 2.889      ;
; 0.183 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 2.889      ;
; 0.183 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 2.889      ;
; 0.183 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 2.889      ;
; 0.183 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 2.889      ;
; 0.326 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.041      ;
; 0.344 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.059      ;
; 0.348 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.063      ;
; 0.348 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.063      ;
; 0.348 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.063      ;
; 0.361 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.076      ;
; 0.363 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 3.079      ;
; 0.363 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 3.079      ;
; 0.363 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 3.079      ;
; 0.363 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 3.079      ;
; 0.366 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.081      ;
; 0.366 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.081      ;
; 0.366 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.081      ;
; 0.371 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.086      ;
; 0.371 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.086      ;
; 0.371 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.086      ;
; 0.371 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.086      ;
; 0.371 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.086      ;
; 0.371 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.086      ;
; 0.371 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.086      ;
; 0.371 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.086      ;
; 0.371 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.086      ;
; 0.371 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.086      ;
; 0.371 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.086      ;
; 0.375 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.090      ;
; 0.381 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 3.097      ;
; 0.381 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 3.097      ;
; 0.381 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 3.097      ;
; 0.381 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 3.097      ;
; 0.383 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.098      ;
; 0.383 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.098      ;
; 0.383 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.098      ;
; 0.389 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.104      ;
; 0.389 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.104      ;
; 0.389 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.104      ;
; 0.389 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.104      ;
; 0.389 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.104      ;
; 0.389 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.104      ;
; 0.389 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.104      ;
; 0.389 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.104      ;
; 0.389 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.104      ;
; 0.389 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.104      ;
; 0.389 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.104      ;
; 0.397 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.112      ;
; 0.397 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.112      ;
; 0.397 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.112      ;
; 0.398 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 3.114      ;
; 0.398 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 3.114      ;
; 0.398 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 3.114      ;
; 0.398 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 3.114      ;
; 0.406 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.121      ;
; 0.406 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.121      ;
; 0.406 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.121      ;
; 0.406 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.121      ;
; 0.406 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.121      ;
; 0.406 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.121      ;
; 0.406 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.121      ;
; 0.406 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.121      ;
; 0.406 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.121      ;
; 0.406 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.121      ;
; 0.406 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.121      ;
; 0.412 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 3.128      ;
; 0.412 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 3.128      ;
; 0.412 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 3.128      ;
; 0.412 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.441      ; 3.128      ;
; 0.417 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.132      ;
; 0.420 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.135      ;
; 0.420 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.135      ;
; 0.420 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.135      ;
; 0.420 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.135      ;
; 0.420 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.135      ;
; 0.420 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.135      ;
; 0.420 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.135      ;
; 0.420 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.135      ;
; 0.420 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.135      ;
; 0.420 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.135      ;
; 0.420 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.440      ; 3.135      ;
; 0.433 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 3.139      ;
; 0.433 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 3.139      ;
; 0.433 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 3.139      ;
; 0.433 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.431      ; 3.139      ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.507      ;
; 1.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.507      ;
; 1.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.507      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.590      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.590      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.590      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.590      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.590      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.590      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.590      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.590      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.590      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.590      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.590      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.590      ;
; 1.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.793      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.052      ;
; 1.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.069      ;
; 1.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.069      ;
; 1.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.069      ;
; 1.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.069      ;
; 1.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.069      ;
; 1.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.069      ;
; 1.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.069      ;
; 1.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.069      ;
; 1.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.069      ;
; 1.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.069      ;
; 1.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.069      ;
; 1.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.069      ;
; 1.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.069      ;
; 1.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.069      ;
; 1.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.069      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.242      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.273      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.273      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.273      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.273      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.273      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.273      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.273      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.273      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.273      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.272      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.279      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.279      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.279      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.279      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.279      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.279      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.279      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.279      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.279      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.279      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.279      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.279      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.281      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.281      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.281      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.281      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.281      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.281      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.281      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.281      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.281      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.281      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.281      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[32]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 3.285      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[31]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 3.285      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 3.285      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 3.285      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 3.285      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 3.285      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 3.285      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 3.285      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 3.285      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 3.285      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 3.285      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 3.285      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 3.285      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 3.285      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 3.285      ;
; 2.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 3.285      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                       ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 3.148      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.770 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.147      ;
; 2.771 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.153      ; 3.139      ;
; 2.771 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.153      ; 3.139      ;
; 2.771 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.153      ; 3.139      ;
; 2.771 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.148      ;
; 2.771 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.148      ;
; 2.772 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.150      ; 3.137      ;
; 2.772 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.150      ; 3.137      ;
; 2.772 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.150      ; 3.137      ;
; 2.772 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.150      ; 3.137      ;
; 2.772 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.150      ; 3.137      ;
; 2.772 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.150      ; 3.137      ;
; 2.772 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.150      ; 3.137      ;
; 2.772 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.150      ; 3.137      ;
; 2.772 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.150      ; 3.137      ;
; 2.772 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.150      ; 3.137      ;
; 2.772 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.150      ; 3.137      ;
; 2.773 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.149      ; 3.137      ;
; 2.773 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.149      ; 3.137      ;
; 2.773 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.149      ; 3.137      ;
; 2.773 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.149      ; 3.137      ;
; 2.773 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.149      ; 3.137      ;
; 2.773 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.149      ; 3.137      ;
; 2.773 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.149      ; 3.137      ;
; 2.773 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.149      ; 3.137      ;
; 2.773 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.149      ; 3.137      ;
; 2.773 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.149      ; 3.137      ;
; 2.773 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.149      ; 3.137      ;
; 2.879 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 3.565      ;
; 2.879 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.437      ; 3.566      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 3.562      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 3.563      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 3.563      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 3.563      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 3.563      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 3.563      ;
; 2.923 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 3.563      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                            ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 2.861 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.149      ;
; 2.861 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[2]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.149      ;
; 2.861 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[0]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.149      ;
; 2.861 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[1]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.149      ;
; 2.861 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Pre_WR                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.149      ;
; 2.861 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Pre_RD                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.149      ;
; 2.861 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|CMD[0]                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.149      ;
; 2.861 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|CMD[1]                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.149      ;
; 2.861 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[6]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.149      ;
; 2.861 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[9]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.149      ;
; 2.861 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|IN_REQ                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.147      ;
; 2.862 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[3]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.148      ;
; 2.862 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[4]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.148      ;
; 2.862 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mLENGTH[8]                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.149      ;
; 2.862 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[5]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.148      ;
; 2.862 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[7]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.148      ;
; 2.862 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[8]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.148      ;
; 2.862 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Write                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.149      ;
; 2.862 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR_DONE                                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.149      ;
; 2.862 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR                                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.149      ;
; 2.862 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Read                                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.149      ;
; 2.862 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD_DONE                                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.149      ;
; 2.862 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD                                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.149      ;
; 2.862 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|OUT_VALID                                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.149      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.138      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.138      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.138      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.138      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.138      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[2]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[4]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[3]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[0]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3]     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.140      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.140      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.140      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.140      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.140      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.140      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.140      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[1]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[0]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[3]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[4]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[2]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.139      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[9]                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.150      ;
; 2.872 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[11]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.150      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.138      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.138      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.138      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.138      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.138      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.138      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[6]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.138      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[8]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.138      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[5]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.138      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[9]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.138      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[7]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.138      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.138      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.138      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.140      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.140      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.139      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.140      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.140      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.140      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.139      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.139      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.140      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.140      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.140      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.140      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.140      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.139      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.141      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.141      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.141      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.141      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.142      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.142      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.141      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.142      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.142      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.141      ;
; 2.873 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.141      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                   ; Clock Edge ; Target                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[0]                                                  ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[1]                                                  ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[2]                                                  ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[3]                                                  ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[4]                                                  ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[6]                                                  ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[0]                                                                                                                                 ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                                                 ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[2]                                                                                                                                 ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                                                 ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[4]                                                                                                                                 ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack                                                                                                                                          ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack1                                                                                                                                         ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack2                                                                                                                                         ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                                                         ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_capture_en                                                                                                                                   ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ctrl_clk                                                                                                                                     ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_sdat_out                                                                                                                                     ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                                ;
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                                                  ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|CKE                                                                                                                                      ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|CS_N                                                                                                                                     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CS_N                                                                                                                    ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                        ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                        ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                        ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                        ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                        ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                        ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                           ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                   ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3]     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6]     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7]     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[0]                                            ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[1]                                            ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[2]                                            ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[3]                                            ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[4]                                            ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[5]                                            ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[6]                                            ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[8]                                            ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                                 ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[0]                                                    ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[1]                                                    ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[2]                                                    ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[3]                                                    ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[4]                                                    ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                               ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[5]                                                  ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[7]                                                  ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[8]                                                  ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[9]                                                  ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]                                                                                                                                     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                                                                     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[2]                                                                                                                                     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[3]                                                                                                                                     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                                                                     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]                                                                                                                                     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                                                                     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                                                                     ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl_pll:u_system_ctrl_pll|rst_nr1                                                                                                                                          ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2                                                                                                                                          ;
; 4.700 ; 4.916        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[0]                                                                                                                                    ;
; 4.700 ; 4.916        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[5]                                                                                                                                    ;
; 4.700 ; 4.916        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[6]                                                                                                                                    ;
; 4.700 ; 4.916        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[7]                                                                                                                                    ;
; 4.700 ; 4.916        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[8]                                                                                                                                    ;
; 4.700 ; 4.916        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[0]                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.687 ; 9.917        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.687 ; 9.917        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a35~porta_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a35~porta_we_reg       ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a38~porta_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a38~porta_we_reg       ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a39~porta_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a39~porta_we_reg       ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a5~porta_we_reg        ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~porta_we_reg       ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a27~porta_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a27~porta_we_reg       ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~porta_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~porta_we_reg       ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~porta_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~porta_we_reg       ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a31~porta_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a31~porta_we_reg       ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a33~porta_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a33~porta_we_reg       ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a15~porta_we_reg       ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a21~porta_address_reg0 ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a21~porta_we_reg       ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~porta_address_reg0 ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~porta_we_reg       ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a35~porta_datain_reg0  ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a38~porta_datain_reg0  ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a39~porta_datain_reg0  ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.690 ; 9.920        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~porta_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~porta_we_reg       ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~porta_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~porta_we_reg       ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~porta_datain_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a31~porta_datain_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a33~porta_datain_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a34~porta_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a34~porta_we_reg       ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a37~porta_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a37~porta_we_reg       ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a3~porta_we_reg        ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a7~porta_we_reg        ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~porta_we_reg        ;
; 9.692 ; 9.922        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0   ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                   ; Clock Edge ; Target                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[0]                                               ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[6]                                               ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[7]                                               ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[9]                                               ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[1]                                               ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                               ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[5]                                               ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[8]                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                              ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ;
; 19.699 ; 19.915       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                               ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                          ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                         ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                         ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                         ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                         ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                         ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                         ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                         ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                         ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                         ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                         ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                          ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                         ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                         ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                         ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                         ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                          ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                          ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                          ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                          ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                          ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                          ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                          ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                          ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.765 ; 19.995       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                          ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                         ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                         ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                         ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                         ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                         ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                         ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                         ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                         ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                         ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                         ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                          ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                         ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                         ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                         ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                         ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                          ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                          ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                          ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                          ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                          ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                          ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                          ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                          ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 20.525 ; 20.755       ; 0.230          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ;
; 20.525 ; 20.755       ; 0.230          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_we_reg                                                                                                                                                                 ;
; 20.525 ; 20.755       ; 0.230          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_address_reg0                                                                                                                                                          ;
; 20.525 ; 20.755       ; 0.230          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_we_reg                                                                                                                                                                ;
; 20.525 ; 20.755       ; 0.230          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 20.527 ; 20.757       ; 0.230          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                            ;
; 20.527 ; 20.757       ; 0.230          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_datain_reg0                                                                                                                                                           ;
; 20.527 ; 20.757       ; 0.230          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 20.529 ; 20.759       ; 0.230          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 20.535 ; 20.765       ; 0.230          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|q_b[0]                          ;
; 20.535 ; 20.765       ; 0.230          ; Low Pulse Width  ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|q_b[1]                          ;
; 20.583 ; 20.799       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[5]                                                                                                                                                                                                         ;
; 20.583 ; 20.799       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[6]                                                                                                                                                                                                         ;
; 20.583 ; 20.799       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[7]                                                                                                                                                                                                         ;
; 20.583 ; 20.799       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[8]                                                                                                                                                                                                         ;
; 20.583 ; 20.799       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[9]                                                                                                                                                                                                         ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                                                                                                                                                                                     ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                                                                                                                                                  ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                                                                                                                                                 ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                                                                                                                                                 ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                                 ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                                 ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                                 ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                                 ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                                 ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                                                                 ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                                                                 ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                                                                 ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                                                                 ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                                                                 ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                           ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                           ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                           ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                           ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                           ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                           ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                           ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                           ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                           ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                           ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11                                                                                                                                                                ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                                                ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                                                ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                                ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                                ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_clken_r[0]                                                                                                                                                      ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[1]                                                                                                                                                       ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                                 ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]                                                                                                                                                                                                                   ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[1]                                                                                                                                                                                                                   ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit1                                                                                                                                                                                                                         ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit2                                                                                                                                                                                                                         ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit3                                                                                                                                                                                                                         ;
; 20.584 ; 20.800       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit4                                                                                                                                                                                                                         ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                                                                                                                                                 ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                                                                                                                                                 ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                                                                                                                                                 ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                                                 ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                                                                                                                                                                                                                                                            ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                                                                                                                                                                                                                                                            ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                                                                                                                                                                                                                                                            ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                                                                                                                                                                                                                                                            ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                                                                                                                                                                                                                                                            ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                                                                                                                                                                                                                                                            ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                                                                                                                                                                                                                                                            ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                                                                                                                                                                                                                                                            ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                                                                                                                                                                                                                                                                  ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                                                                                                                                                                                 ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[0]                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Skin_Detector:u_VIP_Skin_Detector|Detect_by_YCbCr                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[0]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[1]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[2]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[3]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[4]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[5]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[6]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[7]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[0]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[1]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[2]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[3]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[4]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[5]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[6]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[7]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[0]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[1]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[2]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[3]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[4]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[5]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[6]                                                                                                                                                                                                                                       ;
; 20.585 ; 20.801       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[7]                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.335 ; 49.565       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a31~portb_address_reg0                                                                       ;
; 49.335 ; 49.565       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a33~portb_address_reg0                                                                       ;
; 49.336 ; 49.566       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a27~portb_address_reg0                                                                       ;
; 49.336 ; 49.566       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~portb_address_reg0                                                                       ;
; 49.336 ; 49.566       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a6~portb_address_reg0                                                                        ;
; 49.337 ; 49.567       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a11~portb_address_reg0                                                                       ;
; 49.337 ; 49.567       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a13~portb_address_reg0                                                                       ;
; 49.337 ; 49.567       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a16~portb_address_reg0                                                                       ;
; 49.337 ; 49.567       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a20~portb_address_reg0                                                                       ;
; 49.337 ; 49.567       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~portb_address_reg0                                                                       ;
; 49.337 ; 49.567       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a32~portb_address_reg0                                                                       ;
; 49.337 ; 49.567       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a35~portb_address_reg0                                                                       ;
; 49.337 ; 49.567       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~portb_address_reg0                                                                       ;
; 49.337 ; 49.567       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a38~portb_address_reg0                                                                       ;
; 49.337 ; 49.567       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a39~portb_address_reg0                                                                       ;
; 49.337 ; 49.567       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a5~portb_address_reg0                                                                        ;
; 49.337 ; 49.567       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a8~portb_address_reg0                                                                        ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~portb_address_reg0                                                                       ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~portb_address_reg0                                                                       ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a18~portb_address_reg0                                                                       ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a1~portb_address_reg0                                                                        ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a21~portb_address_reg0                                                                       ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~portb_address_reg0                                                                       ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~portb_address_reg0                                                                       ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~portb_address_reg0                                                                       ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~portb_address_reg0                                                                       ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a26~portb_address_reg0                                                                       ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a28~portb_address_reg0                                                                       ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a7~portb_address_reg0                                                                        ;
; 49.339 ; 49.569       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.339 ; 49.569       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a10~portb_address_reg0                                                                       ;
; 49.339 ; 49.569       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~portb_address_reg0                                                                       ;
; 49.339 ; 49.569       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~portb_address_reg0                                                                       ;
; 49.339 ; 49.569       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a2~portb_address_reg0                                                                        ;
; 49.339 ; 49.569       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a34~portb_address_reg0                                                                       ;
; 49.339 ; 49.569       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a37~portb_address_reg0                                                                       ;
; 49.339 ; 49.569       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a3~portb_address_reg0                                                                        ;
; 49.339 ; 49.569       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a4~portb_address_reg0                                                                        ;
; 49.339 ; 49.569       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~portb_address_reg0                                                                        ;
; 49.340 ; 49.570       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a15~portb_address_reg0                                                                       ;
; 49.430 ; 49.646       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                             ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                           ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                           ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                             ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                             ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sei:auto_generated|counter_reg_bit[0] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sei:auto_generated|counter_reg_bit[1] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sei:auto_generated|counter_reg_bit[2] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[0]                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10]                         ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[11]                         ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[12]                         ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[13]                         ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[14]                         ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[15]                         ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1]                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2]                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[3]                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4]                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[5]                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[6]                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[7]                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[8]                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[9]                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                      ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                      ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                      ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                      ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                 ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                 ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                 ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                 ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                       ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                       ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                       ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                       ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                      ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                      ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                      ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                      ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                      ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.245 ; 3.473 ; Rise       ; altera_reserved_tck                                                     ;
; altera_reserved_tms ; altera_reserved_tck ; 6.345 ; 6.340 ; Rise       ; altera_reserved_tck                                                     ;
; cmos_pclk           ; clk                 ; 0.154 ; 0.277 ; Rise       ; clk                                                                     ;
; cmos_data[*]        ; cmos_pclk           ; 2.858 ; 2.977 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[0]       ; cmos_pclk           ; 2.702 ; 2.772 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[1]       ; cmos_pclk           ; 2.345 ; 2.484 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[2]       ; cmos_pclk           ; 2.422 ; 2.563 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[3]       ; cmos_pclk           ; 2.858 ; 2.939 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[4]       ; cmos_pclk           ; 2.770 ; 2.831 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[5]       ; cmos_pclk           ; 2.663 ; 2.771 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[6]       ; cmos_pclk           ; 2.415 ; 2.566 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[7]       ; cmos_pclk           ; 2.853 ; 2.977 ; Rise       ; cmos_pclk                                                               ;
; cmos_href           ; cmos_pclk           ; 1.821 ; 1.905 ; Rise       ; cmos_pclk                                                               ;
; cmos_vsync          ; cmos_pclk           ; 0.012 ; 0.105 ; Rise       ; cmos_pclk                                                               ;
; cmos_sdat           ; clk                 ; 4.960 ; 5.062 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; clk                 ; 4.394 ; 4.491 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; clk                 ; 4.080 ; 4.241 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; clk                 ; 4.149 ; 4.199 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; clk                 ; 4.260 ; 4.292 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; clk                 ; 3.994 ; 4.108 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; clk                 ; 3.952 ; 4.042 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; clk                 ; 3.586 ; 3.767 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; clk                 ; 3.572 ; 3.732 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; clk                 ; 3.631 ; 3.784 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; clk                 ; 3.528 ; 3.685 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; clk                 ; 4.028 ; 4.197 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; clk                 ; 4.356 ; 4.450 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; clk                 ; 4.008 ; 4.158 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; clk                 ; 3.859 ; 3.949 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; clk                 ; 4.145 ; 4.262 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; clk                 ; 4.349 ; 4.475 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; clk                 ; 4.086 ; 4.153 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16]     ; clk                 ; 4.343 ; 4.463 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17]     ; clk                 ; 4.049 ; 4.223 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18]     ; clk                 ; 4.072 ; 4.248 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19]     ; clk                 ; 4.394 ; 4.487 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20]     ; clk                 ; 4.020 ; 4.188 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21]     ; clk                 ; 4.270 ; 4.361 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22]     ; clk                 ; 3.976 ; 4.127 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23]     ; clk                 ; 4.381 ; 4.491 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.728  ; 0.485  ; Rise       ; altera_reserved_tck                                                     ;
; altera_reserved_tms ; altera_reserved_tck ; -0.746 ; -0.891 ; Rise       ; altera_reserved_tck                                                     ;
; cmos_pclk           ; clk                 ; 0.378  ; 0.210  ; Rise       ; clk                                                                     ;
; cmos_data[*]        ; cmos_pclk           ; -1.908 ; -2.043 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[0]       ; cmos_pclk           ; -2.250 ; -2.318 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[1]       ; cmos_pclk           ; -1.908 ; -2.043 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[2]       ; cmos_pclk           ; -1.982 ; -2.119 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[3]       ; cmos_pclk           ; -2.400 ; -2.479 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[4]       ; cmos_pclk           ; -2.315 ; -2.375 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[5]       ; cmos_pclk           ; -2.212 ; -2.317 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[6]       ; cmos_pclk           ; -1.975 ; -2.122 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[7]       ; cmos_pclk           ; -2.395 ; -2.516 ; Rise       ; cmos_pclk                                                               ;
; cmos_href           ; cmos_pclk           ; 0.214  ; -0.001 ; Rise       ; cmos_pclk                                                               ;
; cmos_vsync          ; cmos_pclk           ; 0.339  ; 0.259  ; Rise       ; cmos_pclk                                                               ;
; cmos_sdat           ; clk                 ; -3.792 ; -3.898 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; clk                 ; -2.789 ; -2.940 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; clk                 ; -3.319 ; -3.474 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; clk                 ; -3.385 ; -3.434 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; clk                 ; -3.491 ; -3.522 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; clk                 ; -3.236 ; -3.345 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; clk                 ; -3.196 ; -3.283 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; clk                 ; -2.844 ; -3.018 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; clk                 ; -2.831 ; -2.985 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; clk                 ; -2.888 ; -3.035 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; clk                 ; -2.789 ; -2.940 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; clk                 ; -3.268 ; -3.430 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; clk                 ; -3.582 ; -3.673 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; clk                 ; -3.248 ; -3.393 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; clk                 ; -3.106 ; -3.192 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; clk                 ; -3.383 ; -3.492 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; clk                 ; -3.577 ; -3.698 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; clk                 ; -3.327 ; -3.388 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16]     ; clk                 ; -3.571 ; -3.686 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17]     ; clk                 ; -3.289 ; -3.456 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18]     ; clk                 ; -3.311 ; -3.481 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19]     ; clk                 ; -3.619 ; -3.708 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20]     ; clk                 ; -3.261 ; -3.422 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21]     ; clk                 ; -3.501 ; -3.588 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22]     ; clk                 ; -3.219 ; -3.364 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23]     ; clk                 ; -3.607 ; -3.713 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.172 ; 14.174 ; Fall       ; altera_reserved_tck                                                     ;
; cmos_sclk           ; clk                 ; 8.377  ; 8.177  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_sdat           ; clk                 ; 5.536  ; 5.871  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; led595_clk          ; clk                 ; 5.504  ; 5.269  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; led595_latch        ; clk                 ; 6.885  ; 6.729  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; clk                 ; 6.045  ; 5.932  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; clk                 ; 5.173  ; 4.945  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; clk                 ; 5.409  ; 5.099  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; clk                 ; 5.220  ; 4.981  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; clk                 ; 6.045  ; 5.932  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; clk                 ; 4.750  ; 4.552  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; clk                 ; 4.843  ; 4.650  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; clk                 ; 5.085  ; 4.812  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; clk                 ; 5.370  ; 5.059  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; clk                 ; 5.422  ; 5.108  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; clk                 ; 5.311  ; 5.004  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; clk                 ; 4.794  ; 4.582  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; clk                 ; 4.733  ; 4.515  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; clk                 ; 4.819  ; 4.609  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; clk                 ; 4.819  ; 4.605  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; clk                 ; 4.811  ; 4.609  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; clk                 ; 5.500  ; 5.226  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke           ; clk                 ; 4.688  ; 4.439  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; clk                 ; 4.688  ; 4.464  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; clk                 ; 9.483  ; 9.242  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; clk                 ; 7.575  ; 7.408  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; clk                 ; 7.478  ; 7.409  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; clk                 ; 8.000  ; 7.793  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; clk                 ; 7.297  ; 7.205  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; clk                 ; 7.362  ; 7.272  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; clk                 ; 7.739  ; 7.451  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; clk                 ; 8.180  ; 7.926  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; clk                 ; 7.781  ; 7.487  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; clk                 ; 7.481  ; 7.222  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; clk                 ; 8.091  ; 7.791  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; clk                 ; 9.263  ; 9.051  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; clk                 ; 7.778  ; 7.632  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; clk                 ; 9.483  ; 9.242  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; clk                 ; 8.462  ; 8.114  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; clk                 ; 8.043  ; 7.746  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; clk                 ; 8.112  ; 7.913  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16]     ; clk                 ; 8.657  ; 8.550  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17]     ; clk                 ; 7.510  ; 7.279  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18]     ; clk                 ; 7.179  ; 6.983  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19]     ; clk                 ; 6.924  ; 6.782  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20]     ; clk                 ; 6.947  ; 6.895  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21]     ; clk                 ; 7.234  ; 7.119  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22]     ; clk                 ; 7.354  ; 7.218  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23]     ; clk                 ; 7.198  ; 6.724  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; clk                 ; 5.369  ; 5.051  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; clk                 ; 5.648  ; 5.292  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; clk                 ; 0.715  ;        ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; clk                 ;        ; 0.522  ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_blank           ; clk                 ; 6.884  ; 6.865  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_blue[*]         ; clk                 ; 10.482 ; 10.135 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[0]        ; clk                 ; 9.405  ; 9.003  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[1]        ; clk                 ; 10.482 ; 10.135 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[2]        ; clk                 ; 9.425  ; 8.931  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[3]        ; clk                 ; 9.121  ; 8.765  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[4]        ; clk                 ; 9.656  ; 9.207  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[5]        ; clk                 ; 9.851  ; 9.379  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[6]        ; clk                 ; 9.783  ; 9.336  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[7]        ; clk                 ; 9.742  ; 9.262  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk            ; clk                 ;        ; 3.152  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_green[*]        ; clk                 ; 9.811  ; 9.353  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[0]       ; clk                 ; 9.811  ; 9.353  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[1]       ; clk                 ; 9.066  ; 8.638  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[2]       ; clk                 ; 9.763  ; 9.317  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[3]       ; clk                 ; 9.179  ; 8.748  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[4]       ; clk                 ; 8.674  ; 8.269  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[5]       ; clk                 ; 8.671  ; 8.250  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[6]       ; clk                 ; 8.673  ; 8.259  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[7]       ; clk                 ; 9.438  ; 9.020  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs              ; clk                 ; 6.520  ; 6.329  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_red[*]          ; clk                 ; 11.036 ; 10.654 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[0]         ; clk                 ; 10.623 ; 10.212 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[1]         ; clk                 ; 11.036 ; 10.654 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[2]         ; clk                 ; 9.765  ; 9.251  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[3]         ; clk                 ; 9.856  ; 9.396  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[4]         ; clk                 ; 9.807  ; 9.362  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[5]         ; clk                 ; 10.242 ; 9.736  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[6]         ; clk                 ; 10.505 ; 9.971  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[7]         ; clk                 ; 9.463  ; 8.986  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs              ; clk                 ; 7.565  ; 7.110  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk            ; clk                 ; 3.015  ;        ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; cmos_xclk           ; clk                 ; 3.249  ;        ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
; cmos_xclk           ; clk                 ;        ; 3.057  ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.840 ; 11.845 ; Fall       ; altera_reserved_tck                                                     ;
; cmos_sclk           ; clk                 ; 5.232  ; 4.898  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_sdat           ; clk                 ; 4.914  ; 5.238  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; led595_clk          ; clk                 ; 4.681  ; 4.348  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; led595_latch        ; clk                 ; 5.633  ; 5.451  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; clk                 ; 4.146  ; 3.933  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; clk                 ; 4.568  ; 4.346  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; clk                 ; 4.795  ; 4.495  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; clk                 ; 4.614  ; 4.381  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; clk                 ; 5.456  ; 5.348  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; clk                 ; 4.162  ; 3.968  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; clk                 ; 4.251  ; 4.063  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; clk                 ; 4.482  ; 4.217  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; clk                 ; 4.756  ; 4.454  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; clk                 ; 4.806  ; 4.502  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; clk                 ; 4.699  ; 4.401  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; clk                 ; 4.204  ; 3.997  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; clk                 ; 4.146  ; 3.933  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; clk                 ; 4.220  ; 4.019  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; clk                 ; 4.228  ; 4.019  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; clk                 ; 4.220  ; 4.022  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; clk                 ; 4.881  ; 4.615  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke           ; clk                 ; 4.102  ; 3.860  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; clk                 ; 4.102  ; 3.884  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; clk                 ; 5.510  ; 5.120  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; clk                 ; 5.752  ; 5.304  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; clk                 ; 5.595  ; 5.252  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; clk                 ; 6.145  ; 5.666  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; clk                 ; 5.510  ; 5.120  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; clk                 ; 5.541  ; 5.166  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; clk                 ; 5.948  ; 5.372  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; clk                 ; 6.541  ; 6.011  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; clk                 ; 5.941  ; 5.370  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; clk                 ; 6.051  ; 5.466  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; clk                 ; 6.674  ; 6.041  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; clk                 ; 7.802  ; 7.259  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; clk                 ; 6.242  ; 5.782  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; clk                 ; 7.959  ; 7.405  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; clk                 ; 6.963  ; 6.302  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; clk                 ; 6.602  ; 5.964  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; clk                 ; 6.704  ; 6.163  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16]     ; clk                 ; 7.025  ; 6.633  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17]     ; clk                 ; 6.030  ; 5.477  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18]     ; clk                 ; 5.883  ; 5.336  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19]     ; clk                 ; 5.682  ; 5.175  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20]     ; clk                 ; 5.672  ; 5.162  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21]     ; clk                 ; 5.913  ; 5.347  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22]     ; clk                 ; 5.692  ; 5.210  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23]     ; clk                 ; 5.728  ; 5.204  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; clk                 ; 4.756  ; 4.448  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; clk                 ; 5.023  ; 4.679  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; clk                 ; 0.196  ;        ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; clk                 ;        ; 0.009  ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_blank           ; clk                 ; 4.506  ; 4.720  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_blue[*]         ; clk                 ; 6.184  ; 5.677  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[0]        ; clk                 ; 6.184  ; 5.677  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[1]        ; clk                 ; 7.188  ; 6.772  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[2]        ; clk                 ; 6.670  ; 6.054  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[3]        ; clk                 ; 6.232  ; 5.752  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[4]        ; clk                 ; 6.885  ; 6.359  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[5]        ; clk                 ; 6.909  ; 6.314  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[6]        ; clk                 ; 6.816  ; 6.254  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[7]        ; clk                 ; 6.826  ; 6.226  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk            ; clk                 ;        ; 2.637  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_green[*]        ; clk                 ; 6.243  ; 5.739  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[0]       ; clk                 ; 6.567  ; 6.016  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[1]       ; clk                 ; 6.642  ; 6.143  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[2]       ; clk                 ; 6.458  ; 5.947  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[3]       ; clk                 ; 6.732  ; 6.214  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[4]       ; clk                 ; 6.243  ; 5.739  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[5]       ; clk                 ; 6.256  ; 5.752  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[6]       ; clk                 ; 6.262  ; 5.805  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[7]       ; clk                 ; 6.258  ; 5.778  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs              ; clk                 ; 4.380  ; 4.205  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_red[*]          ; clk                 ; 6.626  ; 6.119  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[0]         ; clk                 ; 8.183  ; 7.731  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[1]         ; clk                 ; 7.825  ; 7.376  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[2]         ; clk                 ; 7.304  ; 6.751  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[3]         ; clk                 ; 6.662  ; 6.146  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[4]         ; clk                 ; 6.626  ; 6.119  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[5]         ; clk                 ; 7.090  ; 6.499  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[6]         ; clk                 ; 7.204  ; 6.601  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[7]         ; clk                 ; 7.012  ; 6.493  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs              ; clk                 ; 6.051  ; 5.676  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk            ; clk                 ; 2.503  ;        ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; cmos_xclk           ; clk                 ; 2.730  ;        ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
; cmos_xclk           ; clk                 ;        ; 2.543  ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; cmos_sdat       ; clk        ; 7.592 ; 7.442 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 5.571 ; 5.421 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 6.599 ; 6.449 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 6.942 ; 6.792 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 6.599 ; 6.449 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 6.359 ; 6.209 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 6.359 ; 6.209 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 6.109 ; 5.959 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 6.124 ; 5.974 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 6.109 ; 5.959 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 5.739 ; 5.589 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 6.599 ; 6.449 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 8.212 ; 8.147 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 6.599 ; 6.449 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 7.629 ; 7.564 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 6.685 ; 6.539 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 6.942 ; 6.792 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 7.100 ; 6.983 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16] ; clk        ; 6.854 ; 6.789 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17] ; clk        ; 5.584 ; 5.434 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18] ; clk        ; 5.587 ; 5.437 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19] ; clk        ; 5.571 ; 5.421 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20] ; clk        ; 5.571 ; 5.421 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21] ; clk        ; 5.586 ; 5.436 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22] ; clk        ; 5.584 ; 5.434 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23] ; clk        ; 5.571 ; 5.421 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                         ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; cmos_sdat       ; clk        ; 6.080 ; 5.930 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 4.934 ; 4.784 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 5.920 ; 5.770 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 6.250 ; 6.100 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 5.920 ; 5.770 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 5.691 ; 5.541 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 5.691 ; 5.541 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 5.450 ; 5.300 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 5.465 ; 5.315 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 5.450 ; 5.300 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 5.095 ; 4.945 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 5.920 ; 5.770 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 7.520 ; 7.455 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 5.920 ; 5.770 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 6.960 ; 6.895 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 6.051 ; 5.905 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 6.250 ; 6.100 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 6.452 ; 6.335 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16] ; clk        ; 6.216 ; 6.151 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17] ; clk        ; 4.946 ; 4.796 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18] ; clk        ; 4.949 ; 4.799 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19] ; clk        ; 4.934 ; 4.784 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20] ; clk        ; 4.934 ; 4.784 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21] ; clk        ; 4.949 ; 4.799 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22] ; clk        ; 4.946 ; 4.796 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23] ; clk        ; 4.934 ; 4.784 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                         ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; cmos_sdat       ; clk        ; 7.155     ; 7.305     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 5.190     ; 5.340     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 5.964     ; 6.114     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 6.211     ; 6.361     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 5.964     ; 6.114     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 5.764     ; 5.914     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 5.764     ; 5.914     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 5.551     ; 5.701     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 5.570     ; 5.720     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 5.551     ; 5.701     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 5.268     ; 5.418     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 5.964     ; 6.114     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 7.566     ; 7.631     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 5.964     ; 6.114     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 7.119     ; 7.184     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 6.040     ; 6.186     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 6.211     ; 6.361     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 6.427     ; 6.544     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16] ; clk        ; 6.594     ; 6.659     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17] ; clk        ; 5.239     ; 5.389     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18] ; clk        ; 5.245     ; 5.395     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19] ; clk        ; 5.190     ; 5.340     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20] ; clk        ; 5.190     ; 5.340     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21] ; clk        ; 5.242     ; 5.392     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22] ; clk        ; 5.239     ; 5.389     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23] ; clk        ; 5.190     ; 5.340     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                         ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; cmos_sdat       ; clk        ; 5.636     ; 5.786     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 4.562     ; 4.712     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 5.305     ; 5.455     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 5.542     ; 5.692     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 5.305     ; 5.455     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 5.113     ; 5.263     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 5.113     ; 5.263     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 4.909     ; 5.059     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 4.927     ; 5.077     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 4.909     ; 5.059     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 4.637     ; 4.787     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 5.305     ; 5.455     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 6.897     ; 6.962     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 5.305     ; 5.455     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 6.468     ; 6.533     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 5.426     ; 5.572     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 5.542     ; 5.692     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 5.801     ; 5.918     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16] ; clk        ; 5.964     ; 6.029     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17] ; clk        ; 4.609     ; 4.759     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18] ; clk        ; 4.614     ; 4.764     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19] ; clk        ; 4.562     ; 4.712     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20] ; clk        ; 4.562     ; 4.712     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21] ; clk        ; 4.612     ; 4.762     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22] ; clk        ; 4.609     ; 4.759     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23] ; clk        ; 4.562     ; 4.712     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                               ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; -2.636 ; -5.233        ;
; clk                                                                     ; -0.660 ; -4.665        ;
; cmos_pclk                                                               ; -0.266 ; -0.385        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 8.315  ; 0.000         ;
; altera_reserved_tck                                                     ; 46.820 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; cmos_pclk                                                               ; -1.097 ; -2.096        ;
; clk                                                                     ; -0.208 ; -0.266        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.186  ; 0.000         ;
; altera_reserved_tck                                                     ; 0.187  ; 0.000         ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.188  ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                            ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; cmos_pclk                                                               ; -0.687 ; -93.320       ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 8.093  ; 0.000         ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.137  ; 0.000         ;
; altera_reserved_tck                                                     ; 49.281 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                             ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; cmos_pclk                                                               ; -0.206 ; -3.586        ;
; altera_reserved_tck                                                     ; 0.567  ; 0.000         ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.380  ; 0.000         ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.439  ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                 ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.749  ; 0.000         ;
; clk                                                                     ; 9.380  ; 0.000         ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 19.752 ; 0.000         ;
; cmos_pclk                                                               ; 20.216 ; 0.000         ;
; altera_reserved_tck                                                     ; 49.466 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                      ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; -2.636 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[3]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.396     ; 1.169      ;
; -2.597 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[8]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.396     ; 1.130      ;
; -2.525 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[5]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.396     ; 1.058      ;
; -2.511 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[7]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.396     ; 1.044      ;
; -2.509 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[0]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.396     ; 1.042      ;
; -2.486 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[2]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.396     ; 1.019      ;
; -2.440 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[9]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.396     ; 0.973      ;
; -2.390 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[4]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.396     ; 0.923      ;
; -2.144 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[1]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.396     ; 0.677      ;
; -1.998 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[6]            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb ; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.396     ; 0.531      ;
; 6.712  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.241      ;
; 6.713  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.240      ;
; 6.714  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.239      ;
; 6.716  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.237      ;
; 6.742  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.211      ;
; 6.743  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.210      ;
; 6.748  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.205      ;
; 6.749  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.204      ;
; 6.749  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.204      ;
; 6.750  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.203      ;
; 6.755  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.198      ;
; 6.756  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.197      ;
; 6.795  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.158      ;
; 6.798  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.155      ;
; 6.841  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.112      ;
; 6.842  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.111      ;
; 6.847  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.106      ;
; 6.848  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.105      ;
; 6.885  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.071      ;
; 6.885  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[2]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.071      ;
; 6.885  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[3]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.071      ;
; 6.885  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.071      ;
; 6.887  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_sdat_out                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.065      ;
; 6.904  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.049      ;
; 6.904  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.049      ;
; 6.904  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.049      ;
; 6.904  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.049      ;
; 6.936  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[18]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.013      ;
; 6.936  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[21]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.013      ;
; 6.936  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[12]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.013      ;
; 6.936  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[13]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.013      ;
; 6.936  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[14]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.013      ;
; 6.936  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[15]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.013      ;
; 6.936  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[16]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.013      ;
; 6.936  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[17]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.013      ;
; 6.936  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[19]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.013      ;
; 6.938  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.017      ;
; 6.938  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[2]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.017      ;
; 6.938  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[3]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.017      ;
; 6.938  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.017      ;
; 6.946  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[20]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.007      ;
; 6.946  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[8]                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.007      ;
; 6.946  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[9]                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.007      ;
; 6.946  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[10]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.007      ;
; 6.946  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[11]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.007      ;
; 6.956  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.995      ;
; 6.957  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.995      ;
; 6.957  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.995      ;
; 6.957  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.995      ;
; 6.957  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.995      ;
; 7.008  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.944      ;
; 7.010  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.942      ;
; 7.014  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.938      ;
; 7.015  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.937      ;
; 7.022  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.933      ;
; 7.022  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[2]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.933      ;
; 7.022  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[3]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.933      ;
; 7.022  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.933      ;
; 7.041  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.911      ;
; 7.041  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.911      ;
; 7.041  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.911      ;
; 7.041  ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.911      ;
; 7.043  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_sdat_out                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.909      ;
; 7.062  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.891      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[18]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[21]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[12]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[13]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[14]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[15]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[16]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[17]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[19]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[18]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[21]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[12]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[13]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[14]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[15]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[16]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[17]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.062  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[19]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.886      ;
; 7.072  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[20]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.880      ;
; 7.072  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[8]                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.880      ;
; 7.072  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[9]                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.880      ;
; 7.072  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[10]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.880      ;
; 7.072  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[11]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.880      ;
; 7.072  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[20]                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.880      ;
; 7.072  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[8]                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.880      ;
; 7.072  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[9]                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.880      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                                                     ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.660 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                        ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.035     ; 0.594      ;
; -0.658 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                        ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.035     ; 0.592      ;
; -0.658 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                           ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.035     ; 0.592      ;
; -0.655 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                           ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.035     ; 0.589      ;
; -0.639 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                        ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.035     ; 0.573      ;
; -0.638 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                           ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.035     ; 0.572      ;
; -0.609 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                        ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.035     ; 0.543      ;
; -0.608 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                        ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.035     ; 0.542      ;
; -0.608 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                           ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.035     ; 0.542      ;
; -0.604 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                           ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.035     ; 0.538      ;
; -0.594 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                        ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.035     ; 0.528      ;
; -0.593 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                           ; cmos_pclk                                                               ; clk         ; 0.002        ; -0.035     ; 0.527      ;
; -0.421 ; cmos_pclk                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                           ; cmos_pclk                                                               ; clk         ; 0.001        ; 1.242      ; 1.631      ;
; -0.336 ; cmos_pclk                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                        ; cmos_pclk                                                               ; clk         ; 0.001        ; 1.242      ; 1.546      ;
; -0.196 ; cmos_pclk                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                           ; cmos_pclk                                                               ; clk         ; 0.002        ; 1.242      ; 1.407      ;
; -0.040 ; cmos_pclk                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                        ; cmos_pclk                                                               ; clk         ; 0.002        ; 1.242      ; 1.251      ;
; 8.778  ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.117      ; 2.246      ;
; 8.781  ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.117      ; 2.243      ;
; 16.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 3.197      ;
; 16.781 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 3.173      ;
; 16.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 3.101      ;
; 16.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 3.077      ;
; 16.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 3.066      ;
; 16.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 3.061      ;
; 16.902 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 3.052      ;
; 16.902 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 3.054      ;
; 16.914 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 3.042      ;
; 16.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 3.037      ;
; 16.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 3.013      ;
; 16.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 3.011      ;
; 16.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 3.012      ;
; 16.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 3.010      ;
; 16.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 3.010      ;
; 16.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.998      ;
; 16.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.996      ;
; 16.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.989      ;
; 16.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.988      ;
; 16.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.986      ;
; 16.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.986      ;
; 16.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~porta_address_reg0 ; clk                                                                     ; clk         ; 20.000       ; 0.131      ; 3.161      ;
; 16.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[15]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.975      ;
; 16.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.974      ;
; 16.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                     ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.970      ;
; 16.986 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.970      ;
; 16.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.966      ;
; 16.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.965      ;
; 16.999 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~porta_address_reg0 ; clk                                                                     ; clk         ; 20.000       ; 0.125      ; 3.135      ;
; 17.006 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[13]                         ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.950      ;
; 17.007 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[0]                                                                                                                                        ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.947      ;
; 17.007 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[1]                                                                                                                                        ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.947      ;
; 17.007 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[2]                                                                                                                                        ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.947      ;
; 17.007 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[3]                                                                                                                                        ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.947      ;
; 17.007 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[4]                                                                                                                                        ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.947      ;
; 17.007 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[5]                                                                                                                                        ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.947      ;
; 17.007 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[6]                                                                                                                                        ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.947      ;
; 17.007 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[7]                                                                                                                                        ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.947      ;
; 17.007 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[8]                                                                                                                                        ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.947      ;
; 17.007 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[9]                                                                                                                                        ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.947      ;
; 17.007 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[10]                                                                                                                                       ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.947      ;
; 17.007 ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                          ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[11]                                                                                                                                       ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.947      ;
; 17.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                     ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.946      ;
; 17.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                     ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.944      ;
; 17.011 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~porta_address_reg0 ; clk                                                                     ; clk         ; 20.000       ; 0.119      ; 3.117      ;
; 17.012 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                          ; clk                                                                     ; clk         ; 20.000       ; -0.029     ; 2.946      ;
; 17.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.943      ;
; 17.017 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; clk                                                                     ; clk         ; 20.000       ; -0.029     ; 2.941      ;
; 17.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.938      ;
; 17.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~porta_address_reg0 ; clk                                                                     ; clk         ; 20.000       ; 0.119      ; 3.110      ;
; 17.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.936      ;
; 17.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.930      ;
; 17.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                     ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.925      ;
; 17.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[13]                         ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.926      ;
; 17.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.923      ;
; 17.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                     ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.920      ;
; 17.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.921      ;
; 17.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                          ; clk                                                                     ; clk         ; 20.000       ; -0.029     ; 2.923      ;
; 17.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.917      ;
; 17.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.916      ;
; 17.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; clk                                                                     ; clk         ; 20.000       ; -0.029     ; 2.918      ;
; 17.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.914      ;
; 17.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.914      ;
; 17.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.910      ;
; 17.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.904      ;
; 17.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                     ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.901      ;
; 17.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.902      ;
; 17.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                     ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.892      ;
; 17.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.893      ;
; 17.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                          ; clk                                                                     ; clk         ; 20.000       ; -0.029     ; 2.890      ;
; 17.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                          ; clk                                                                     ; clk         ; 20.000       ; -0.029     ; 2.890      ;
; 17.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.888      ;
; 17.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                          ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.880      ;
; 17.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                          ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.877      ;
; 17.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.879      ;
; 17.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                          ; clk                                                                     ; clk         ; 20.000       ; -0.029     ; 2.881      ;
; 17.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.875      ;
; 17.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                          ; clk                                                                     ; clk         ; 20.000       ; -0.029     ; 2.878      ;
; 17.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                     ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.874      ;
; 17.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; clk                                                                     ; clk         ; 20.000       ; -0.031     ; 2.875      ;
; 17.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; clk                                                                     ; clk         ; 20.000       ; -0.029     ; 2.876      ;
; 17.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                     ; clk                                                                     ; clk         ; 20.000       ; -0.033     ; 2.869      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                       ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.266 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[0]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.109      ; 1.274      ;
; -0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[3]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.109      ; 1.196      ;
; -0.155 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[2]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.109      ; 1.163      ;
; -0.119 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[9]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.109      ; 1.127      ;
; -0.057 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[4]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.109      ; 1.065      ;
; -0.042 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[8]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.109      ; 1.050      ;
; -0.040 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[7]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.109      ; 1.048      ;
; -0.014 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[5]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.109      ; 1.022      ;
; 0.020  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[1]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.109      ; 0.988      ;
; 0.067  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[6]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.109      ; 0.941      ;
; 38.935 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.046     ; 2.672      ;
; 38.958 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.046     ; 2.649      ;
; 39.063 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.036     ; 2.554      ;
; 39.086 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.036     ; 2.531      ;
; 39.164 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.046     ; 2.443      ;
; 39.174 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.046     ; 2.433      ;
; 39.186 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.429      ;
; 39.186 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.429      ;
; 39.187 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.046     ; 2.420      ;
; 39.191 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.036     ; 2.426      ;
; 39.192 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.423      ;
; 39.192 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.423      ;
; 39.194 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[3]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.424      ;
; 39.194 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[4]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.424      ;
; 39.194 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[2]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.424      ;
; 39.194 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[1]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.424      ;
; 39.194 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[5]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.424      ;
; 39.194 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[0]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.424      ;
; 39.199 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[3]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.419      ;
; 39.199 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[4]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.419      ;
; 39.199 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[2]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.419      ;
; 39.199 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.419      ;
; 39.199 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[5]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.419      ;
; 39.199 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[0]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.419      ;
; 39.199 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[0]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.419      ;
; 39.202 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.046     ; 2.405      ;
; 39.214 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.036     ; 2.403      ;
; 39.287 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[0]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.331      ;
; 39.300 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[3]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.315      ;
; 39.300 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[2]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.315      ;
; 39.300 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[4]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.315      ;
; 39.300 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[1]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.315      ;
; 39.300 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[5]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.315      ;
; 39.300 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.315      ;
; 39.300 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.315      ;
; 39.302 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.036     ; 2.315      ;
; 39.330 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.036     ; 2.287      ;
; 39.342 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[3]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.276      ;
; 39.342 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[4]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.276      ;
; 39.342 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[2]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.276      ;
; 39.342 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[1]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.276      ;
; 39.342 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[5]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.276      ;
; 39.342 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[0]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.276      ;
; 39.350 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[3]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.265      ;
; 39.350 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[2]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.265      ;
; 39.350 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[4]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.265      ;
; 39.350 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[1]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.265      ;
; 39.350 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[6]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.265      ;
; 39.350 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[5]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.265      ;
; 39.350 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[7]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.265      ;
; 39.350 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[7]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.265      ;
; 39.350 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[6]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.265      ;
; 39.381 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[9]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.045     ; 2.227      ;
; 39.381 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[7]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.045     ; 2.227      ;
; 39.381 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[6]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.045     ; 2.227      ;
; 39.381 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[5]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.045     ; 2.227      ;
; 39.381 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[8]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.045     ; 2.227      ;
; 39.403 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.046     ; 2.204      ;
; 39.430 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.036     ; 2.187      ;
; 39.431 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.046     ; 2.176      ;
; 39.455 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.047     ; 2.151      ;
; 39.458 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.036     ; 2.159      ;
; 39.463 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.045     ; 2.145      ;
; 39.471 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.144      ;
; 39.471 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.144      ;
; 39.477 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[6]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.138      ;
; 39.477 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[7]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.138      ;
; 39.479 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[3]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.139      ;
; 39.479 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[4]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.139      ;
; 39.479 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[2]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.139      ;
; 39.479 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[1]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.139      ;
; 39.479 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[5]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.139      ;
; 39.479 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[0]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.139      ;
; 39.484 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[3]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.134      ;
; 39.484 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[4]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.134      ;
; 39.484 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[2]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.134      ;
; 39.484 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.134      ;
; 39.484 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[5]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.134      ;
; 39.484 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[0]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.134      ;
; 39.484 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                          ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[0]                                                    ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.134      ;
; 39.507 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[9]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.111      ;
; 39.507 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[7]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.111      ;
; 39.507 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[6]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.111      ;
; 39.507 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[5]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.111      ;
; 39.507 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[8]                             ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.035     ; 2.111      ;
; 39.507 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[3]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.108      ;
; 39.507 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[2]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.108      ;
; 39.507 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[4]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.108      ;
; 39.507 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[1]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.108      ;
; 39.507 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[0]                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 41.666       ; -0.038     ; 2.108      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                       ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 8.315  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.588      ;
; 8.389  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[9] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.514      ;
; 8.572  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.330      ;
; 8.612  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.290      ;
; 8.625  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.277      ;
; 8.628  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.274      ;
; 8.836  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.060      ;
; 8.867  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.029      ;
; 9.022  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 0.874      ;
; 9.174  ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 0.722      ;
; 36.093 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.863      ;
; 36.121 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.835      ;
; 36.179 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.777      ;
; 36.207 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.749      ;
; 36.230 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.726      ;
; 36.258 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.698      ;
; 36.284 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.672      ;
; 36.290 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.666      ;
; 36.308 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.648      ;
; 36.312 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.644      ;
; 36.318 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.638      ;
; 36.336 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.620      ;
; 36.339 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.617      ;
; 36.353 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.603      ;
; 36.354 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.602      ;
; 36.367 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.589      ;
; 36.378 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.578      ;
; 36.381 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.575      ;
; 36.382 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.574      ;
; 36.383 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.573      ;
; 36.395 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.561      ;
; 36.399 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.557      ;
; 36.405 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.551      ;
; 36.427 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.529      ;
; 36.433 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.523      ;
; 36.457 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.499      ;
; 36.461 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.495      ;
; 36.464 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.492      ;
; 36.469 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.487      ;
; 36.481 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.475      ;
; 36.485 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.471      ;
; 36.489 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.467      ;
; 36.504 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.452      ;
; 36.509 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.447      ;
; 36.515 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.441      ;
; 36.520 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.436      ;
; 36.532 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.424      ;
; 36.532 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.424      ;
; 36.537 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.419      ;
; 36.540 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.416      ;
; 36.543 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.413      ;
; 36.561 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.395      ;
; 36.568 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.388      ;
; 36.569 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.387      ;
; 36.571 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.385      ;
; 36.571 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.385      ;
; 36.574 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.382      ;
; 36.575 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.381      ;
; 36.580 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.376      ;
; 36.586 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.370      ;
; 36.587 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.113      ; 3.535      ;
; 36.589 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.367      ;
; 36.592 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.364      ;
; 36.593 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.363      ;
; 36.596 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 3.347      ;
; 36.596 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 3.347      ;
; 36.596 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 3.347      ;
; 36.598 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.358      ;
; 36.599 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.357      ;
; 36.605 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.351      ;
; 36.610 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.346      ;
; 36.614 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.342      ;
; 36.624 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.332      ;
; 36.627 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 3.330      ;
; 36.628 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 3.329      ;
; 36.629 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.327      ;
; 36.633 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.323      ;
; 36.638 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.318      ;
; 36.639 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.317      ;
; 36.641 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.315      ;
; 36.642 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.314      ;
; 36.643 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.313      ;
; 36.644 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.312      ;
; 36.655 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.301      ;
; 36.656 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.300      ;
; 36.673 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.113      ; 3.449      ;
; 36.677 ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.279      ;
; 36.682 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 3.261      ;
; 36.682 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 3.261      ;
; 36.682 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 3.261      ;
; 36.684 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.272      ;
; 36.689 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.267      ;
; 36.690 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.266      ;
; 36.690 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.266      ;
; 36.695 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.261      ;
; 36.701 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.255      ;
; 36.705 ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.251      ;
; 36.707 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 3.249      ;
; 36.713 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 3.244      ;
; 36.714 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 3.243      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.435      ;
; 46.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.401      ;
; 46.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.386      ;
; 46.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 3.285      ;
; 46.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.259      ;
; 47.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 3.148      ;
; 47.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 3.136      ;
; 47.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 3.079      ;
; 47.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 3.068      ;
; 47.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.877      ;
; 47.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 2.869      ;
; 47.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 2.729      ;
; 47.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.613      ;
; 47.650 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.591      ;
; 47.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.509      ;
; 48.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.149      ;
; 48.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.963      ;
; 48.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.787      ;
; 48.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.724      ;
; 48.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.618      ;
; 48.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.624      ;
; 48.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.554      ;
; 48.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.445      ;
; 49.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.810      ;
; 96.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a10~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.187     ; 3.465      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a26~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 3.418      ;
; 96.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.191     ; 3.325      ;
; 96.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a1~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 3.327      ;
; 96.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a28~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 3.310      ;
; 96.602 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a13~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 3.212      ;
; 96.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a3~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.194     ; 3.166      ;
; 96.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a18~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.187     ; 3.159      ;
; 96.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a27~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.171     ; 3.124      ;
; 96.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a4~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.185     ; 3.101      ;
; 96.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 3.339      ;
; 96.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 3.324      ;
; 96.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 3.322      ;
; 96.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 3.314      ;
; 96.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 2.962      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.187     ; 2.941      ;
; 96.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a32~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 2.931      ;
; 96.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a11~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.165     ; 2.912      ;
; 96.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 2.887      ;
; 96.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a34~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.186     ; 2.862      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a38~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.170     ; 2.860      ;
; 96.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a2~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.185     ; 2.843      ;
; 96.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a8~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 2.836      ;
; 96.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a15~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.190     ; 2.814      ;
; 97.045 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a39~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 2.774      ;
; 97.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.178     ; 2.762      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.185     ; 2.715      ;
; 97.093 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a7~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.184     ; 2.710      ;
; 97.098 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a21~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 3.016      ;
; 97.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 2.707      ;
; 97.104 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a21~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.176     ; 2.707      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a20~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 3.001      ;
; 97.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 3.000      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a31~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 2.699      ;
; 97.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 2.676      ;
; 97.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 2.637      ;
; 97.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a16~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 2.616      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.106      ; 2.906      ;
; 97.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a31~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 2.898      ;
; 97.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a32~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 2.891      ;
; 97.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.187     ; 2.569      ;
; 97.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a35~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.170     ; 2.580      ;
; 97.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a20~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.176     ; 2.572      ;
; 97.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a33~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 2.541      ;
; 97.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 2.826      ;
; 97.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a28~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 2.827      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.666      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.659      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.659      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.659      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.659      ;
; 97.285 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a37~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.194     ; 2.508      ;
; 97.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 2.822      ;
; 97.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a7~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 2.818      ;
; 97.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 2.495      ;
; 97.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.617      ;
; 97.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a6~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 2.470      ;
; 97.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.598      ;
; 97.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.598      ;
; 97.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.598      ;
; 97.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.598      ;
; 97.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.592      ;
; 97.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.580      ;
; 97.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.577      ;
; 97.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.558      ;
; 97.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.565      ;
; 97.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.551      ;
; 97.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.551      ;
; 97.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.551      ;
; 97.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.551      ;
; 97.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.551      ;
; 97.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.551      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.539      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.539      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.539      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.539      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.097 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[6]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.395      ; 0.462      ;
; -0.999 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[1]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.395      ; 0.560      ;
; -0.843 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[9]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.395      ; 0.716      ;
; -0.788 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[7]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.395      ; 0.771      ;
; -0.781 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[8]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.395      ; 0.778      ;
; -0.775 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[4]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.395      ; 0.784      ;
; -0.761 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[5]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.395      ; 0.798      ;
; -0.713 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[2]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.395      ; 0.846      ;
; -0.660 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[3]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.395      ; 0.899      ;
; -0.657 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[0]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.395      ; 0.902      ;
; 0.136  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[2]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_address_reg0                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.219      ; 0.459      ;
; 0.139  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[1]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.220      ; 0.463      ;
; 0.143  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[4]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.220      ; 0.467      ;
; 0.149  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[3]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_address_reg0                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.219      ; 0.472      ;
; 0.152  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[4]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_address_reg0                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.219      ; 0.475      ;
; 0.153  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[2]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.220      ; 0.477      ;
; 0.154  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_datain_reg0  ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.220      ; 0.478      ;
; 0.160  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.221      ; 0.485      ;
; 0.164  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.223      ; 0.491      ;
; 0.165  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.223      ; 0.492      ;
; 0.165  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.221      ; 0.490      ;
; 0.167  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[3]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.220      ; 0.491      ;
; 0.170  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.223      ; 0.497      ;
; 0.170  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.223      ; 0.497      ;
; 0.171  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.221      ; 0.496      ;
; 0.171  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.221      ; 0.496      ;
; 0.174  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.223      ; 0.501      ;
; 0.174  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.223      ; 0.501      ;
; 0.175  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.221      ; 0.500      ;
; 0.175  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.221      ; 0.500      ;
; 0.187  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.188  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.307      ;
; 0.194  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                                                                                                                             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                                                                                                                                                       ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[0]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[1]                                                                                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.313      ;
; 0.195  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[4]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[4]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[1]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[1]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[1]                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]                                                                                                                                                                                                                   ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.314      ;
; 0.197  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit3                                                                                                                                                                                               ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit4                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.316      ;
; 0.199  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[0]                                                                                                                                                                                               ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[1]                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.034      ; 0.317      ;
; 0.209  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.000                                                                                                                                                                                                       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.001                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.328      ;
; 0.216  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.335      ;
; 0.226  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                                                                                                                                                                        ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.345      ;
; 0.229  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[2]                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.348      ;
; 0.229  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[0]                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.348      ;
; 0.230  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.349      ;
; 0.231  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.350      ;
; 0.253  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit3                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.372      ;
; 0.254  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[4]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[4]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.373      ;
; 0.256  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit2                                                                                                                                                                                               ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit4                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.375      ;
; 0.258  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.377      ;
; 0.258  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.377      ;
; 0.261  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit2                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.380      ;
; 0.263  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[7]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[7]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.382      ;
; 0.265  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                                                                                                                                                                        ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.384      ;
; 0.266  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[1]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_address_reg0                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.219      ; 0.589      ;
; 0.266  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit1                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.385      ;
; 0.267  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[6]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[6]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.386      ;
; 0.268  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]                                                                                                                                                                                         ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[1]                                                                                                                                                                                                                   ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.387      ;
; 0.269  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                                                                                                                                                                        ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.388      ;
; 0.269  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[2]                                                                                                                                                                                               ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[3]                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.388      ;
; 0.269  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[7]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[7]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.388      ;
; 0.269  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit2                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.388      ;
; 0.271  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit3                                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.390      ;
; 0.273  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[2]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[2]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.392      ;
; 0.273  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[5]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[5]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.392      ;
; 0.276  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[6]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[6]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.395      ;
; 0.278  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                                                                                                                                                                        ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.397      ;
; 0.283  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                                                                                                                                                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                                             ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.034      ; 0.401      ;
; 0.284  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.101                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.403      ;
; 0.285  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[4]                                                                                                                                                                                                                          ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.404      ;
; 0.285  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.011                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.404      ;
; 0.286  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.000                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.405      ;
; 0.287  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                                                                                                                                                ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.100                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.406      ;
; 0.292  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[1]                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.411      ;
; 0.296  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[3]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[3]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[2]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[2]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[5]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[5]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.415      ;
; 0.298  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                                                                                                                                              ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.417      ;
; 0.299  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                                                                                                                                              ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.418      ;
; 0.300  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[3]                                                                                                                                                                                                         ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.419      ;
; 0.302  ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[6]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.218      ; 0.624      ;
; 0.302  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.421      ;
; 0.302  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.421      ;
; 0.303  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[6]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[6]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.422      ;
; 0.303  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.011                                                                                                                                                                                                       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.100                                                                                                                                                                                                                                 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.422      ;
; 0.305  ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[7]                                                                                                                                                                                                             ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[7]                                                                                                                                                                                                                                ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.035      ; 0.424      ;
; 0.307  ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ; cmos_pclk                                                               ; cmos_pclk   ; 0.000        ; 0.223      ; 0.634      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.208 ; cmos_pclk                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; cmos_pclk    ; clk         ; 0.000        ; 1.292      ; 1.208      ;
; -0.058 ; cmos_pclk                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; 0.000        ; 1.292      ; 1.358      ;
; 0.084  ; cmos_pclk                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; cmos_pclk    ; clk         ; -0.001       ; 1.292      ; 1.499      ;
; 0.154  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.220      ; 0.478      ;
; 0.166  ; cmos_pclk                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; -0.001       ; 1.292      ; 1.581      ;
; 0.173  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.218      ; 0.495      ;
; 0.183  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.218      ; 0.505      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.194  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.035      ; 0.313      ;
; 0.194  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.198  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.035      ; 0.317      ;
; 0.205  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.206  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.206  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.325      ;
; 0.206  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.207  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.327      ;
; 0.207  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.327      ;
; 0.208  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.328      ;
; 0.208  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.327      ;
; 0.236  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[15]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.356      ;
; 0.257  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.036      ; 0.377      ;
; 0.258  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.036      ; 0.378      ;
; 0.266  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.591      ;
; 0.267  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.035      ; 0.386      ;
; 0.267  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.387      ;
; 0.268  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.388      ;
; 0.269  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.389      ;
; 0.271  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.391      ;
; 0.272  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.392      ;
; 0.273  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.393      ;
; 0.274  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.393      ;
; 0.275  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; 0.000        ; 0.064      ; 0.463      ;
; 0.276  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                         ; cmos_pclk    ; clk         ; 0.000        ; 0.064      ; 0.464      ;
; 0.277  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[14]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[14]                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.397      ;
; 0.279  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.279  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[13]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[13]                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.280  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.603      ;
; 0.283  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.404      ;
; 0.283  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.040      ; 0.407      ;
; 0.283  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.219      ; 0.606      ;
; 0.284  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.224      ; 0.612      ;
; 0.285  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.404      ;
; 0.286  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; 0.000        ; 0.064      ; 0.474      ;
; 0.289  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ; cmos_pclk    ; clk         ; 0.000        ; 0.064      ; 0.477      ;
; 0.289  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; 0.000        ; 0.064      ; 0.477      ;
; 0.290  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                         ; cmos_pclk    ; clk         ; 0.000        ; 0.064      ; 0.478      ;
; 0.293  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.218      ; 0.615      ;
; 0.294  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.295  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.297  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[15]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[15]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.297  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.416      ;
; 0.298  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[1]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[1]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.035      ; 0.417      ;
; 0.298  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[9]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[9]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.035      ; 0.417      ;
; 0.299  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[5]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[5]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.035      ; 0.418      ;
; 0.299  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[14]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[14]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; 0.000        ; 0.064      ; 0.487      ;
; 0.300  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.626      ;
; 0.300  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[2]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[2]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[3]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[3]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[16]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[16]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                         ; cmos_pclk    ; clk         ; 0.000        ; 0.064      ; 0.488      ;
; 0.301  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[6]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[6]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.035      ; 0.420      ;
; 0.301  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[11]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[11]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.420      ;
; 0.303  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.035      ; 0.422      ;
; 0.304  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[18]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[18]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.306  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[7]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[7]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[19]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[19]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[20]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[20]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[4]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[4]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.035      ; 0.427      ;
; 0.308  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[8]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[8]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.035      ; 0.427      ;
; 0.310  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[10]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[10]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.429      ;
; 0.310  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[17]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[17]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.310  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[23]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[23]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.311  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[21]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[21]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.312  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[0]                                                                                                                                                                                                                                                       ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[0]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.035      ; 0.431      ;
; 0.313  ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[22]                                                                                                                                                                                                                                                      ; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[22]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.433      ;
; 0.314  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.637      ;
; 0.316  ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                            ; cmos_pclk    ; clk         ; 0.000        ; 0.064      ; 0.504      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                       ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.206 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.489      ;
; 0.207 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.489      ;
; 0.208 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.329      ;
; 0.213 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.495      ;
; 0.216 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.498      ;
; 0.216 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.337      ;
; 0.230 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.512      ;
; 0.251 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.372      ;
; 0.263 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.270 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[6]                          ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.464      ;
; 0.272 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.394      ;
; 0.275 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.396      ;
; 0.296 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.440      ;
; 0.344 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.465      ;
; 0.355 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.476      ;
; 0.356 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.477      ;
; 0.359 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.641      ;
; 0.362 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.645      ;
; 0.363 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.646      ;
; 0.364 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.647      ;
; 0.370 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.491      ;
; 0.372 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.492      ;
; 0.381 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.502      ;
; 0.392 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.675      ;
; 0.395 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.516      ;
; 0.395 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.516      ;
; 0.400 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[1]                          ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.593      ;
; 0.400 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.521      ;
; 0.410 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.531      ;
; 0.428 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.549      ;
; 0.434 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.555      ;
; 0.447 ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.569      ;
; 0.448 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.568      ;
; 0.453 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.748      ;
; 0.466 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.753      ;
; 0.471 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                  ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.592      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a6~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.471      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.323      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|address_reg_b[2]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.330      ;
; 0.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|address_reg_b[2]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.331      ;
; 0.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|address_reg_b[2]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.333      ;
; 0.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.334      ;
; 0.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.334      ;
; 0.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.341      ;
; 0.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.345      ;
; 0.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.346      ;
; 0.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.350      ;
; 0.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.352      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[31]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 0.188 ; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[0]                                                                                                                                     ; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[0]                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                                ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack1                                                                                                                                         ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack1                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                                                         ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack2                                                                                                                                         ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack2                                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack                                                                                                                                          ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack                                                                                                                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_write                                                                                                                ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_write                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_read                                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_read                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|oe1                                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|oe1                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[19]                                                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[19]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[20]                                                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[20]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mLENGTH[8]                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|mLENGTH[8]                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[0]                                                                                                                                    ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[0]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Write                                                                                                                                    ; Sdram_Control_2Port:u_Sdram_Control_2Port|Write                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR_DONE                                                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR_DONE                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR                                                                                                                                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|IN_REQ                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|IN_REQ                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD_DONE                                                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD_DONE                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD                                                                                                                                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|OUT_VALID                                                                                                                                ; Sdram_Control_2Port:u_Sdram_Control_2Port|OUT_VALID                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[18]                                                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[18]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[20]                                                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[20]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[21]                                                                                                                             ; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[21]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; led_74595_driver:u_led_74595_driver|delay_cnt[1]                                                                                                                                   ; led_74595_driver:u_led_74595_driver|delay_cnt[1]                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; led_74595_driver:u_led_74595_driver|led_cnt[1]                                                                                                                                     ; led_74595_driver:u_led_74595_driver|led_cnt[1]                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; led_74595_driver:u_led_74595_driver|led_cnt[2]                                                                                                                                     ; led_74595_driver:u_led_74595_driver|led_cnt[2]                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; led_74595_driver:u_led_74595_driver|shift_state                                                                                                                                    ; led_74595_driver:u_led_74595_driver|shift_state                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; led_74595_driver:u_led_74595_driver|delay_cnt[2]                                                                                                                                   ; led_74595_driver:u_led_74595_driver|delay_cnt[2]                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[0]                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|REF_ACK                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|REF_REQ                                                                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CM_ACK                                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_rw                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.195 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|WE_N                                                                                                                    ; Sdram_Control_2Port:u_Sdram_Control_2Port|WE_N                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[21]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|BA[1]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|BA[1]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|BA[1]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[12]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[4]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[4]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[4]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[14]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[6]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[6]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[6]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[16]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[8]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[11]                                                                                                                  ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[11]                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Read                                                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|Read                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; led_74595_driver:u_led_74595_driver|delay_cnt[0]                                                                                                                                   ; led_74595_driver:u_led_74595_driver|delay_cnt[0]                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; led_74595_driver:u_led_74595_driver|led_cnt[0]                                                                                                                                     ; led_74595_driver:u_led_74595_driver|led_cnt[0]                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_load_mode                                                                                                            ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_load_mode                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_precharge                                                                                                            ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_precharge                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|CMD_ACK                                                                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|BA[0]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|BA[0]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[15]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[7]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[7]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[7]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|CMD_ACK                                                                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.314      ;
; 0.197 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[8]                                                                                                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[0]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[9]                                                                                                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[1]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[10]                                                                                                                  ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[10]                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.315      ;
; 0.198 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[5]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[5]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|oe1                                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.204 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.323      ;
; 0.204 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[10]                                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.322      ;
; 0.205 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.209 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.328      ;
; 0.211 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[8]                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.330      ;
; 0.219 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.338      ;
; 0.254 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[0]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[0]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[9]                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[9]                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.373      ;
; 0.255 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[4]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[3]                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.373      ;
; 0.255 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[2]                                                                                                        ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[1]                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.373      ;
; 0.255 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[11]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[3]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.375      ;
; 0.256 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[13]                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[5]                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.375      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                                                              ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[2]                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[3]                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[4]                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[4]                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[0]  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.000                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.001                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.101                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.010                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.011                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.100                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[3]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[3]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[3]                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[2]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[2]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[2]                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[4]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[4]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[4]                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[1]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[1]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[1]                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[0]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[6]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[6]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[6]                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[5]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[5]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[5]                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[7]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[7]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[7]                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[7]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[7]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[7]                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[6]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[6]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[6]                                                                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.687 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Skin_Detector:u_VIP_Skin_Detector|Detect_by_YCbCr                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.098      ; 1.684      ;
; -0.685 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[9]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.101      ; 1.685      ;
; -0.685 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[7]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.101      ; 1.685      ;
; -0.685 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[6]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.101      ; 1.685      ;
; -0.685 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[5]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.101      ; 1.685      ;
; -0.685 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[8]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.101      ; 1.685      ;
; -0.685 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[9]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.100      ; 1.684      ;
; -0.685 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[7]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.100      ; 1.684      ;
; -0.685 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[6]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.100      ; 1.684      ;
; -0.685 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[5]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.100      ; 1.684      ;
; -0.685 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[8]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.100      ; 1.684      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.099      ; 1.682      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.099      ; 1.682      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.099      ; 1.682      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.099      ; 1.682      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.099      ; 1.682      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.099      ; 1.682      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.099      ; 1.682      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.101      ; 1.684      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[4]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.099      ; 1.682      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[2]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.099      ; 1.682      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[3]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.099      ; 1.682      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[1]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.099      ; 1.682      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.101      ; 1.684      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[0]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.099      ; 1.682      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[0]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.101      ; 1.684      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[3]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.101      ; 1.684      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[2]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.101      ; 1.684      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[4]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.101      ; 1.684      ;
; -0.684 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[1]                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.101      ; 1.684      ;
; -0.679 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[2]                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.100      ; 1.678      ;
; -0.678 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[0]                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.093      ; 1.670      ;
; -0.678 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[1]                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.093      ; 1.670      ;
; -0.678 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[0]                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.101      ; 1.678      ;
; -0.678 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[1]                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.101      ; 1.678      ;
; -0.675 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.100      ; 1.674      ;
; -0.675 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.100      ; 1.674      ;
; -0.675 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.100      ; 1.674      ;
; -0.675 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.100      ; 1.674      ;
; -0.675 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.100      ; 1.674      ;
; -0.675 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.100      ; 1.674      ;
; -0.675 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.100      ; 1.674      ;
; -0.675 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|row3_data            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.681      ;
; -0.674 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_clken_r[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.680      ;
; -0.674 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.680      ;
; -0.674 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.680      ;
; -0.674 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.680      ;
; -0.674 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.680      ;
; -0.674 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.680      ;
; -0.674 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit3                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.680      ;
; -0.674 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit2                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.680      ;
; -0.674 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.680      ;
; -0.674 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.680      ;
; -0.674 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.680      ;
; -0.674 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit1                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.680      ;
; -0.674 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit4                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.680      ;
; -0.674 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[1]  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.680      ;
; -0.674 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.680      ;
; -0.674 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[1]                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.107      ; 1.680      ;
; -0.672 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[3]                                                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.002        ; 1.101      ; 1.672      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                       ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.911      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.050      ; 1.912      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.050      ; 1.912      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.050      ; 1.912      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.050      ; 1.912      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.050      ; 1.912      ;
; 8.093 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.050      ; 1.912      ;
; 8.156 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.049      ; 1.902      ;
; 8.156 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.050      ; 1.903      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.675      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.675      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.675      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.675      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.675      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.675      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.675      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.675      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.675      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.675      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.675      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.681      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.681      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 1.681      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.213 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.094     ; 1.680      ;
; 8.214 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.674      ;
; 8.214 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.674      ;
; 8.214 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.674      ;
; 8.214 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.674      ;
; 8.214 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.674      ;
; 8.214 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.674      ;
; 8.214 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.674      ;
; 8.214 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.674      ;
; 8.214 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.674      ;
; 8.214 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.674      ;
; 8.214 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 1.674      ;
; 8.214 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 1.675      ;
; 8.214 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 1.675      ;
; 8.214 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 1.675      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                            ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.137 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.907      ;
; 8.138 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.088      ; 1.905      ;
; 8.138 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.088      ; 1.905      ;
; 8.138 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.088      ; 1.905      ;
; 8.138 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.088      ; 1.905      ;
; 8.138 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.088      ; 1.905      ;
; 8.138 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.088      ; 1.905      ;
; 8.200 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.089      ; 1.898      ;
; 8.201 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~portb_address_reg0   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.088      ; 1.896      ;
; 8.249 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[9]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.685      ;
; 8.249 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[7]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.685      ;
; 8.249 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[5]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.685      ;
; 8.249 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[8]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.685      ;
; 8.249 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.684      ;
; 8.249 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.684      ;
; 8.249 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.684      ;
; 8.249 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.684      ;
; 8.250 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[6]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.684      ;
; 8.250 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[4]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.684      ;
; 8.250 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[1]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.684      ;
; 8.250 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[3]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.684      ;
; 8.250 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[0]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.684      ;
; 8.250 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[2]                                                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.684      ;
; 8.250 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.685      ;
; 8.250 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.685      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[1]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.672      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[2]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.672      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[3]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.672      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[4]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.672      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[5]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.672      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[6]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.672      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[7]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.672      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[8]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.672      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[9]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.672      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[10]                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.672      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[11]                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.672      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[12]                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.672      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[13]                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.672      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[14]                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.672      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[15]                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.672      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_initial                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.672      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[9]                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.683      ;
; 8.257 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[11]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.683      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.675      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.675      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.675      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.675      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.675      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.675      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[6]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.675      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[8]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.675      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[5]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.675      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[9]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.675      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[7]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.675      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.675      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.675      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[0]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.671      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|INIT_REQ                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.671      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|PRECHARGE                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.671      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_write                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 1.669      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_read                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 1.669      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[3]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 1.669      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[2]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 1.669      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[1]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 1.669      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[0]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 1.669      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_done                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 1.669      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|REFRESH                                                                                                       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.671      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[12]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 1.669      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[13]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 1.669      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[14]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 1.669      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[15]                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 1.669      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|LOAD_MODE                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.671      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_load_mode                                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.671      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[7]                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.671      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[6]                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.671      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[5]                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.671      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[4]                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.671      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[3]                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.671      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[2]                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.671      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[1]                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.671      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[0]                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.671      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_done                                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.671      ;
; 8.258 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_precharge                                                                                                            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.671      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 0.974      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.787      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.787      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.787      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.787      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.787      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.787      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.787      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.787      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.787      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.787      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.787      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.787      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.787      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.793      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.793      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.793      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.793      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.793      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.793      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.793      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.793      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.793      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.793      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.793      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[32]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.796      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[31]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.796      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.796      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.796      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.797      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.797      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.797      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.797      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.797      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.797      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.797      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.797      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.797      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.797      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.797      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.797      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.797      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.797      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.797      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.797      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.790      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.790      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.790      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.790      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.790      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.788      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.788      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.788      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.788      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.788      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.788      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.788      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.788      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.788      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.787      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.789      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.789      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.789      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.789      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.789      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.789      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.789      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.789      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.789      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.789      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.789      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.789      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.796      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.796      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.796      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.796      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.796      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.796      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.796      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.796      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.796      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.796      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                        ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.206 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.346      ;
; -0.196 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.356      ;
; -0.196 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.356      ;
; -0.196 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.356      ;
; -0.192 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.360      ;
; -0.192 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.360      ;
; -0.192 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.360      ;
; -0.192 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.360      ;
; -0.185 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.373      ;
; -0.184 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.368      ;
; -0.184 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.368      ;
; -0.184 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.368      ;
; -0.184 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.368      ;
; -0.184 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.368      ;
; -0.184 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.368      ;
; -0.184 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.368      ;
; -0.184 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.368      ;
; -0.184 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.368      ;
; -0.184 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.368      ;
; -0.184 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2             ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.388      ; 1.368      ;
; -0.175 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.383      ;
; -0.175 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.383      ;
; -0.175 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.383      ;
; -0.171 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.387      ;
; -0.171 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.387      ;
; -0.171 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.387      ;
; -0.171 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.387      ;
; -0.168 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.390      ;
; -0.163 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.395      ;
; -0.163 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.395      ;
; -0.163 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.395      ;
; -0.163 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.395      ;
; -0.163 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.395      ;
; -0.163 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.395      ;
; -0.163 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.395      ;
; -0.163 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.395      ;
; -0.163 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.395      ;
; -0.163 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.395      ;
; -0.163 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.395      ;
; -0.161 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.397      ;
; -0.160 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.398      ;
; -0.158 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.400      ;
; -0.158 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.400      ;
; -0.158 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.400      ;
; -0.154 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.404      ;
; -0.154 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.404      ;
; -0.154 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.404      ;
; -0.154 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.404      ;
; -0.150 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.408      ;
; -0.150 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.408      ;
; -0.150 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.408      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.146 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.412      ;
; -0.139 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.419      ;
; -0.139 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.419      ;
; -0.139 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.419      ;
; -0.139 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.419      ;
; -0.139 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.419      ;
; -0.139 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.419      ;
; -0.139 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.419      ;
; -0.139 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.419      ;
; -0.139 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.419      ;
; -0.139 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.419      ;
; -0.139 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.419      ;
; -0.138 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag            ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.420      ;
; -0.138 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.420      ;
; -0.138 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.420      ;
; -0.138 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.420      ;
; -0.138 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.420      ;
; -0.138 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.420      ;
; -0.138 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.420      ;
; -0.138 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.420      ;
; -0.138 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.420      ;
; -0.138 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.420      ;
; -0.138 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.420      ;
; -0.135 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.423      ;
; -0.135 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.423      ;
; -0.135 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.423      ;
; -0.135 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.423      ;
; -0.108 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.450      ;
; -0.108 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.450      ;
; -0.102 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.456      ;
; -0.098 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.460      ;
; -0.098 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.394      ; 1.460      ;
+--------+-------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.729      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.729      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.729      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.729      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.729      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.729      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.729      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.729      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.729      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.729      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.729      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.729      ;
; 0.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.834      ;
; 0.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.960      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.073      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.634      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.634      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.634      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.634      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.634      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.634      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.634      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.634      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.634      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.638      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.638      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.638      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.638      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.638      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.638      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.638      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.638      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.638      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.638      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.638      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.642      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.642      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.642      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.642      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.642      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.642      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.642      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.642      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.642      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.642      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.642      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.642      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.642      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.642      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.642      ;
; 1.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.642      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.632      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.632      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.632      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.632      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.632      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.632      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.632      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.632      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.632      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.632      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.632      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.632      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.632      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
; 1.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.633      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                       ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.572      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.380 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.571      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.566      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.567      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.567      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.567      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.572      ;
; 1.381 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.572      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 1.745      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 1.746      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 1.746      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 1.746      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 1.746      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 1.746      ;
; 1.408 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                          ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 1.746      ;
; 1.411 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 1.763      ;
; 1.411 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 1.764      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                            ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[2]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[3]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.571      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[4]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.571      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mLENGTH[8]                                                                                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[5]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.571      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[7]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.571      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[8]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.571      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[0]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[1]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Pre_WR                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Pre_RD                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|CMD[0]                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|CMD[1]                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[6]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[9]                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Write                                                                                                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR_DONE                                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR                                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|IN_REQ                                                                                                                                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.570      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|Read                                                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD_DONE                                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD                                                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.439 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|OUT_VALID                                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.572      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.566      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.566      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.566      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.566      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.566      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.566      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.566      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.566      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.566      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.566      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.566      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.566      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[10]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.567      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[19]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.567      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[20]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.567      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[9]                                                                                                                              ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.573      ;
; 1.444 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[11]                                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.573      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.566      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.566      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.566      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.566      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.566      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.566      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                   ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[2]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[4]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[3]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[0]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[6]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.566      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[8]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.566      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[5]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.566      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[9]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.566      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[7]                                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.566      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.566      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3]     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.567      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.566      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[0]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.561      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[1]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.562      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[2]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.562      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[3]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.562      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[4]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.562      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[5]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.562      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[6]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.562      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[7]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.562      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[8]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.562      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[9]                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.562      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[10]                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.562      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[11]                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.562      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[12]                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.562      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[13]                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.562      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[14]                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.562      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[15]                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.562      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|INIT_REQ                                                                                                      ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.561      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|PRECHARGE                                                                                                     ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.562      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|WRITEA                                                                                                        ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.559      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_write                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.560      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|READA                                                                                                         ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.559      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_reada                                                                                                                ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.559      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_read                                                                                                                 ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.560      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[3]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.560      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[2]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.560      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[1]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.560      ;
; 1.445 ; system_ctrl_pll:u_system_ctrl_pll|rst_nr2 ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[0]                                                                                                             ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.560      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                   ; Clock Edge ; Target                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0    ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_we_reg          ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~porta_address_reg0    ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~porta_we_reg          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_datain_reg0     ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~porta_datain_reg0     ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0  ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~portb_address_reg0 ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                          ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                          ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                          ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                          ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                          ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                          ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                          ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                          ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                          ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ;
; 4.784 ; 5.014        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0  ;
; 4.784 ; 5.014        ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~portb_address_reg0 ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|RAS_N                                                                                                                                  ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[11]                                                                                                                                 ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[1]                                                                                                                                  ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[2]                                                                                                                                  ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[3]                                                                                                                                  ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[4]                                                                                                                                  ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|WE_N                                                                                                                                   ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CM_ACK                                                                                                                ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|RAS_N                                                                                                                 ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|REF_ACK                                                                                                               ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[11]                                                                                                                ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[1]                                                                                                                 ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[4]                                                                                                                 ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|WE_N                                                                                                                  ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_reada                                                                                                              ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_refresh                                                                                                            ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_writea                                                                                                             ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|CMD_ACK                                                                                                     ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|READA                                                                                                       ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|REF_REQ                                                                                                     ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[12]                                                                                                   ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[17]                                                                                                   ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[19]                                                                                                   ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[20]                                                                                                   ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[9]                                                                                                    ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|WRITEA                                                                                                      ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[10]                                                                                                                           ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[19]                                                                                                                           ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[20]                                                                                                                           ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[21]                                                                                                                           ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[8]                                                                                                                            ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ;
; 4.785 ; 5.001        ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a15~porta_we_reg       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a39~porta_address_reg0 ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a39~porta_we_reg       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a33~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a33~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a34~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a34~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a35~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a35~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a37~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a37~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~porta_we_reg        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a21~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a21~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a27~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a27~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a31~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a31~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a38~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a38~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a39~porta_datain_reg0  ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a3~porta_we_reg        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a5~porta_we_reg        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a7~porta_we_reg        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a33~porta_datain_reg0  ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a34~porta_datain_reg0  ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a35~porta_datain_reg0  ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a37~porta_datain_reg0  ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 9.384 ; 9.614        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.384 ; 9.614        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~porta_datain_reg0  ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                   ; Clock Edge ; Target                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                          ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                         ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                         ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                         ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                         ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                         ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                         ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                         ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                         ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                         ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                         ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                          ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                         ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                         ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                         ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                         ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                          ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                          ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                          ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                          ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                          ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                          ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                          ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                          ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                          ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                         ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                         ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                         ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                         ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                         ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                         ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[16]                         ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[17]                         ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[18]                         ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[19]                         ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                          ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[20]                         ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[21]                         ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[22]                         ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[23]                         ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                          ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                          ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                          ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                          ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                          ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                          ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                          ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                          ;
; 19.784 ; 20.014       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.784 ; 20.014       ; 0.230          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2~portb_address_reg0 ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[0]                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[1]                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[6]                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[7]                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[9]                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                               ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[5]                                               ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[8]                                               ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                               ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                               ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                               ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                               ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                               ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                               ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                               ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                               ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                               ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 20.216 ; 20.446       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                           ;
; 20.216 ; 20.446       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_we_reg                                                                                                                                                                 ;
; 20.217 ; 20.447       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_address_reg0                                                                                                                                                          ;
; 20.217 ; 20.447       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_we_reg                                                                                                                                                                ;
; 20.217 ; 20.447       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 20.218 ; 20.448       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                            ;
; 20.218 ; 20.448       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|q_b[0]                          ;
; 20.218 ; 20.448       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|q_b[1]                          ;
; 20.218 ; 20.448       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 20.219 ; 20.449       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a18~porta_datain_reg0                                                                                                                                                           ;
; 20.219 ; 20.449       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 20.280 ; 20.464       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                                                                                                                                                                             ;
; 20.280 ; 20.464       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                                                                                                                                                                             ;
; 20.280 ; 20.464       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                                                                                                                                                                             ;
; 20.280 ; 20.464       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                                                                                                                                                                             ;
; 20.280 ; 20.464       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                                                                                                                                                                                ;
; 20.280 ; 20.464       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                                                                                                                                                                        ;
; 20.280 ; 20.464       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                                                                                                                                                                        ;
; 20.280 ; 20.464       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[0]                                                                                                                                                                                                                         ;
; 20.280 ; 20.464       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[1]                                                                                                                                                                                                                         ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                                             ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                                             ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                                             ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                                             ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                                                                                                                                                                             ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                                                                                                                                                                             ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                                                                                                                                                                        ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                                 ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                                 ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                                 ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                                 ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                                 ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[0]                                                                                                                                                                                                         ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[1]                                                                                                                                                                                                         ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[2]                                                                                                                                                                                                         ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[3]                                                                                                                                                                                                         ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[4]                                                                                                                                                                                                         ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                           ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                           ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                           ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                           ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                           ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                           ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                           ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                           ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                           ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                           ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11                                                                                                                                                                ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                                                ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                                                ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                                ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                                ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_clken_r[0]                                                                                                                                                      ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[1]                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]                                                                                                                                                                                                                   ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|per_frame_href_r[1]                                                                                                                                                                                                                   ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit1                                                                                                                                                                                                                         ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit2                                                                                                                                                                                                                         ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit3                                                                                                                                                                                                                         ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit4                                                                                                                                                                                                                         ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Skin_Detector:u_VIP_Skin_Detector|Detect_by_YCbCr                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[1]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[2]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[3]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[4]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[5]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[6]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[7]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[0]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[1]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[2]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[3]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[4]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[5]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[6]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[7]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[6]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[7]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[6]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[7]                                                                                                                                                                                                                                       ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[1]                                                                                                                                                                                                                                ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[2]                                                                                                                                                                                                                                ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[3]                                                                                                                                                                                                                                ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[4]                                                                                                                                                                                                                                ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[5]                                                                                                                                                                                                                                ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[6]                                                                                                                                                                                                                                ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[7]                                                                                                                                                                                                                                ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[6]                                                                                                                                                                                                                                ;
; 20.281 ; 20.465       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[7]                                                                                                                                                                                                                                ;
; 20.282 ; 20.466       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                                                                                                                                                       ;
; 20.282 ; 20.466       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                                                                                                                                                                                     ;
; 20.282 ; 20.466       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                                                                                                                                                 ;
; 20.282 ; 20.466       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                                                                                                                                                 ;
; 20.282 ; 20.466       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                                                                                                                                                 ;
; 20.282 ; 20.466       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.466 ; 49.696       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a14~portb_address_reg0                           ;
; 49.466 ; 49.696       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a28~portb_address_reg0                           ;
; 49.466 ; 49.696       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a32~portb_address_reg0                           ;
; 49.466 ; 49.696       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a8~portb_address_reg0                            ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                            ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a11~portb_address_reg0                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a13~portb_address_reg0                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a15~portb_address_reg0                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a20~portb_address_reg0                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a21~portb_address_reg0                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~portb_address_reg0                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a23~portb_address_reg0                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a24~portb_address_reg0                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a25~portb_address_reg0                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a26~portb_address_reg0                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a29~portb_address_reg0                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a30~portb_address_reg0                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a31~portb_address_reg0                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a33~portb_address_reg0                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~portb_address_reg0                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a37~portb_address_reg0                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a3~portb_address_reg0                            ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a6~portb_address_reg0                            ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a7~portb_address_reg0                            ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a10~portb_address_reg0                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a12~portb_address_reg0                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a16~portb_address_reg0                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a17~portb_address_reg0                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a18~portb_address_reg0                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a19~portb_address_reg0                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a1~portb_address_reg0                            ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a27~portb_address_reg0                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a2~portb_address_reg0                            ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a34~portb_address_reg0                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a35~portb_address_reg0                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a38~portb_address_reg0                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a39~portb_address_reg0                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a4~portb_address_reg0                            ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a5~portb_address_reg0                            ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a9~portb_address_reg0                            ;
; 49.484 ; 49.700       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                      ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                      ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                      ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                      ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                      ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                      ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                      ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                      ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28]                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|address_reg_b[0]                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|address_reg_b[2]                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                               ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                               ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                      ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.194 ; 1.492 ; Rise       ; altera_reserved_tck                                                     ;
; altera_reserved_tms ; altera_reserved_tck ; 2.371 ; 2.692 ; Rise       ; altera_reserved_tck                                                     ;
; cmos_pclk           ; clk                 ; 0.158 ; 0.382 ; Rise       ; clk                                                                     ;
; cmos_data[*]        ; cmos_pclk           ; 1.451 ; 2.141 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[0]       ; cmos_pclk           ; 1.347 ; 2.014 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[1]       ; cmos_pclk           ; 1.202 ; 1.848 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[2]       ; cmos_pclk           ; 1.242 ; 1.900 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[3]       ; cmos_pclk           ; 1.425 ; 2.120 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[4]       ; cmos_pclk           ; 1.383 ; 2.061 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[5]       ; cmos_pclk           ; 1.346 ; 2.018 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[6]       ; cmos_pclk           ; 1.259 ; 1.913 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[7]       ; cmos_pclk           ; 1.451 ; 2.141 ; Rise       ; cmos_pclk                                                               ;
; cmos_href           ; cmos_pclk           ; 0.836 ; 1.127 ; Rise       ; cmos_pclk                                                               ;
; cmos_vsync          ; cmos_pclk           ; 0.059 ; 0.316 ; Rise       ; cmos_pclk                                                               ;
; cmos_sdat           ; clk                 ; 2.693 ; 3.340 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; clk                 ; 2.408 ; 3.088 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; clk                 ; 2.296 ; 2.959 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; clk                 ; 2.277 ; 2.927 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; clk                 ; 2.318 ; 2.983 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; clk                 ; 2.217 ; 2.883 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; clk                 ; 2.196 ; 2.843 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; clk                 ; 2.050 ; 2.682 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; clk                 ; 2.040 ; 2.657 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; clk                 ; 2.054 ; 2.688 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; clk                 ; 2.017 ; 2.624 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; clk                 ; 2.231 ; 2.913 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; clk                 ; 2.366 ; 3.048 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; clk                 ; 2.226 ; 2.888 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; clk                 ; 2.139 ; 2.772 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; clk                 ; 2.294 ; 2.940 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; clk                 ; 2.402 ; 3.082 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; clk                 ; 2.263 ; 2.886 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16]     ; clk                 ; 2.408 ; 3.088 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17]     ; clk                 ; 2.280 ; 2.953 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18]     ; clk                 ; 2.298 ; 2.969 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19]     ; clk                 ; 2.396 ; 3.086 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20]     ; clk                 ; 2.251 ; 2.918 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21]     ; clk                 ; 2.351 ; 3.010 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22]     ; clk                 ; 2.235 ; 2.888 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23]     ; clk                 ; 2.387 ; 3.067 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.605  ; 0.345  ; Rise       ; altera_reserved_tck                                                     ;
; altera_reserved_tms ; altera_reserved_tck ; 0.046  ; -0.256 ; Rise       ; altera_reserved_tck                                                     ;
; cmos_pclk           ; clk                 ; 0.168  ; -0.123 ; Rise       ; clk                                                                     ;
; cmos_data[*]        ; cmos_pclk           ; -0.987 ; -1.622 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[0]       ; cmos_pclk           ; -1.125 ; -1.781 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[1]       ; cmos_pclk           ; -0.987 ; -1.622 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[2]       ; cmos_pclk           ; -1.026 ; -1.672 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[3]       ; cmos_pclk           ; -1.201 ; -1.882 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[4]       ; cmos_pclk           ; -1.161 ; -1.826 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[5]       ; cmos_pclk           ; -1.124 ; -1.785 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[6]       ; cmos_pclk           ; -1.042 ; -1.685 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[7]       ; cmos_pclk           ; -1.226 ; -1.904 ; Rise       ; cmos_pclk                                                               ;
; cmos_href           ; cmos_pclk           ; 0.052  ; -0.211 ; Rise       ; cmos_pclk                                                               ;
; cmos_vsync          ; cmos_pclk           ; 0.111  ; -0.144 ; Rise       ; cmos_pclk                                                               ;
; cmos_sdat           ; clk                 ; -2.121 ; -2.741 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; clk                 ; -1.623 ; -2.220 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; clk                 ; -1.892 ; -2.542 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; clk                 ; -1.873 ; -2.512 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; clk                 ; -1.912 ; -2.565 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; clk                 ; -1.815 ; -2.469 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; clk                 ; -1.795 ; -2.431 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; clk                 ; -1.655 ; -2.275 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; clk                 ; -1.645 ; -2.252 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; clk                 ; -1.658 ; -2.281 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; clk                 ; -1.623 ; -2.220 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; clk                 ; -1.828 ; -2.497 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; clk                 ; -1.957 ; -2.626 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; clk                 ; -1.822 ; -2.473 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; clk                 ; -1.739 ; -2.362 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; clk                 ; -1.887 ; -2.523 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; clk                 ; -1.993 ; -2.660 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; clk                 ; -1.857 ; -2.472 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16]     ; clk                 ; -1.999 ; -2.666 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17]     ; clk                 ; -1.875 ; -2.536 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18]     ; clk                 ; -1.894 ; -2.552 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19]     ; clk                 ; -1.986 ; -2.663 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20]     ; clk                 ; -1.848 ; -2.502 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21]     ; clk                 ; -1.944 ; -2.590 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22]     ; clk                 ; -1.833 ; -2.474 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23]     ; clk                 ; -1.978 ; -2.645 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.853  ; 7.687  ; Fall       ; altera_reserved_tck                                                     ;
; cmos_sclk           ; clk                 ; 4.059  ; 4.068  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_sdat           ; clk                 ; 2.930  ; 2.828  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; led595_clk          ; clk                 ; 2.625  ; 2.712  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; led595_latch        ; clk                 ; 3.613  ; 3.688  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; clk                 ; 3.243  ; 3.399  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; clk                 ; 2.508  ; 2.586  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; clk                 ; 2.599  ; 2.680  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; clk                 ; 2.511  ; 2.600  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; clk                 ; 3.243  ; 3.399  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; clk                 ; 2.299  ; 2.350  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; clk                 ; 2.353  ; 2.416  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; clk                 ; 2.426  ; 2.492  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; clk                 ; 2.547  ; 2.621  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; clk                 ; 2.589  ; 2.670  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; clk                 ; 2.532  ; 2.598  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; clk                 ; 2.323  ; 2.376  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; clk                 ; 2.274  ; 2.320  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; clk                 ; 2.333  ; 2.386  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; clk                 ; 2.330  ; 2.385  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; clk                 ; 2.333  ; 2.386  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; clk                 ; 2.628  ; 2.727  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke           ; clk                 ; 2.230  ; 2.260  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; clk                 ; 2.263  ; 2.299  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; clk                 ; 4.943  ; 4.925  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; clk                 ; 3.750  ; 3.649  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; clk                 ; 3.749  ; 3.625  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; clk                 ; 3.960  ; 3.832  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; clk                 ; 3.631  ; 3.527  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; clk                 ; 3.672  ; 3.573  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; clk                 ; 3.775  ; 3.657  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; clk                 ; 4.095  ; 3.961  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; clk                 ; 3.797  ; 3.686  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; clk                 ; 3.653  ; 3.524  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; clk                 ; 3.946  ; 3.850  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; clk                 ; 4.829  ; 4.833  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; clk                 ; 3.855  ; 3.751  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; clk                 ; 4.943  ; 4.925  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; clk                 ; 4.110  ; 4.061  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; clk                 ; 3.942  ; 3.838  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; clk                 ; 4.055  ; 3.974  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16]     ; clk                 ; 4.632  ; 4.564  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17]     ; clk                 ; 3.694  ; 3.578  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18]     ; clk                 ; 3.589  ; 3.434  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19]     ; clk                 ; 3.464  ; 3.300  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20]     ; clk                 ; 3.476  ; 3.323  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21]     ; clk                 ; 3.591  ; 3.453  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22]     ; clk                 ; 3.685  ; 3.536  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23]     ; clk                 ; 3.336  ; 3.540  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; clk                 ; 2.566  ; 2.634  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; clk                 ; 2.690  ; 2.773  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; clk                 ; -0.905 ;        ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; clk                 ;        ; -0.895 ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_blank           ; clk                 ; 3.306  ; 3.412  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_blue[*]         ; clk                 ; 5.188  ; 5.469  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[0]        ; clk                 ; 4.437  ; 4.591  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[1]        ; clk                 ; 5.188  ; 5.469  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[2]        ; clk                 ; 4.334  ; 4.499  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[3]        ; clk                 ; 4.247  ; 4.414  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[4]        ; clk                 ; 4.545  ; 4.715  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[5]        ; clk                 ; 4.628  ; 4.811  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[6]        ; clk                 ; 4.614  ; 4.786  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[7]        ; clk                 ; 4.506  ; 4.722  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk            ; clk                 ;        ; 1.595  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_green[*]        ; clk                 ; 4.612  ; 4.794  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[0]       ; clk                 ; 4.612  ; 4.794  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[1]       ; clk                 ; 4.270  ; 4.386  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[2]       ; clk                 ; 4.596  ; 4.771  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[3]       ; clk                 ; 4.335  ; 4.463  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[4]       ; clk                 ; 4.089  ; 4.176  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[5]       ; clk                 ; 4.081  ; 4.162  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[6]       ; clk                 ; 4.083  ; 4.169  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[7]       ; clk                 ; 4.435  ; 4.592  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs              ; clk                 ; 3.148  ; 3.162  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_red[*]          ; clk                 ; 5.452  ; 5.783  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[0]         ; clk                 ; 5.239  ; 5.523  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[1]         ; clk                 ; 5.452  ; 5.783  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[2]         ; clk                 ; 4.586  ; 4.746  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[3]         ; clk                 ; 4.656  ; 4.832  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[4]         ; clk                 ; 4.613  ; 4.786  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[5]         ; clk                 ; 4.800  ; 5.007  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[6]         ; clk                 ; 4.941  ; 5.153  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[7]         ; clk                 ; 4.454  ; 4.602  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs              ; clk                 ; 3.507  ; 3.675  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk            ; clk                 ; 1.629  ;        ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; cmos_xclk           ; clk                 ; 1.624  ;        ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
; cmos_xclk           ; clk                 ;        ; 1.633  ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.664  ; 6.500  ; Fall       ; altera_reserved_tck                                                     ;
; cmos_sclk           ; clk                 ; 2.453  ; 2.555  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_sdat           ; clk                 ; 2.605  ; 2.509  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; led595_clk          ; clk                 ; 2.247  ; 2.226  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; led595_latch        ; clk                 ; 2.997  ; 3.091  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; clk                 ; 1.975  ; 2.018  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; clk                 ; 2.200  ; 2.274  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; clk                 ; 2.288  ; 2.364  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; clk                 ; 2.202  ; 2.287  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; clk                 ; 2.942  ; 3.096  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; clk                 ; 1.999  ; 2.046  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; clk                 ; 2.052  ; 2.111  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; clk                 ; 2.121  ; 2.183  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; clk                 ; 2.236  ; 2.307  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; clk                 ; 2.277  ; 2.355  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; clk                 ; 2.222  ; 2.285  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; clk                 ; 2.023  ; 2.073  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; clk                 ; 1.975  ; 2.018  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; clk                 ; 2.029  ; 2.081  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; clk                 ; 2.029  ; 2.081  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; clk                 ; 2.031  ; 2.082  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; clk                 ; 2.314  ; 2.409  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke           ; clk                 ; 1.932  ; 1.960  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; clk                 ; 1.964  ; 1.998  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; clk                 ; 2.600  ; 2.688  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; clk                 ; 2.714  ; 2.801  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; clk                 ; 2.658  ; 2.748  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; clk                 ; 2.879  ; 2.974  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; clk                 ; 2.600  ; 2.688  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; clk                 ; 2.631  ; 2.721  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; clk                 ; 2.752  ; 2.827  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; clk                 ; 3.086  ; 3.200  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; clk                 ; 2.751  ; 2.830  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; clk                 ; 2.798  ; 2.881  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; clk                 ; 3.088  ; 3.210  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; clk                 ; 3.958  ; 4.170  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; clk                 ; 2.931  ; 3.059  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; clk                 ; 4.014  ; 4.237  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; clk                 ; 3.232  ; 3.390  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; clk                 ; 3.076  ; 3.178  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; clk                 ; 3.200  ; 3.334  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16]     ; clk                 ; 3.621  ; 3.800  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17]     ; clk                 ; 2.814  ; 2.908  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18]     ; clk                 ; 2.744  ; 2.820  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19]     ; clk                 ; 2.637  ; 2.713  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20]     ; clk                 ; 2.643  ; 2.713  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21]     ; clk                 ; 2.739  ; 2.820  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22]     ; clk                 ; 2.668  ; 2.752  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23]     ; clk                 ; 2.648  ; 2.727  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; clk                 ; 2.255  ; 2.319  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; clk                 ; 2.374  ; 2.452  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; clk                 ; -1.172 ;        ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; clk                 ;        ; -1.164 ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_blank           ; clk                 ; 2.277  ; 2.341  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_blue[*]         ; clk                 ; 2.852  ; 3.011  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[0]        ; clk                 ; 2.934  ; 3.012  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[1]        ; clk                 ; 3.667  ; 3.869  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[2]        ; clk                 ; 3.009  ; 3.176  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[3]        ; clk                 ; 2.852  ; 3.011  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[4]        ; clk                 ; 3.256  ; 3.335  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[5]        ; clk                 ; 3.195  ; 3.366  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[6]        ; clk                 ; 3.201  ; 3.354  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[7]        ; clk                 ; 3.099  ; 3.307  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk            ; clk                 ;        ; 1.331  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_green[*]        ; clk                 ; 2.942  ; 2.966  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[0]       ; clk                 ; 3.099  ; 3.211  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[1]       ; clk                 ; 3.131  ; 3.189  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[2]       ; clk                 ; 3.080  ; 3.177  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[3]       ; clk                 ; 3.185  ; 3.254  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[4]       ; clk                 ; 2.947  ; 2.977  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[5]       ; clk                 ; 2.942  ; 2.966  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[6]       ; clk                 ; 2.950  ; 2.979  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[7]       ; clk                 ; 2.980  ; 3.074  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs              ; clk                 ; 2.153  ; 2.184  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_red[*]          ; clk                 ; 3.157  ; 3.270  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[0]         ; clk                 ; 4.092  ; 4.318  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[1]         ; clk                 ; 3.979  ; 4.241  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[2]         ; clk                 ; 3.427  ; 3.527  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[3]         ; clk                 ; 3.197  ; 3.308  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[4]         ; clk                 ; 3.157  ; 3.270  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[5]         ; clk                 ; 3.344  ; 3.489  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[6]         ; clk                 ; 3.413  ; 3.554  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[7]         ; clk                 ; 3.296  ; 3.385  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs              ; clk                 ; 2.795  ; 2.953  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk            ; clk                 ; 1.365  ;        ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; cmos_xclk           ; clk                 ; 1.356  ;        ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
; cmos_xclk           ; clk                 ;        ; 1.365  ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; cmos_sdat       ; clk        ; 3.692 ; 3.650 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 2.687 ; 2.645 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 3.100 ; 3.058 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 3.218 ; 3.176 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 3.100 ; 3.058 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 2.993 ; 2.951 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 2.993 ; 2.951 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 2.874 ; 2.832 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 2.889 ; 2.847 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 2.874 ; 2.832 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 2.728 ; 2.686 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 3.100 ; 3.058 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 4.153 ; 4.211 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 3.100 ; 3.058 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 3.928 ; 3.986 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 3.154 ; 3.128 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 3.218 ; 3.176 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 3.394 ; 3.334 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16] ; clk        ; 3.645 ; 3.703 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17] ; clk        ; 2.710 ; 2.668 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18] ; clk        ; 2.713 ; 2.671 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19] ; clk        ; 2.687 ; 2.645 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20] ; clk        ; 2.687 ; 2.645 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21] ; clk        ; 2.712 ; 2.670 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22] ; clk        ; 2.710 ; 2.668 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23] ; clk        ; 2.687 ; 2.645 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                         ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; cmos_sdat       ; clk        ; 2.888 ; 2.846 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 2.372 ; 2.330 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 2.768 ; 2.726 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 2.882 ; 2.840 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 2.768 ; 2.726 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 2.665 ; 2.623 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 2.665 ; 2.623 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 2.551 ; 2.509 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 2.565 ; 2.523 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 2.551 ; 2.509 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 2.411 ; 2.369 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 2.768 ; 2.726 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 3.817 ; 3.875 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 2.768 ; 2.726 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 3.600 ; 3.658 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 2.830 ; 2.804 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 2.882 ; 2.840 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 3.065 ; 3.005 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16] ; clk        ; 3.329 ; 3.387 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17] ; clk        ; 2.394 ; 2.352 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18] ; clk        ; 2.396 ; 2.354 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19] ; clk        ; 2.372 ; 2.330 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20] ; clk        ; 2.372 ; 2.330 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21] ; clk        ; 2.396 ; 2.354 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22] ; clk        ; 2.394 ; 2.352 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23] ; clk        ; 2.372 ; 2.330 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                         ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; cmos_sdat       ; clk        ; 3.628     ; 3.670     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 2.769     ; 2.811     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 3.203     ; 3.245     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 3.337     ; 3.379     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 3.203     ; 3.245     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 3.088     ; 3.130     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 3.088     ; 3.130     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 2.952     ; 2.994     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 2.972     ; 3.014     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 2.952     ; 2.994     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 2.791     ; 2.833     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 3.203     ; 3.245     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 4.372     ; 4.314     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 3.203     ; 3.245     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 4.123     ; 4.065     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 3.282     ; 3.308     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 3.337     ; 3.379     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 3.505     ; 3.565     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16] ; clk        ; 3.832     ; 3.774     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17] ; clk        ; 2.797     ; 2.839     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18] ; clk        ; 2.801     ; 2.843     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19] ; clk        ; 2.769     ; 2.811     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20] ; clk        ; 2.769     ; 2.811     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21] ; clk        ; 2.800     ; 2.842     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22] ; clk        ; 2.797     ; 2.839     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23] ; clk        ; 2.769     ; 2.811     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                         ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; cmos_sdat       ; clk        ; 2.923     ; 2.965     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 2.449     ; 2.491     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 2.865     ; 2.907     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 2.994     ; 3.036     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 2.865     ; 2.907     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 2.755     ; 2.797     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 2.755     ; 2.797     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 2.625     ; 2.667     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 2.644     ; 2.686     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 2.625     ; 2.667     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 2.470     ; 2.512     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 2.865     ; 2.907     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 4.029     ; 3.971     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 2.865     ; 2.907     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 3.790     ; 3.732     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 2.952     ; 2.978     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 2.994     ; 3.036     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 3.168     ; 3.228     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16] ; clk        ; 3.511     ; 3.453     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17] ; clk        ; 2.476     ; 2.518     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18] ; clk        ; 2.479     ; 2.521     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19] ; clk        ; 2.449     ; 2.491     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20] ; clk        ; 2.449     ; 2.491     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21] ; clk        ; 2.478     ; 2.520     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22] ; clk        ; 2.476     ; 2.518     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23] ; clk        ; 2.449     ; 2.491     ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                    ;
+--------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                    ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                         ; -5.650  ; -1.979 ; -1.712   ; -0.206  ; 4.698               ;
;  altera_reserved_tck                                                     ; 42.471  ; 0.187  ; 48.024   ; 0.567   ; 49.335              ;
;  clk                                                                     ; -1.479  ; -0.480 ; N/A      ; N/A     ; 9.380               ;
;  cmos_pclk                                                               ; -0.936  ; -1.979 ; -1.712   ; -0.206  ; 20.216              ;
;  u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; -5.650  ; 0.188  ; 5.890    ; 1.439   ; 4.698               ;
;  u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 6.183   ; 0.186  ; 5.796    ; 1.380   ; 19.697              ;
; Design-wide TNS                                                          ; -21.638 ; -4.473 ; -219.903 ; -3.586  ; 0.0                 ;
;  altera_reserved_tck                                                     ; 0.000   ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  clk                                                                     ; -9.154  ; -0.781 ; N/A      ; N/A     ; 0.000               ;
;  cmos_pclk                                                               ; -1.522  ; -3.692 ; -219.903 ; -3.586  ; 0.000               ;
;  u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; -11.159 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000   ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                      ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.268 ; 3.473 ; Rise       ; altera_reserved_tck                                                     ;
; altera_reserved_tms ; altera_reserved_tck ; 6.378 ; 6.373 ; Rise       ; altera_reserved_tck                                                     ;
; cmos_pclk           ; clk                 ; 0.158 ; 0.382 ; Rise       ; clk                                                                     ;
; cmos_data[*]        ; cmos_pclk           ; 3.138 ; 3.473 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[0]       ; cmos_pclk           ; 2.966 ; 3.241 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[1]       ; cmos_pclk           ; 2.608 ; 2.919 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[2]       ; cmos_pclk           ; 2.687 ; 3.007 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[3]       ; cmos_pclk           ; 3.134 ; 3.425 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[4]       ; cmos_pclk           ; 3.036 ; 3.310 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[5]       ; cmos_pclk           ; 2.929 ; 3.240 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[6]       ; cmos_pclk           ; 2.680 ; 3.004 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[7]       ; cmos_pclk           ; 3.138 ; 3.473 ; Rise       ; cmos_pclk                                                               ;
; cmos_href           ; cmos_pclk           ; 1.915 ; 1.966 ; Rise       ; cmos_pclk                                                               ;
; cmos_vsync          ; cmos_pclk           ; 0.059 ; 0.316 ; Rise       ; cmos_pclk                                                               ;
; cmos_sdat           ; clk                 ; 5.607 ; 5.896 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; clk                 ; 4.946 ; 5.240 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; clk                 ; 4.625 ; 4.955 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; clk                 ; 4.670 ; 4.909 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; clk                 ; 4.783 ; 5.015 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; clk                 ; 4.520 ; 4.807 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; clk                 ; 4.469 ; 4.734 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; clk                 ; 4.107 ; 4.427 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; clk                 ; 4.091 ; 4.386 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; clk                 ; 4.150 ; 4.451 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; clk                 ; 4.052 ; 4.335 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; clk                 ; 4.569 ; 4.914 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; clk                 ; 4.907 ; 5.191 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; clk                 ; 4.544 ; 4.866 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; clk                 ; 4.375 ; 4.627 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; clk                 ; 4.698 ; 4.977 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; clk                 ; 4.901 ; 5.209 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; clk                 ; 4.632 ; 4.851 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16]     ; clk                 ; 4.891 ; 5.202 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17]     ; clk                 ; 4.587 ; 4.933 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18]     ; clk                 ; 4.618 ; 4.957 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19]     ; clk                 ; 4.946 ; 5.226 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20]     ; clk                 ; 4.560 ; 4.893 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21]     ; clk                 ; 4.820 ; 5.092 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22]     ; clk                 ; 4.509 ; 4.824 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23]     ; clk                 ; 4.931 ; 5.240 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.930  ; 0.771  ; Rise       ; altera_reserved_tck                                                     ;
; altera_reserved_tms ; altera_reserved_tck ; 0.046  ; -0.256 ; Rise       ; altera_reserved_tck                                                     ;
; cmos_pclk           ; clk                 ; 0.440  ; 0.330  ; Rise       ; clk                                                                     ;
; cmos_data[*]        ; cmos_pclk           ; -0.987 ; -1.622 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[0]       ; cmos_pclk           ; -1.125 ; -1.781 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[1]       ; cmos_pclk           ; -0.987 ; -1.622 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[2]       ; cmos_pclk           ; -1.026 ; -1.672 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[3]       ; cmos_pclk           ; -1.201 ; -1.882 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[4]       ; cmos_pclk           ; -1.161 ; -1.826 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[5]       ; cmos_pclk           ; -1.124 ; -1.785 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[6]       ; cmos_pclk           ; -1.042 ; -1.685 ; Rise       ; cmos_pclk                                                               ;
;  cmos_data[7]       ; cmos_pclk           ; -1.226 ; -1.904 ; Rise       ; cmos_pclk                                                               ;
; cmos_href           ; cmos_pclk           ; 0.243  ; 0.126  ; Rise       ; cmos_pclk                                                               ;
; cmos_vsync          ; cmos_pclk           ; 0.397  ; 0.381  ; Rise       ; cmos_pclk                                                               ;
; cmos_sdat           ; clk                 ; -2.121 ; -2.741 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; clk                 ; -1.623 ; -2.220 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; clk                 ; -1.892 ; -2.542 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; clk                 ; -1.873 ; -2.512 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; clk                 ; -1.912 ; -2.565 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; clk                 ; -1.815 ; -2.469 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; clk                 ; -1.795 ; -2.431 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; clk                 ; -1.655 ; -2.275 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; clk                 ; -1.645 ; -2.252 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; clk                 ; -1.658 ; -2.281 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; clk                 ; -1.623 ; -2.220 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; clk                 ; -1.828 ; -2.497 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; clk                 ; -1.957 ; -2.626 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; clk                 ; -1.822 ; -2.473 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; clk                 ; -1.739 ; -2.362 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; clk                 ; -1.887 ; -2.523 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; clk                 ; -1.993 ; -2.660 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; clk                 ; -1.857 ; -2.472 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16]     ; clk                 ; -1.999 ; -2.666 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17]     ; clk                 ; -1.875 ; -2.536 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18]     ; clk                 ; -1.894 ; -2.552 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19]     ; clk                 ; -1.986 ; -2.663 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20]     ; clk                 ; -1.848 ; -2.502 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21]     ; clk                 ; -1.944 ; -2.590 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22]     ; clk                 ; -1.833 ; -2.474 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23]     ; clk                 ; -1.978 ; -2.645 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.140 ; 15.427 ; Fall       ; altera_reserved_tck                                                     ;
; cmos_sclk           ; clk                 ; 9.005  ; 8.801  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_sdat           ; clk                 ; 6.041  ; 6.267  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; led595_clk          ; clk                 ; 5.891  ; 5.753  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; led595_latch        ; clk                 ; 7.528  ; 7.426  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; clk                 ; 6.580  ; 6.569  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; clk                 ; 5.544  ; 5.385  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; clk                 ; 5.771  ; 5.565  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; clk                 ; 5.584  ; 5.433  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; clk                 ; 6.580  ; 6.569  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; clk                 ; 5.105  ; 4.954  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; clk                 ; 5.192  ; 5.065  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; clk                 ; 5.442  ; 5.254  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; clk                 ; 5.749  ; 5.529  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; clk                 ; 5.803  ; 5.570  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; clk                 ; 5.688  ; 5.457  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; clk                 ; 5.146  ; 4.987  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; clk                 ; 5.077  ; 4.920  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; clk                 ; 5.170  ; 5.016  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; clk                 ; 5.170  ; 5.014  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; clk                 ; 5.162  ; 5.016  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; clk                 ; 5.882  ; 5.712  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke           ; clk                 ; 5.027  ; 4.832  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; clk                 ; 5.013  ; 4.853  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; clk                 ; 10.337 ; 10.085 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; clk                 ; 8.190  ; 7.965  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; clk                 ; 8.127  ; 7.952  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; clk                 ; 8.669  ; 8.381  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; clk                 ; 7.901  ; 7.729  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; clk                 ; 7.975  ; 7.807  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; clk                 ; 8.354  ; 8.012  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; clk                 ; 8.858  ; 8.543  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; clk                 ; 8.404  ; 8.054  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; clk                 ; 8.082  ; 7.758  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; clk                 ; 8.737  ; 8.392  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; clk                 ; 10.080 ; 9.871  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; clk                 ; 8.421  ; 8.202  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; clk                 ; 10.337 ; 10.085 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; clk                 ; 9.112  ; 8.763  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; clk                 ; 8.683  ; 8.335  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; clk                 ; 8.771  ; 8.548  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16]     ; clk                 ; 9.453  ; 9.329  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17]     ; clk                 ; 8.095  ; 7.819  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18]     ; clk                 ; 7.756  ; 7.515  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19]     ; clk                 ; 7.500  ; 7.286  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20]     ; clk                 ; 7.533  ; 7.381  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21]     ; clk                 ; 7.825  ; 7.635  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22]     ; clk                 ; 7.967  ; 7.769  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23]     ; clk                 ; 7.636  ; 7.390  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; clk                 ; 5.748  ; 5.515  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; clk                 ; 6.044  ; 5.774  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; clk                 ; 0.953  ;        ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; clk                 ;        ; 0.778  ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_blank           ; clk                 ; 7.419  ; 7.498  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_blue[*]         ; clk                 ; 11.307 ; 11.186 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[0]        ; clk                 ; 10.076 ; 9.855  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[1]        ; clk                 ; 11.307 ; 11.186 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[2]        ; clk                 ; 10.038 ; 9.770  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[3]        ; clk                 ; 9.750  ; 9.578  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[4]        ; clk                 ; 10.323 ; 10.079 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[5]        ; clk                 ; 10.530 ; 10.278 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[6]        ; clk                 ; 10.472 ; 10.221 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[7]        ; clk                 ; 10.394 ; 10.143 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk            ; clk                 ;        ; 3.392  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_green[*]        ; clk                 ; 10.494 ; 10.245 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[0]       ; clk                 ; 10.494 ; 10.245 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[1]       ; clk                 ; 9.705  ; 9.463  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[2]       ; clk                 ; 10.452 ; 10.201 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[3]       ; clk                 ; 9.829  ; 9.563  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[4]       ; clk                 ; 9.307  ; 9.036  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[5]       ; clk                 ; 9.302  ; 9.015  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[6]       ; clk                 ; 9.302  ; 9.029  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[7]       ; clk                 ; 10.113 ; 9.874  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs              ; clk                 ; 7.024  ; 6.882  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_red[*]          ; clk                 ; 11.890 ; 11.766 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[0]         ; clk                 ; 11.441 ; 11.286 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[1]         ; clk                 ; 11.890 ; 11.766 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[2]         ; clk                 ; 10.448 ; 10.131 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[3]         ; clk                 ; 10.547 ; 10.286 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[4]         ; clk                 ; 10.486 ; 10.255 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[5]         ; clk                 ; 10.939 ; 10.667 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[6]         ; clk                 ; 11.227 ; 10.929 ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[7]         ; clk                 ; 10.124 ; 9.837  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs              ; clk                 ; 8.044  ; 7.816  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk            ; clk                 ; 3.281  ;        ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; cmos_xclk           ; clk                 ; 3.489  ;        ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
; cmos_xclk           ; clk                 ;        ; 3.313  ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.664  ; 6.500  ; Fall       ; altera_reserved_tck                                                     ;
; cmos_sclk           ; clk                 ; 2.453  ; 2.555  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_sdat           ; clk                 ; 2.605  ; 2.509  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; led595_clk          ; clk                 ; 2.247  ; 2.226  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; led595_latch        ; clk                 ; 2.997  ; 3.091  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; clk                 ; 1.975  ; 2.018  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; clk                 ; 2.200  ; 2.274  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; clk                 ; 2.288  ; 2.364  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; clk                 ; 2.202  ; 2.287  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; clk                 ; 2.942  ; 3.096  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; clk                 ; 1.999  ; 2.046  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; clk                 ; 2.052  ; 2.111  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; clk                 ; 2.121  ; 2.183  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; clk                 ; 2.236  ; 2.307  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; clk                 ; 2.277  ; 2.355  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; clk                 ; 2.222  ; 2.285  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; clk                 ; 2.023  ; 2.073  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; clk                 ; 1.975  ; 2.018  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; clk                 ; 2.029  ; 2.081  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; clk                 ; 2.029  ; 2.081  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; clk                 ; 2.031  ; 2.082  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; clk                 ; 2.314  ; 2.409  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke           ; clk                 ; 1.932  ; 1.960  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; clk                 ; 1.964  ; 1.998  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]       ; clk                 ; 2.600  ; 2.688  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]      ; clk                 ; 2.714  ; 2.801  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]      ; clk                 ; 2.658  ; 2.748  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]      ; clk                 ; 2.879  ; 2.974  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]      ; clk                 ; 2.600  ; 2.688  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]      ; clk                 ; 2.631  ; 2.721  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]      ; clk                 ; 2.752  ; 2.827  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]      ; clk                 ; 3.086  ; 3.200  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]      ; clk                 ; 2.751  ; 2.830  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]      ; clk                 ; 2.798  ; 2.881  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]      ; clk                 ; 3.088  ; 3.210  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10]     ; clk                 ; 3.958  ; 4.170  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11]     ; clk                 ; 2.931  ; 3.059  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12]     ; clk                 ; 4.014  ; 4.237  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13]     ; clk                 ; 3.232  ; 3.390  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14]     ; clk                 ; 3.076  ; 3.178  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15]     ; clk                 ; 3.200  ; 3.334  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[16]     ; clk                 ; 3.621  ; 3.800  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[17]     ; clk                 ; 2.814  ; 2.908  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[18]     ; clk                 ; 2.744  ; 2.820  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[19]     ; clk                 ; 2.637  ; 2.713  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[20]     ; clk                 ; 2.643  ; 2.713  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[21]     ; clk                 ; 2.739  ; 2.820  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[22]     ; clk                 ; 2.668  ; 2.752  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[23]     ; clk                 ; 2.648  ; 2.727  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; clk                 ; 2.255  ; 2.319  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; clk                 ; 2.374  ; 2.452  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; clk                 ; -1.172 ;        ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; clk                 ;        ; -1.164 ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_blank           ; clk                 ; 2.277  ; 2.341  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_blue[*]         ; clk                 ; 2.852  ; 3.011  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[0]        ; clk                 ; 2.934  ; 3.012  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[1]        ; clk                 ; 3.667  ; 3.869  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[2]        ; clk                 ; 3.009  ; 3.176  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[3]        ; clk                 ; 2.852  ; 3.011  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[4]        ; clk                 ; 3.256  ; 3.335  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[5]        ; clk                 ; 3.195  ; 3.366  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[6]        ; clk                 ; 3.201  ; 3.354  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_blue[7]        ; clk                 ; 3.099  ; 3.307  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk            ; clk                 ;        ; 1.331  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_green[*]        ; clk                 ; 2.942  ; 2.966  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[0]       ; clk                 ; 3.099  ; 3.211  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[1]       ; clk                 ; 3.131  ; 3.189  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[2]       ; clk                 ; 3.080  ; 3.177  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[3]       ; clk                 ; 3.185  ; 3.254  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[4]       ; clk                 ; 2.947  ; 2.977  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[5]       ; clk                 ; 2.942  ; 2.966  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[6]       ; clk                 ; 2.950  ; 2.979  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_green[7]       ; clk                 ; 2.980  ; 3.074  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs              ; clk                 ; 2.153  ; 2.184  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_red[*]          ; clk                 ; 3.157  ; 3.270  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[0]         ; clk                 ; 4.092  ; 4.318  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[1]         ; clk                 ; 3.979  ; 4.241  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[2]         ; clk                 ; 3.427  ; 3.527  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[3]         ; clk                 ; 3.197  ; 3.308  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[4]         ; clk                 ; 3.157  ; 3.270  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[5]         ; clk                 ; 3.344  ; 3.489  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[6]         ; clk                 ; 3.413  ; 3.554  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_red[7]         ; clk                 ; 3.296  ; 3.385  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs              ; clk                 ; 2.795  ; 2.953  ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk            ; clk                 ; 1.365  ;        ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; cmos_xclk           ; clk                 ; 1.356  ;        ; Rise       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
; cmos_xclk           ; clk                 ;        ; 1.365  ; Fall       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_clk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_dclk            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blank           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_red[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_green[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blue[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_sclk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_xclk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led595_dout         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led595_clk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led595_latch        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[18]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[19]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[20]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[21]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[22]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[23]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_sdat           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; key_data[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_data[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[16]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[17]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[18]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[19]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[20]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[21]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[22]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[23]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_sdat           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_pclk           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_vsync          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_href           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blank           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; lcd_red[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; lcd_red[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; lcd_blue[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led595_dout         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led595_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led595_latch        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; sdram_data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sdat           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.57e-08 V                   ; 2.33 V              ; 1.57e-08 V          ; 0.071 V                              ; 0.089 V                              ; 1.37e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.57e-08 V                  ; 2.33 V             ; 1.57e-08 V         ; 0.071 V                             ; 0.089 V                             ; 1.37e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blank           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; lcd_red[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; lcd_red[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_red[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_green[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; lcd_blue[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led595_dout         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led595_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led595_latch        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdram_data[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdram_data[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdram_data[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sdat           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.49e-06 V                   ; 2.33 V              ; 1.49e-06 V          ; 0.018 V                              ; 0.2 V                                ; 1.68e-09 s                  ; 4.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.49e-06 V                  ; 2.33 V             ; 1.49e-06 V         ; 0.018 V                             ; 0.2 V                               ; 1.68e-09 s                 ; 4.5e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.00806 V          ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.00806 V         ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.56e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; lcd_hs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_vs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blank           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_red[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; lcd_red[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; lcd_red[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_red[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_red[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_red[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_red[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_red[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_green[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_green[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_green[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_green[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_green[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_green[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_green[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_green[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_blue[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_blue[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; lcd_blue[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blue[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_blue[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_blue[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; lcd_blue[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; cmos_sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led595_dout         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led595_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led595_latch        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; sdram_data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdram_data[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdram_data[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdram_data[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdram_data[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sdat           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.05e-07 V                   ; 2.65 V              ; 2.05e-07 V          ; 0.256 V                              ; 0.146 V                              ; 9.56e-10 s                  ; 2.67e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.05e-07 V                  ; 2.65 V             ; 2.05e-07 V         ; 0.256 V                             ; 0.146 V                             ; 9.56e-10 s                 ; 2.67e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                 ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                              ; To Clock                                                                ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                     ; altera_reserved_tck                                                     ; 3015       ; 0        ; 64       ; 0        ;
; clk                                                                     ; altera_reserved_tck                                                     ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                     ; clk                                                                     ; false path ; 0        ; 0        ; 0        ;
; clk                                                                     ; clk                                                                     ; 7402       ; 0        ; 0        ; 0        ;
; cmos_pclk                                                               ; clk                                                                     ; 14         ; 2        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; clk                                                                     ; 2          ; 0        ; 0        ; 0        ;
; cmos_pclk                                                               ; cmos_pclk                                                               ; 1398       ; 0        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk                                                               ; 20         ; 0        ; 0        ; 0        ;
; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 28         ; 0        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 11034      ; 0        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 28         ; 0        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20         ; 0        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 2860       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                  ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                              ; To Clock                                                                ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                     ; altera_reserved_tck                                                     ; 3015       ; 0        ; 64       ; 0        ;
; clk                                                                     ; altera_reserved_tck                                                     ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                     ; clk                                                                     ; false path ; 0        ; 0        ; 0        ;
; clk                                                                     ; clk                                                                     ; 7402       ; 0        ; 0        ; 0        ;
; cmos_pclk                                                               ; clk                                                                     ; 14         ; 2        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; clk                                                                     ; 2          ; 0        ; 0        ; 0        ;
; cmos_pclk                                                               ; cmos_pclk                                                               ; 1398       ; 0        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk                                                               ; 20         ; 0        ; 0        ; 0        ;
; cmos_pclk                                                               ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 28         ; 0        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 11034      ; 0        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 28         ; 0        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 20         ; 0        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 2860       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                              ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                              ; To Clock                                                                ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                     ; altera_reserved_tck                                                     ; 150        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                                     ; clk                                                                     ; false path ; 0        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk                                                               ; 290        ; 0        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 368        ; 0        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 74         ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                               ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                              ; To Clock                                                                ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                     ; altera_reserved_tck                                                     ; 150        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                                     ; clk                                                                     ; false path ; 0        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk                                                               ; 290        ; 0        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 368        ; 0        ; 0        ; 0        ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ; 74         ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 37    ; 37   ;
; Unconstrained Input Port Paths  ; 91    ; 91   ;
; Unconstrained Output Ports      ; 78    ; 78   ;
; Unconstrained Output Port Paths ; 603   ; 603  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Fri Aug 15 16:09:04 2014
Info: Command: quartus_sta CMOS_VIP_HDL_Demo -c CMOS_VIP_HDL_Demo
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_4ij1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_hhj1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'VIP_System.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]} {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]} {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]} {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3]} {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.650
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.650       -11.159 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.479        -9.154 clk 
    Info (332119):    -0.841        -1.325 cmos_pclk 
    Info (332119):     6.183         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    42.471         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -1.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.979        -3.692 cmos_pclk 
    Info (332119):    -0.480        -0.781 clk 
    Info (332119):     0.454         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.455         0.000 altera_reserved_tck 
    Info (332119):     0.455         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is -1.688
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.688      -219.903 cmos_pclk 
    Info (332119):     5.796         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     5.890         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.024         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.076
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.076         0.000 cmos_pclk 
    Info (332119):     1.345         0.000 altera_reserved_tck 
    Info (332119):     3.090         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     3.189         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.698
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.698         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.679         0.000 clk 
    Info (332119):    19.699         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    20.516         0.000 cmos_pclk 
    Info (332119):    49.478         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.106
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.106        -9.981 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.341        -8.486 clk 
    Info (332119):    -0.936        -1.522 cmos_pclk 
    Info (332119):     6.383         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    42.991         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -1.702
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.702        -3.168 cmos_pclk 
    Info (332119):    -0.418        -0.663 clk 
    Info (332119):     0.403         0.000 altera_reserved_tck 
    Info (332119):     0.403         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is -1.712
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.712      -216.422 cmos_pclk 
    Info (332119):     6.178         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.260         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.318         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.138
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.138         0.000 cmos_pclk 
    Info (332119):     1.241         0.000 altera_reserved_tck 
    Info (332119):     2.770         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.861         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.698
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.698         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.687         0.000 clk 
    Info (332119):    19.697         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    20.525         0.000 cmos_pclk 
    Info (332119):    49.335         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.636
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.636        -5.233 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.660        -4.665 clk 
    Info (332119):    -0.266        -0.385 cmos_pclk 
    Info (332119):     8.315         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    46.820         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -1.097
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.097        -2.096 cmos_pclk 
    Info (332119):    -0.208        -0.266 clk 
    Info (332119):     0.186         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.187         0.000 altera_reserved_tck 
    Info (332119):     0.188         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -0.687
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.687       -93.320 cmos_pclk 
    Info (332119):     8.093         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.137         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.281         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is -0.206
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.206        -3.586 cmos_pclk 
    Info (332119):     0.567         0.000 altera_reserved_tck 
    Info (332119):     1.380         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.439         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.749         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.380         0.000 clk 
    Info (332119):    19.752         0.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    20.216         0.000 cmos_pclk 
    Info (332119):    49.466         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 425 megabytes
    Info: Processing ended: Fri Aug 15 16:09:12 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


