$date
	Tue Aug 15 10:31:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! clk_out $end
$var reg 1 " clk_in $end
$var reg 1 # reset $end
$scope module U $end
$var wire 1 " clk_in $end
$var wire 1 # reset $end
$var wire 1 ! clk_out $end
$var reg 2 $ pos_cnt [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
0#
0"
x!
$end
#1
1"
#2
0"
1#
#3
1!
b0 $
1"
#4
0"
0#
#5
b1 $
1"
#6
0"
#7
0!
b10 $
1"
#8
0"
#9
1!
b0 $
1"
#10
0"
#11
b1 $
1"
#12
0"
#13
0!
b10 $
1"
#14
0"
#15
1!
b0 $
1"
#16
0"
#17
b1 $
1"
#18
0"
#19
0!
b10 $
1"
#20
0"
#21
1!
b0 $
1"
#22
0"
#23
b1 $
1"
#24
0"
#25
0!
b10 $
1"
#26
0"
#27
1!
b0 $
1"
#28
0"
#29
b1 $
1"
#30
0"
#31
0!
b10 $
1"
#32
0"
#33
1!
b0 $
1"
#34
0"
#35
b1 $
1"
#36
0"
#37
0!
b10 $
1"
#38
0"
#39
1!
b0 $
1"
#40
0"
#41
b1 $
1"
#42
0"
#43
0!
b10 $
1"
#44
0"
#45
1!
b0 $
1"
#46
0"
#47
b1 $
1"
#48
0"
#49
0!
b10 $
1"
#50
0"
#51
1!
b0 $
1"
#52
0"
#53
b1 $
1"
#54
0"
#55
0!
b10 $
1"
#56
0"
#57
1!
b0 $
1"
#58
0"
#59
b1 $
1"
#60
0"
#61
0!
b10 $
1"
#62
0"
#63
1!
b0 $
1"
#64
0"
#65
b1 $
1"
#66
0"
#67
0!
b10 $
1"
#68
0"
#69
1!
b0 $
1"
#70
0"
#71
b1 $
1"
#72
0"
#73
0!
b10 $
1"
#74
0"
#75
1!
b0 $
1"
#76
0"
#77
b1 $
1"
#78
0"
#79
0!
b10 $
1"
#80
0"
#81
1!
b0 $
1"
#82
0"
#83
b1 $
1"
#84
0"
#85
0!
b10 $
1"
#86
0"
#87
1!
b0 $
1"
#88
0"
#89
b1 $
1"
#90
0"
#91
0!
b10 $
1"
#92
0"
#93
1!
b0 $
1"
#94
0"
#95
b1 $
1"
#96
0"
#97
0!
b10 $
1"
#98
0"
#99
1!
b0 $
1"
#100
0"
#101
b1 $
1"
#102
0"
#103
0!
b10 $
1"
#104
0"
