<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4734" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4734{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4734{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4734{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4734{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t5_4734{left:534px;bottom:979px;letter-spacing:-0.13px;}
#t6_4734{left:189px;bottom:955px;letter-spacing:-0.14px;}
#t7_4734{left:534px;bottom:955px;letter-spacing:-0.15px;}
#t8_4734{left:534px;bottom:933px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9_4734{left:189px;bottom:909px;letter-spacing:-0.14px;}
#ta_4734{left:534px;bottom:909px;letter-spacing:-0.13px;}
#tb_4734{left:81px;bottom:885px;letter-spacing:-0.17px;}
#tc_4734{left:138px;bottom:885px;letter-spacing:-0.17px;}
#td_4734{left:188px;bottom:885px;letter-spacing:-0.16px;}
#te_4734{left:440px;bottom:885px;letter-spacing:-0.13px;}
#tf_4734{left:533px;bottom:885px;letter-spacing:-0.11px;}
#tg_4734{left:189px;bottom:860px;letter-spacing:-0.14px;}
#th_4734{left:534px;bottom:860px;letter-spacing:-0.15px;}
#ti_4734{left:534px;bottom:839px;letter-spacing:-0.12px;}
#tj_4734{left:189px;bottom:814px;letter-spacing:-0.14px;}
#tk_4734{left:534px;bottom:814px;letter-spacing:-0.13px;}
#tl_4734{left:189px;bottom:790px;letter-spacing:-0.16px;}
#tm_4734{left:533px;bottom:790px;letter-spacing:-0.13px;}
#tn_4734{left:534px;bottom:768px;letter-spacing:-0.11px;}
#to_4734{left:534px;bottom:752px;letter-spacing:-0.11px;}
#tp_4734{left:189px;bottom:727px;letter-spacing:-0.14px;}
#tq_4734{left:534px;bottom:727px;letter-spacing:-0.14px;}
#tr_4734{left:189px;bottom:703px;letter-spacing:-0.15px;}
#ts_4734{left:534px;bottom:703px;letter-spacing:-0.15px;}
#tt_4734{left:534px;bottom:681px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_4734{left:189px;bottom:657px;letter-spacing:-0.14px;}
#tv_4734{left:534px;bottom:657px;letter-spacing:-0.13px;}
#tw_4734{left:189px;bottom:632px;letter-spacing:-0.14px;}
#tx_4734{left:534px;bottom:632px;letter-spacing:-0.15px;}
#ty_4734{left:534px;bottom:611px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_4734{left:189px;bottom:587px;letter-spacing:-0.14px;}
#t10_4734{left:534px;bottom:587px;letter-spacing:-0.13px;}
#t11_4734{left:81px;bottom:562px;letter-spacing:-0.16px;}
#t12_4734{left:138px;bottom:562px;letter-spacing:-0.16px;}
#t13_4734{left:189px;bottom:562px;letter-spacing:-0.14px;}
#t14_4734{left:440px;bottom:562px;letter-spacing:-0.14px;}
#t15_4734{left:534px;bottom:562px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_4734{left:189px;bottom:538px;letter-spacing:-0.12px;}
#t17_4734{left:534px;bottom:538px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t18_4734{left:534px;bottom:516px;letter-spacing:-0.11px;}
#t19_4734{left:189px;bottom:492px;letter-spacing:-0.14px;}
#t1a_4734{left:534px;bottom:492px;letter-spacing:-0.12px;}
#t1b_4734{left:189px;bottom:467px;letter-spacing:-0.14px;}
#t1c_4734{left:534px;bottom:467px;letter-spacing:-0.12px;}
#t1d_4734{left:534px;bottom:446px;letter-spacing:-0.1px;}
#t1e_4734{left:534px;bottom:429px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1f_4734{left:189px;bottom:405px;letter-spacing:-0.14px;}
#t1g_4734{left:534px;bottom:405px;letter-spacing:-0.14px;}
#t1h_4734{left:81px;bottom:380px;letter-spacing:-0.16px;}
#t1i_4734{left:138px;bottom:380px;letter-spacing:-0.17px;}
#t1j_4734{left:188px;bottom:380px;letter-spacing:-0.14px;}
#t1k_4734{left:440px;bottom:380px;letter-spacing:-0.13px;}
#t1l_4734{left:534px;bottom:380px;letter-spacing:-0.12px;}
#t1m_4734{left:189px;bottom:356px;letter-spacing:-0.12px;}
#t1n_4734{left:534px;bottom:356px;letter-spacing:-0.15px;}
#t1o_4734{left:534px;bottom:334px;letter-spacing:-0.11px;}
#t1p_4734{left:189px;bottom:310px;letter-spacing:-0.14px;}
#t1q_4734{left:534px;bottom:310px;letter-spacing:-0.14px;}
#t1r_4734{left:189px;bottom:286px;letter-spacing:-0.17px;}
#t1s_4734{left:534px;bottom:286px;letter-spacing:-0.14px;}
#t1t_4734{left:534px;bottom:264px;letter-spacing:-0.1px;}
#t1u_4734{left:534px;bottom:247px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1v_4734{left:189px;bottom:223px;letter-spacing:-0.14px;}
#t1w_4734{left:534px;bottom:223px;letter-spacing:-0.14px;}
#t1x_4734{left:75px;bottom:199px;letter-spacing:-0.12px;}
#t1y_4734{left:75px;bottom:182px;letter-spacing:-0.12px;}
#t1z_4734{left:108px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t20_4734{left:194px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t21_4734{left:371px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t22_4734{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t23_4734{left:101px;bottom:1028px;letter-spacing:-0.13px;}
#t24_4734{left:228px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t25_4734{left:462px;bottom:1028px;letter-spacing:-0.16px;}
#t26_4734{left:643px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t27_4734{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t28_4734{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4734{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4734{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4734{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4734{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4734{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4734" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4734Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4734" style="-webkit-user-select: none;"><object width="935" height="1210" data="4734/4734.svg" type="image/svg+xml" id="pdf4734" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4734" class="t s1_4734">2-212 </span><span id="t2_4734" class="t s1_4734">Vol. 4 </span>
<span id="t3_4734" class="t s2_4734">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4734" class="t s3_4734">47 </span><span id="t5_4734" class="t s3_4734">Reserved </span>
<span id="t6_4734" class="t s3_4734">62:48 </span><span id="t7_4734" class="t s3_4734">PKG_MIN_PWR_LVL1 </span>
<span id="t8_4734" class="t s3_4734">MIN Power setting allowed for ConfigTDP Level 1. </span>
<span id="t9_4734" class="t s3_4734">63 </span><span id="ta_4734" class="t s3_4734">Reserved </span>
<span id="tb_4734" class="t s3_4734">64AH </span><span id="tc_4734" class="t s3_4734">1610 </span><span id="td_4734" class="t s3_4734">MSR_CONFIG_TDP_LEVEL2 </span><span id="te_4734" class="t s3_4734">Package </span><span id="tf_4734" class="t s3_4734">ConfigTDP Level 2 ratio and power level (R/O) </span>
<span id="tg_4734" class="t s3_4734">14:0 </span><span id="th_4734" class="t s3_4734">PKG_TDP_LVL2 </span>
<span id="ti_4734" class="t s3_4734">Power setting for ConfigTDP Level 2. </span>
<span id="tj_4734" class="t s3_4734">15 </span><span id="tk_4734" class="t s3_4734">Reserved </span>
<span id="tl_4734" class="t s3_4734">23:16 </span><span id="tm_4734" class="t s3_4734">Config_TDP_LVL2_Ratio </span>
<span id="tn_4734" class="t s3_4734">ConfigTDP level 2 ratio to be used for this specific </span>
<span id="to_4734" class="t s3_4734">processor. </span>
<span id="tp_4734" class="t s3_4734">31:24 </span><span id="tq_4734" class="t s3_4734">Reserved </span>
<span id="tr_4734" class="t s3_4734">46:32 </span><span id="ts_4734" class="t s3_4734">PKG_MAX_PWR_LVL2 </span>
<span id="tt_4734" class="t s3_4734">Max Power setting allowed for ConfigTDP Level 2. </span>
<span id="tu_4734" class="t s3_4734">47 </span><span id="tv_4734" class="t s3_4734">Reserved </span>
<span id="tw_4734" class="t s3_4734">62:48 </span><span id="tx_4734" class="t s3_4734">PKG_MIN_PWR_LVL2 </span>
<span id="ty_4734" class="t s3_4734">MIN Power setting allowed for ConfigTDP Level 2. </span>
<span id="tz_4734" class="t s3_4734">63 </span><span id="t10_4734" class="t s3_4734">Reserved </span>
<span id="t11_4734" class="t s3_4734">64BH </span><span id="t12_4734" class="t s3_4734">1611 </span><span id="t13_4734" class="t s3_4734">MSR_CONFIG_TDP_CONTROL </span><span id="t14_4734" class="t s3_4734">Package </span><span id="t15_4734" class="t s3_4734">ConfigTDP Control (R/W) </span>
<span id="t16_4734" class="t s3_4734">1:0 </span><span id="t17_4734" class="t s3_4734">TDP_LEVEL (RW/L) </span>
<span id="t18_4734" class="t s3_4734">System BIOS can program this field. </span>
<span id="t19_4734" class="t s3_4734">30:2 </span><span id="t1a_4734" class="t s3_4734">Reserved. </span>
<span id="t1b_4734" class="t s3_4734">31 </span><span id="t1c_4734" class="t s3_4734">Config_TDP_Lock (RW/L) </span>
<span id="t1d_4734" class="t s3_4734">When this bit is set, the content of this register is </span>
<span id="t1e_4734" class="t s3_4734">locked until a reset. </span>
<span id="t1f_4734" class="t s3_4734">63:32 </span><span id="t1g_4734" class="t s3_4734">Reserved </span>
<span id="t1h_4734" class="t s3_4734">64CH </span><span id="t1i_4734" class="t s3_4734">1612 </span><span id="t1j_4734" class="t s3_4734">MSR_TURBO_ACTIVATION_RATIO </span><span id="t1k_4734" class="t s3_4734">Package </span><span id="t1l_4734" class="t s3_4734">ConfigTDP Control (R/W) </span>
<span id="t1m_4734" class="t s3_4734">7:0 </span><span id="t1n_4734" class="t s3_4734">MAX_NON_TURBO_RATIO (RW/L) </span>
<span id="t1o_4734" class="t s3_4734">System BIOS can program this field. </span>
<span id="t1p_4734" class="t s3_4734">30:8 </span><span id="t1q_4734" class="t s3_4734">Reserved </span>
<span id="t1r_4734" class="t s3_4734">31 </span><span id="t1s_4734" class="t s3_4734">TURBO_ACTIVATION_RATIO_Lock (RW/L) </span>
<span id="t1t_4734" class="t s3_4734">When this bit is set, the content of this register is </span>
<span id="t1u_4734" class="t s3_4734">locked until a reset. </span>
<span id="t1v_4734" class="t s3_4734">63:32 </span><span id="t1w_4734" class="t s3_4734">Reserved </span>
<span id="t1x_4734" class="t s3_4734">See Table 2-20, Table 2-21, and Table 2-22 for other MSR definitions applicable to processors with a CPUID Signature </span>
<span id="t1y_4734" class="t s3_4734">DisplayFamily_DisplayModel value of 06_3AH. </span>
<span id="t1z_4734" class="t s4_4734">Table 2-25. </span><span id="t20_4734" class="t s4_4734">Additional MSRs Supported by 3rd Generation Intel® Core™ Processors Based on Ivy Bridge </span>
<span id="t21_4734" class="t s4_4734">Microarchitecture (Contd.) </span>
<span id="t22_4734" class="t s5_4734">Register </span>
<span id="t23_4734" class="t s5_4734">Address </span><span id="t24_4734" class="t s5_4734">Register Name / Bit Fields </span><span id="t25_4734" class="t s5_4734">Scope </span><span id="t26_4734" class="t s5_4734">Bit Description </span>
<span id="t27_4734" class="t s5_4734">Hex </span><span id="t28_4734" class="t s5_4734">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
