/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [19:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [10:0] celloutsig_1_17z;
  wire [15:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_5z ? celloutsig_0_1z[7] : celloutsig_0_4z[2];
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[164] : celloutsig_1_1z;
  assign celloutsig_0_19z = !(celloutsig_0_0z ? celloutsig_0_2z[1] : celloutsig_0_11z[2]);
  assign celloutsig_0_4z = { celloutsig_0_1z[5:3], celloutsig_0_2z } + { celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_8z = celloutsig_0_2z[2:0] + in_data[81:79];
  assign celloutsig_0_2z = { in_data[30:27], celloutsig_0_0z, celloutsig_0_0z } + celloutsig_0_1z[18:13];
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z } + { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_11z = { celloutsig_0_2z[3:2], celloutsig_0_9z } & { celloutsig_0_1z[13:12], celloutsig_0_6z };
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z } > { in_data[146:145], celloutsig_1_1z };
  assign celloutsig_1_13z = in_data[128:115] <= celloutsig_1_9z[13:0];
  assign celloutsig_0_5z = { celloutsig_0_3z[7:6], celloutsig_0_1z, celloutsig_0_4z } <= { in_data[89:80], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[148:144], celloutsig_1_1z, celloutsig_1_0z } <= { in_data[103:98], celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[182:174], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z } <= { celloutsig_1_4z[4:1], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_10z = in_data[8:1] && { celloutsig_0_4z[6:0], celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[31:28] < in_data[30:27];
  assign celloutsig_0_6z = { in_data[53:51], celloutsig_0_3z } < { in_data[57:48], celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_15z[3:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z } < { in_data[40:33], celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[152:146] < in_data[190:184];
  assign celloutsig_1_15z = celloutsig_1_6z & ~(celloutsig_1_5z);
  assign celloutsig_0_13z = celloutsig_0_6z & ~(celloutsig_0_9z);
  assign celloutsig_1_1z = in_data[118] & ~(celloutsig_1_0z);
  assign celloutsig_1_12z = celloutsig_1_8z[7:0] != { celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_7z = celloutsig_0_2z[4:2] !== celloutsig_0_1z[7:5];
  assign celloutsig_1_17z = { celloutsig_1_8z[6:3], celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_10z } | { in_data[177], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_15z = { in_data[30:21], celloutsig_0_13z } | { celloutsig_0_11z[2], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_5z = & { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = & { celloutsig_1_1z, in_data[153:148] };
  assign celloutsig_1_16z = | { celloutsig_1_14z[2:1], celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_18z = | { celloutsig_0_15z[7], celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_1_10z = | { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_9z[6], celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_7z } >>> { celloutsig_1_4z[3:1], celloutsig_1_14z };
  assign celloutsig_0_3z = in_data[54:47] - { celloutsig_0_1z[9], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_9z[16:4], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_6z } - { celloutsig_1_17z[6:1], celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_13z };
  assign celloutsig_1_14z = celloutsig_1_8z[5:3] ^ { celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z } ^ in_data[163:147];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_1z = 20'h00000;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[53:34];
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign { out_data[143:128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
