ARM GAS  /tmp/ccLW3kG2.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM4_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM4_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM4_Init:
  27              	.LFB134:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM4 init function */
  30:Core/Src/tim.c **** void MX_TIM4_Init(void)
ARM GAS  /tmp/ccLW3kG2.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 8BB0     		sub	sp, sp, #44
  37              		.cfi_def_cfa_offset 48
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  38              		.loc 1 37 3 view .LVU1
  39              		.loc 1 37 27 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0893     		str	r3, [sp, #32]
  42 0008 0993     		str	r3, [sp, #36]
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  43              		.loc 1 38 3 is_stmt 1 view .LVU3
  44              		.loc 1 38 22 is_stmt 0 view .LVU4
  45 000a 0193     		str	r3, [sp, #4]
  46 000c 0293     		str	r3, [sp, #8]
  47 000e 0393     		str	r3, [sp, #12]
  48 0010 0493     		str	r3, [sp, #16]
  49 0012 0593     		str	r3, [sp, #20]
  50 0014 0693     		str	r3, [sp, #24]
  51 0016 0793     		str	r3, [sp, #28]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
  43:Core/Src/tim.c ****   htim4.Instance = TIM4;
  52              		.loc 1 43 3 is_stmt 1 view .LVU5
  53              		.loc 1 43 18 is_stmt 0 view .LVU6
  54 0018 1648     		ldr	r0, .L9
  55 001a 174A     		ldr	r2, .L9+4
  56 001c 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim4.Init.Prescaler = 55;
  57              		.loc 1 44 3 is_stmt 1 view .LVU7
  58              		.loc 1 44 24 is_stmt 0 view .LVU8
  59 001e 3722     		movs	r2, #55
  60 0020 4260     		str	r2, [r0, #4]
  45:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  61              		.loc 1 45 3 is_stmt 1 view .LVU9
  62              		.loc 1 45 26 is_stmt 0 view .LVU10
  63 0022 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim4.Init.Period = 2999;
  64              		.loc 1 46 3 is_stmt 1 view .LVU11
  65              		.loc 1 46 21 is_stmt 0 view .LVU12
  66 0024 40F6B732 		movw	r2, #2999
  67 0028 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  68              		.loc 1 47 3 is_stmt 1 view .LVU13
ARM GAS  /tmp/ccLW3kG2.s 			page 3


  69              		.loc 1 47 28 is_stmt 0 view .LVU14
  70 002a 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  71              		.loc 1 48 3 is_stmt 1 view .LVU15
  72              		.loc 1 48 32 is_stmt 0 view .LVU16
  73 002c 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
  74              		.loc 1 49 3 is_stmt 1 view .LVU17
  75              		.loc 1 49 7 is_stmt 0 view .LVU18
  76 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
  77              	.LVL0:
  78              		.loc 1 49 6 view .LVU19
  79 0032 A8B9     		cbnz	r0, .L6
  80              	.L2:
  50:Core/Src/tim.c ****   {
  51:Core/Src/tim.c ****     Error_Handler();
  52:Core/Src/tim.c ****   }
  53:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  81              		.loc 1 53 3 is_stmt 1 view .LVU20
  82              		.loc 1 53 37 is_stmt 0 view .LVU21
  83 0034 0023     		movs	r3, #0
  84 0036 0893     		str	r3, [sp, #32]
  54:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  85              		.loc 1 54 3 is_stmt 1 view .LVU22
  86              		.loc 1 54 33 is_stmt 0 view .LVU23
  87 0038 0993     		str	r3, [sp, #36]
  55:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
  88              		.loc 1 55 3 is_stmt 1 view .LVU24
  89              		.loc 1 55 7 is_stmt 0 view .LVU25
  90 003a 08A9     		add	r1, sp, #32
  91 003c 0D48     		ldr	r0, .L9
  92 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  93              	.LVL1:
  94              		.loc 1 55 6 view .LVU26
  95 0042 80B9     		cbnz	r0, .L7
  96              	.L3:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  97              		.loc 1 59 3 is_stmt 1 view .LVU27
  98              		.loc 1 59 20 is_stmt 0 view .LVU28
  99 0044 6023     		movs	r3, #96
 100 0046 0193     		str	r3, [sp, #4]
  60:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 101              		.loc 1 60 3 is_stmt 1 view .LVU29
 102              		.loc 1 60 19 is_stmt 0 view .LVU30
 103 0048 0022     		movs	r2, #0
 104 004a 0292     		str	r2, [sp, #8]
  61:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 105              		.loc 1 61 3 is_stmt 1 view .LVU31
 106              		.loc 1 61 24 is_stmt 0 view .LVU32
 107 004c 0392     		str	r2, [sp, #12]
  62:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 108              		.loc 1 62 3 is_stmt 1 view .LVU33
 109              		.loc 1 62 24 is_stmt 0 view .LVU34
 110 004e 0592     		str	r2, [sp, #20]
ARM GAS  /tmp/ccLW3kG2.s 			page 4


  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 111              		.loc 1 63 3 is_stmt 1 view .LVU35
 112              		.loc 1 63 7 is_stmt 0 view .LVU36
 113 0050 01A9     		add	r1, sp, #4
 114 0052 0848     		ldr	r0, .L9
 115 0054 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 116              	.LVL2:
 117              		.loc 1 63 6 view .LVU37
 118 0058 40B9     		cbnz	r0, .L8
 119              	.L1:
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c **** }
 120              		.loc 1 71 1 view .LVU38
 121 005a 0BB0     		add	sp, sp, #44
 122              		.cfi_remember_state
 123              		.cfi_def_cfa_offset 4
 124              		@ sp needed
 125 005c 5DF804FB 		ldr	pc, [sp], #4
 126              	.L6:
 127              		.cfi_restore_state
  51:Core/Src/tim.c ****   }
 128              		.loc 1 51 5 is_stmt 1 view .LVU39
 129 0060 FFF7FEFF 		bl	Error_Handler
 130              	.LVL3:
 131 0064 E6E7     		b	.L2
 132              	.L7:
  57:Core/Src/tim.c ****   }
 133              		.loc 1 57 5 view .LVU40
 134 0066 FFF7FEFF 		bl	Error_Handler
 135              	.LVL4:
 136 006a EBE7     		b	.L3
 137              	.L8:
  65:Core/Src/tim.c ****   }
 138              		.loc 1 65 5 view .LVU41
 139 006c FFF7FEFF 		bl	Error_Handler
 140              	.LVL5:
 141              		.loc 1 71 1 is_stmt 0 view .LVU42
 142 0070 F3E7     		b	.L1
 143              	.L10:
 144 0072 00BF     		.align	2
 145              	.L9:
 146 0074 00000000 		.word	.LANCHOR0
 147 0078 00080040 		.word	1073743872
 148              		.cfi_endproc
 149              	.LFE134:
 151              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 152              		.align	1
 153              		.global	HAL_TIM_PWM_MspInit
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
ARM GAS  /tmp/ccLW3kG2.s 			page 5


 158              	HAL_TIM_PWM_MspInit:
 159              	.LVL6:
 160              	.LFB135:
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
  74:Core/Src/tim.c **** {
 161              		.loc 1 74 1 is_stmt 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 8
 164              		@ frame_needed = 0, uses_anonymous_args = 0
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM4)
 165              		.loc 1 76 3 view .LVU44
 166              		.loc 1 76 19 is_stmt 0 view .LVU45
 167 0000 0268     		ldr	r2, [r0]
 168              		.loc 1 76 5 view .LVU46
 169 0002 0E4B     		ldr	r3, .L18
 170 0004 9A42     		cmp	r2, r3
 171 0006 00D0     		beq	.L17
 172 0008 7047     		bx	lr
 173              	.L17:
  74:Core/Src/tim.c **** 
 174              		.loc 1 74 1 view .LVU47
 175 000a 00B5     		push	{lr}
 176              		.cfi_def_cfa_offset 4
 177              		.cfi_offset 14, -4
 178 000c 83B0     		sub	sp, sp, #12
 179              		.cfi_def_cfa_offset 16
  77:Core/Src/tim.c ****   {
  78:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
  81:Core/Src/tim.c ****     /* TIM4 clock enable */
  82:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 180              		.loc 1 82 5 is_stmt 1 view .LVU48
 181              	.LBB2:
 182              		.loc 1 82 5 view .LVU49
 183 000e 0022     		movs	r2, #0
 184 0010 0192     		str	r2, [sp, #4]
 185              		.loc 1 82 5 view .LVU50
 186 0012 03F50C33 		add	r3, r3, #143360
 187 0016 196C     		ldr	r1, [r3, #64]
 188 0018 41F00401 		orr	r1, r1, #4
 189 001c 1964     		str	r1, [r3, #64]
 190              		.loc 1 82 5 view .LVU51
 191 001e 1B6C     		ldr	r3, [r3, #64]
 192 0020 03F00403 		and	r3, r3, #4
 193 0024 0193     		str	r3, [sp, #4]
 194              		.loc 1 82 5 view .LVU52
 195 0026 019B     		ldr	r3, [sp, #4]
 196              	.LBE2:
 197              		.loc 1 82 5 view .LVU53
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c ****     /* TIM4 interrupt Init */
  85:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 4, 0);
 198              		.loc 1 85 5 view .LVU54
 199 0028 0421     		movs	r1, #4
ARM GAS  /tmp/ccLW3kG2.s 			page 6


 200 002a 1E20     		movs	r0, #30
 201              	.LVL7:
 202              		.loc 1 85 5 is_stmt 0 view .LVU55
 203 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 204              	.LVL8:
  86:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 205              		.loc 1 86 5 is_stmt 1 view .LVU56
 206 0030 1E20     		movs	r0, #30
 207 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 208              	.LVL9:
  87:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
  90:Core/Src/tim.c ****   }
  91:Core/Src/tim.c **** }
 209              		.loc 1 91 1 is_stmt 0 view .LVU57
 210 0036 03B0     		add	sp, sp, #12
 211              		.cfi_def_cfa_offset 4
 212              		@ sp needed
 213 0038 5DF804FB 		ldr	pc, [sp], #4
 214              	.L19:
 215              		.align	2
 216              	.L18:
 217 003c 00080040 		.word	1073743872
 218              		.cfi_endproc
 219              	.LFE135:
 221              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 222              		.align	1
 223              		.global	HAL_TIM_PWM_MspDeInit
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 228              	HAL_TIM_PWM_MspDeInit:
 229              	.LVL10:
 230              	.LFB136:
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
  94:Core/Src/tim.c **** {
 231              		.loc 1 94 1 is_stmt 1 view -0
 232              		.cfi_startproc
 233              		@ args = 0, pretend = 0, frame = 0
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235              		.loc 1 94 1 is_stmt 0 view .LVU59
 236 0000 08B5     		push	{r3, lr}
 237              		.cfi_def_cfa_offset 8
 238              		.cfi_offset 3, -8
 239              		.cfi_offset 14, -4
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM4)
 240              		.loc 1 96 3 is_stmt 1 view .LVU60
 241              		.loc 1 96 19 is_stmt 0 view .LVU61
 242 0002 0268     		ldr	r2, [r0]
 243              		.loc 1 96 5 view .LVU62
 244 0004 064B     		ldr	r3, .L24
 245 0006 9A42     		cmp	r2, r3
 246 0008 00D0     		beq	.L23
 247              	.LVL11:
ARM GAS  /tmp/ccLW3kG2.s 			page 7


 248              	.L20:
  97:Core/Src/tim.c ****   {
  98:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 101:Core/Src/tim.c ****     /* Peripheral clock disable */
 102:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 103:Core/Src/tim.c **** 
 104:Core/Src/tim.c ****     /* TIM4 interrupt Deinit */
 105:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 109:Core/Src/tim.c ****   }
 110:Core/Src/tim.c **** }
 249              		.loc 1 110 1 view .LVU63
 250 000a 08BD     		pop	{r3, pc}
 251              	.LVL12:
 252              	.L23:
 102:Core/Src/tim.c **** 
 253              		.loc 1 102 5 is_stmt 1 view .LVU64
 254 000c 054A     		ldr	r2, .L24+4
 255 000e 136C     		ldr	r3, [r2, #64]
 256 0010 23F00403 		bic	r3, r3, #4
 257 0014 1364     		str	r3, [r2, #64]
 105:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 258              		.loc 1 105 5 view .LVU65
 259 0016 1E20     		movs	r0, #30
 260              	.LVL13:
 105:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 261              		.loc 1 105 5 is_stmt 0 view .LVU66
 262 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 263              	.LVL14:
 264              		.loc 1 110 1 view .LVU67
 265 001c F5E7     		b	.L20
 266              	.L25:
 267 001e 00BF     		.align	2
 268              	.L24:
 269 0020 00080040 		.word	1073743872
 270 0024 00380240 		.word	1073887232
 271              		.cfi_endproc
 272              	.LFE136:
 274              		.global	htim4
 275              		.section	.bss.htim4,"aw",%nobits
 276              		.align	2
 277              		.set	.LANCHOR0,. + 0
 280              	htim4:
 281 0000 00000000 		.space	72
 281      00000000 
 281      00000000 
 281      00000000 
 281      00000000 
 282              		.text
 283              	.Letext0:
 284              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 285              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 286              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
ARM GAS  /tmp/ccLW3kG2.s 			page 8


 287              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 288              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 289              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 290              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 291              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 292              		.file 10 "Core/Inc/main.h"
 293              		.file 11 "Core/Inc/tim.h"
ARM GAS  /tmp/ccLW3kG2.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccLW3kG2.s:20     .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/ccLW3kG2.s:26     .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/ccLW3kG2.s:146    .text.MX_TIM4_Init:0000000000000074 $d
     /tmp/ccLW3kG2.s:152    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccLW3kG2.s:158    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccLW3kG2.s:217    .text.HAL_TIM_PWM_MspInit:000000000000003c $d
     /tmp/ccLW3kG2.s:222    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccLW3kG2.s:228    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccLW3kG2.s:269    .text.HAL_TIM_PWM_MspDeInit:0000000000000020 $d
     /tmp/ccLW3kG2.s:280    .bss.htim4:0000000000000000 htim4
     /tmp/ccLW3kG2.s:276    .bss.htim4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
