{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531216244995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531216245000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 10 14:20:44 2018 " "Processing started: Tue Jul 10 14:20:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531216245000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216245000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSD-Project3 -c DSD-Project3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSD-Project3 -c DSD-Project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216245000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531216245385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/write_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/write_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_tb " "Found entity 1: write_tb" {  } { { "../SM_files/write_tb.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/write_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216258363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216258363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/write.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/write.v" { { "Info" "ISGN_ENTITY_NAME" "1 write " "Found entity 1: write" {  } { { "../SM_files/write.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/write.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216258366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216258366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216258369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216258369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "../SM_files/state_machine.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/state_machine.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216258372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216258372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../SM_files/rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216258373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216258373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_count " "Found entity 1: read_count" {  } { { "../SM_files/read_counter.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/read_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216258376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216258376 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "next_adr_rom.v(4) " "Verilog HDL information at next_adr_rom.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "../SM_files/next_adr_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/next_adr_rom.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1531216258379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/next_adr_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/next_adr_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_adr_rom " "Found entity 1: next_adr_rom" {  } { { "../SM_files/next_adr_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/next_adr_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216258379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216258379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_w " "Found entity 1: memory_w" {  } { { "../SM_files/memory.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216258381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216258381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/instruction_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/instruction_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_ram " "Found entity 1: instruction_ram" {  } { { "../SM_files/instruction_ram.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/instruction_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216258383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216258383 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "inst_adr_rom.v(7) " "Verilog HDL information at inst_adr_rom.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../SM_files/inst_adr_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/inst_adr_rom.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1531216258385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/inst_adr_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/inst_adr_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_adr_rom " "Found entity 1: inst_adr_rom" {  } { { "../SM_files/inst_adr_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/inst_adr_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216258385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216258385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/count_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/count_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_rom " "Found entity 1: count_rom" {  } { { "../SM_files/count_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/count_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216258389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216258389 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "com_rom.v(7) " "Verilog HDL information at com_rom.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1531216258391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/com_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/com_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 com_rom " "Found entity 1: com_rom" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216258391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216258391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/adr_to_arm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/adr_to_arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 adr_to_arm " "Found entity 1: adr_to_arm" {  } { { "../SM_files/adr_to_arm.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/adr_to_arm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216258394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216258394 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fetch top.v(38) " "Verilog HDL Implicit Net warning at top.v(38): created implicit net for \"fetch\"" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531216258394 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "top.v(23) " "Verilog HDL error at top.v(23): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 23 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1531216258401 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "iram top.v(30) " "Verilog HDL Expression error at top.v(30): illegal part select of unpacked array \"iram\"" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 30 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531216258401 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "iram top.v(54) " "Verilog HDL error at top.v(54): expression cannot reference entire array \"iram\"" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 54 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531216258409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Su6lime/Desktop/DSD-SM/Quartus/output_files/DSD-Project3.map.smsg " "Generated suppressed messages file C:/Users/Su6lime/Desktop/DSD-SM/Quartus/output_files/DSD-Project3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216258436 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531216258525 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 10 14:20:58 2018 " "Processing ended: Tue Jul 10 14:20:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531216258525 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531216258525 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531216258525 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216258525 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216259177 ""}
