<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: sc_core::sc_port_base Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacesc__core.html">sc_core</a></li><li class="navelem"><a class="el" href="classsc__core_1_1sc__port__base.html">sc_port_base</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classsc__core_1_1sc__port__base-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">sc_core::sc_port_base Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="sc__port_8hh_source.html">sc_port.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for sc_core::sc_port_base:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classsc__core_1_1sc__port__base.png" usemap="#sc_5Fcore::sc_5Fport_5Fbase_map" alt=""/>
  <map id="sc_5Fcore::sc_5Fport_5Fbase_map" name="sc_5Fcore::sc_5Fport_5Fbase_map">
<area href="classsc__core_1_1sc__object.html" alt="sc_core::sc_object" shape="rect" coords="0,0,422,24"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; IF &gt;" shape="rect" coords="432,112,854,136"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; bw_interface_type &gt;" shape="rect" coords="432,168,854,192"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; FW_IF &gt;" shape="rect" coords="432,224,854,248"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_core::sc_fifo_in_if&lt; T &gt; &gt;" shape="rect" coords="432,280,854,304"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_core::sc_fifo_out_if&lt; T &gt; &gt;" shape="rect" coords="432,336,854,360"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; bool &gt; &gt;" shape="rect" coords="432,392,854,416"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;" shape="rect" coords="432,448,854,472"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;" shape="rect" coords="432,504,854,528"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; T &gt; &gt;" shape="rect" coords="432,560,854,584"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; bool &gt; &gt;" shape="rect" coords="432,616,854,640"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;" shape="rect" coords="432,672,854,696"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;" shape="rect" coords="432,728,854,752"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; T &gt; &gt;" shape="rect" coords="432,784,854,808"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_fifo_in_if&lt; T &gt; &gt;" shape="rect" coords="432,840,854,864"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_fifo_out_if&lt; T &gt; &gt;" shape="rect" coords="432,896,854,920"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_signal_in_if&lt; bool &gt; &gt;" shape="rect" coords="432,952,854,976"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;" shape="rect" coords="432,1008,854,1032"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;" shape="rect" coords="432,1064,854,1088"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;" shape="rect" coords="432,1120,854,1144"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;" shape="rect" coords="432,1176,854,1200"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;" shape="rect" coords="432,1232,854,1256"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_signal_in_if&lt; T &gt; &gt;" shape="rect" coords="432,1288,854,1312"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_signal_inout_if&lt; bool &gt; &gt;" shape="rect" coords="432,1344,854,1368"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;" shape="rect" coords="432,1400,854,1424"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;" shape="rect" coords="432,1456,854,1480"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;" shape="rect" coords="432,1512,854,1536"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;" shape="rect" coords="432,1568,854,1592"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;" shape="rect" coords="432,1624,854,1648"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; sc_signal_inout_if&lt; T &gt; &gt;" shape="rect" coords="432,1680,854,1704"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; tlm::tlm_master_if&lt; REQ, RSP &gt; &gt;" shape="rect" coords="432,1736,854,1760"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; tlm::tlm_slave_if&lt; REQ, RSP &gt; &gt;" shape="rect" coords="432,1792,854,1816"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; tlm::tlm_transport_if&lt; REQ, RSP &gt; &gt;" shape="rect" coords="432,1848,854,1872"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; tlm_nonblocking_get_if&lt; T &gt; &gt;" shape="rect" coords="432,1904,854,1928"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; tlm_nonblocking_peek_if&lt; T &gt; &gt;" shape="rect" coords="432,1960,854,1984"/>
<area href="classsc__core_1_1sc__port__b.html" alt="sc_core::sc_port_b&lt; tlm_nonblocking_put_if&lt; T &gt; &gt;" shape="rect" coords="432,2016,854,2040"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:afa2a65afa0251453ecc5b09dbb406525"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#afa2a65afa0251453ecc5b09dbb406525">sc_port_base</a> (const char *<a class="el" href="classsc__core_1_1sc__object.html#a4da9c6e99326cd2619958e049625bc58">name</a>, int n, <a class="el" href="namespacesc__core.html#ad08dd04b5b8f4cacc78c81516672e9eb">sc_port_policy</a> p)</td></tr>
<tr class="separator:afa2a65afa0251453ecc5b09dbb406525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ead2037b690ff91ceb02a479b198c22"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#a0ead2037b690ff91ceb02a479b198c22">~sc_port_base</a> ()</td></tr>
<tr class="separator:a0ead2037b690ff91ceb02a479b198c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcdb7130435d49cc33393995039345ad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#adcdb7130435d49cc33393995039345ad">warn_port_constructor</a> () const</td></tr>
<tr class="separator:adcdb7130435d49cc33393995039345ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a7da54e26fe1334346f8b552d2e73d7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#a1a7da54e26fe1334346f8b552d2e73d7">maxSize</a> () const</td></tr>
<tr class="separator:a1a7da54e26fe1334346f8b552d2e73d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d937fdae41e8bd4ef2dc2a866d1623"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#af6d937fdae41e8bd4ef2dc2a866d1623">size</a> () const</td></tr>
<tr class="separator:af6d937fdae41e8bd4ef2dc2a866d1623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02178e1edd1c80b8c548006881d5b36a"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#a02178e1edd1c80b8c548006881d5b36a">kind</a> () const</td></tr>
<tr class="separator:a02178e1edd1c80b8c548006881d5b36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classsc__core_1_1sc__object"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classsc__core_1_1sc__object')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classsc__core_1_1sc__object.html">sc_core::sc_object</a></td></tr>
<tr class="memitem:a4da9c6e99326cd2619958e049625bc58 inherit pub_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#a4da9c6e99326cd2619958e049625bc58">name</a> () const</td></tr>
<tr class="separator:a4da9c6e99326cd2619958e049625bc58 inherit pub_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a5e8ada0dccc09f2454f3e7c5034d8 inherit pub_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#a52a5e8ada0dccc09f2454f3e7c5034d8">basename</a> () const</td></tr>
<tr class="separator:a52a5e8ada0dccc09f2454f3e7c5034d8 inherit pub_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3c0d1cdd41cbcd4b654a4089c789e0 inherit pub_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#a8e3c0d1cdd41cbcd4b654a4089c789e0">print</a> (std::ostream &amp;=std::cout) const</td></tr>
<tr class="separator:a8e3c0d1cdd41cbcd4b654a4089c789e0 inherit pub_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c62b17d732f6ee05c0c46e375c77e2 inherit pub_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#af7c62b17d732f6ee05c0c46e375c77e2">dump</a> (std::ostream &amp;=std::cout) const</td></tr>
<tr class="separator:af7c62b17d732f6ee05c0c46e375c77e2 inherit pub_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a17c76b7f63f0be8adaebfbaf519f79 inherit pub_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classsc__core_1_1sc__object.html">sc_object</a> * &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#a7a17c76b7f63f0be8adaebfbaf519f79">get_child_objects</a> () const</td></tr>
<tr class="separator:a7a17c76b7f63f0be8adaebfbaf519f79 inherit pub_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f20e7ef6d1f4e0a6b0429b93d8c16db inherit pub_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classsc__core_1_1sc__event.html">sc_event</a> * &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#a3f20e7ef6d1f4e0a6b0429b93d8c16db">get_child_events</a> () const</td></tr>
<tr class="separator:a3f20e7ef6d1f4e0a6b0429b93d8c16db inherit pub_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f34b1c9c8720e6b4b32ea98bacab09 inherit pub_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsc__core_1_1sc__object.html">sc_object</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#a07f34b1c9c8720e6b4b32ea98bacab09">get_parent_object</a> () const</td></tr>
<tr class="separator:a07f34b1c9c8720e6b4b32ea98bacab09 inherit pub_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d95751bce0508ac71364fb6e6fe973 inherit pub_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#a65d95751bce0508ac71364fb6e6fe973">add_attribute</a> (<a class="el" href="classsc__core_1_1sc__attr__base.html">sc_attr_base</a> &amp;)</td></tr>
<tr class="separator:a65d95751bce0508ac71364fb6e6fe973 inherit pub_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0469b57919912ecc8ae2025e1fda9a11 inherit pub_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsc__core_1_1sc__attr__base.html">sc_attr_base</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#a0469b57919912ecc8ae2025e1fda9a11">get_attribute</a> (const std::string &amp;)</td></tr>
<tr class="separator:a0469b57919912ecc8ae2025e1fda9a11 inherit pub_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24c4d3c61ce0c429d17c4f343e88176 inherit pub_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsc__core_1_1sc__attr__base.html">sc_attr_base</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#ad24c4d3c61ce0c429d17c4f343e88176">remove_attribute</a> (const std::string &amp;)</td></tr>
<tr class="separator:ad24c4d3c61ce0c429d17c4f343e88176 inherit pub_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a812edfdd89e6536ff7e479bbe7296cc6 inherit pub_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#a812edfdd89e6536ff7e479bbe7296cc6">remove_all_attributes</a> ()</td></tr>
<tr class="separator:a812edfdd89e6536ff7e479bbe7296cc6 inherit pub_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a1213ba04041e8caa6140cac50f12e9 inherit pub_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#a5a1213ba04041e8caa6140cac50f12e9">num_attributes</a> () const</td></tr>
<tr class="separator:a5a1213ba04041e8caa6140cac50f12e9 inherit pub_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf1bd476f7ca351105533686b17afc4 inherit pub_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsc__core_1_1sc__attr__cltn.html">sc_attr_cltn</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#abcf1bd476f7ca351105533686b17afc4">attr_cltn</a> ()</td></tr>
<tr class="separator:abcf1bd476f7ca351105533686b17afc4 inherit pub_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55e2b84c2e3216df4ac08929a2a6f46 inherit pub_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classsc__core_1_1sc__attr__cltn.html">sc_attr_cltn</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#ad55e2b84c2e3216df4ac08929a2a6f46">attr_cltn</a> () const</td></tr>
<tr class="separator:ad55e2b84c2e3216df4ac08929a2a6f46 inherit pub_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734fbb61f5d2b905a276ad0e463105a7 inherit pub_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsc__core_1_1sc__simcontext.html">sc_simcontext</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#a734fbb61f5d2b905a276ad0e463105a7">simcontext</a> () const</td></tr>
<tr class="separator:a734fbb61f5d2b905a276ad0e463105a7 inherit pub_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:ab779c1783b0e36ccdbe239ccc2d1cd9f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#ab779c1783b0e36ccdbe239ccc2d1cd9f">bind</a> (<a class="el" href="classsc__core_1_1sc__interface.html">sc_interface</a> &amp;)</td></tr>
<tr class="separator:ab779c1783b0e36ccdbe239ccc2d1cd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6522774777d21d0c44b054230c1ebc07"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#a6522774777d21d0c44b054230c1ebc07">bind</a> (<a class="el" href="classsc__core_1_1sc__port__base.html">sc_port_base</a> &amp;)</td></tr>
<tr class="separator:a6522774777d21d0c44b054230c1ebc07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad48a2a91e5064dc5d5b733e7641db561"><td class="memItemLeft" align="right" valign="top">virtual int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#ad48a2a91e5064dc5d5b733e7641db561">vbind</a> (<a class="el" href="classsc__core_1_1sc__interface.html">sc_interface</a> &amp;)=0</td></tr>
<tr class="separator:ad48a2a91e5064dc5d5b733e7641db561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3b274e098183ded49dddee80a60faa"><td class="memItemLeft" align="right" valign="top">virtual int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#a5c3b274e098183ded49dddee80a60faa">vbind</a> (<a class="el" href="classsc__core_1_1sc__port__base.html">sc_port_base</a> &amp;)=0</td></tr>
<tr class="separator:a5c3b274e098183ded49dddee80a60faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9c632d4e325848a4ae69e74ee65cfa"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#a6e9c632d4e325848a4ae69e74ee65cfa">before_end_of_elaboration</a> ()=0</td></tr>
<tr class="separator:a6e9c632d4e325848a4ae69e74ee65cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae46c26403192ca19f07f51a4d86469fd"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#ae46c26403192ca19f07f51a4d86469fd">end_of_elaboration</a> ()=0</td></tr>
<tr class="separator:ae46c26403192ca19f07f51a4d86469fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53093b6ed798c40f0940762747a9749"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#aa53093b6ed798c40f0940762747a9749">start_of_simulation</a> ()=0</td></tr>
<tr class="separator:aa53093b6ed798c40f0940762747a9749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b95f13c2f821a15aec741de2645337"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#ac9b95f13c2f821a15aec741de2645337">end_of_simulation</a> ()=0</td></tr>
<tr class="separator:ac9b95f13c2f821a15aec741de2645337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac556325d1b676a66ce2d37781368ce49"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#ac556325d1b676a66ce2d37781368ce49">report_error</a> (const char *id, const char *add_msg) const</td></tr>
<tr class="separator:ac556325d1b676a66ce2d37781368ce49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classsc__core_1_1sc__object"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classsc__core_1_1sc__object')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classsc__core_1_1sc__object.html">sc_core::sc_object</a></td></tr>
<tr class="memitem:a3369d21ab73ffa0f2d27be6cf11b6759 inherit pro_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#a3369d21ab73ffa0f2d27be6cf11b6759">sc_object</a> ()</td></tr>
<tr class="separator:a3369d21ab73ffa0f2d27be6cf11b6759 inherit pro_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1babe217ccbcc619df6896b6876fc017 inherit pro_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#a1babe217ccbcc619df6896b6876fc017">sc_object</a> (const char *)</td></tr>
<tr class="separator:a1babe217ccbcc619df6896b6876fc017 inherit pro_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a367fc3501af7bef3a11017a28a9fdcca inherit pro_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#a367fc3501af7bef3a11017a28a9fdcca">sc_object</a> (const <a class="el" href="classsc__core_1_1sc__object.html">sc_object</a> &amp;)</td></tr>
<tr class="separator:a367fc3501af7bef3a11017a28a9fdcca inherit pro_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e79bf80bc35065e23bef0d9ffb7e2ae inherit pro_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsc__core_1_1sc__object.html">sc_object</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#a0e79bf80bc35065e23bef0d9ffb7e2ae">operator=</a> (const <a class="el" href="classsc__core_1_1sc__object.html">sc_object</a> &amp;)</td></tr>
<tr class="separator:a0e79bf80bc35065e23bef0d9ffb7e2ae inherit pro_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11652a995cdb042757b67eb77c64cbf0 inherit pro_methods_classsc__core_1_1sc__object"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__object.html#a11652a995cdb042757b67eb77c64cbf0">~sc_object</a> ()</td></tr>
<tr class="separator:a11652a995cdb042757b67eb77c64cbf0 inherit pro_methods_classsc__core_1_1sc__object"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:ab1e3d34d0ca451461740d6bcb9cf00f7"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classsc__core_1_1sc__interface.html">sc_interface</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#ab1e3d34d0ca451461740d6bcb9cf00f7">_gem5Interface</a> (int n) const =0</td></tr>
<tr class="separator:ab1e3d34d0ca451461740d6bcb9cf00f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca41d23b0852d6448adeaa54cf18e48"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#a6ca41d23b0852d6448adeaa54cf18e48">_gem5AddInterface</a> (<a class="el" href="classsc__core_1_1sc__interface.html">sc_interface</a> *i)=0</td></tr>
<tr class="separator:a6ca41d23b0852d6448adeaa54cf18e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35599e7ceb4dad4960bf0de4f3d9bf6f"><td class="memItemLeft" align="right" valign="top">virtual const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#a35599e7ceb4dad4960bf0de4f3d9bf6f">_ifTypeName</a> () const =0</td></tr>
<tr class="separator:a35599e7ceb4dad4960bf0de4f3d9bf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ff7fae7fc4c3e24baf6763bc28c278"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespacesc__core.html#ad08dd04b5b8f4cacc78c81516672e9eb">sc_port_policy</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#a35ff7fae7fc4c3e24baf6763bc28c278">_portPolicy</a> () const =0</td></tr>
<tr class="separator:a35ff7fae7fc4c3e24baf6763bc28c278"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a9b44bcbe8f67a0c8b057c8b98fa26643"><td class="memItemLeft" align="right" valign="top">::<a class="el" href="classsc__gem5_1_1Port.html">sc_gem5::Port</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#a9b44bcbe8f67a0c8b057c8b98fa26643">_gem5Port</a></td></tr>
<tr class="separator:a9b44bcbe8f67a0c8b057c8b98fa26643"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:a7e3ac81be86ed7c1294681ad9c516fcf"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#a7e3ac81be86ed7c1294681ad9c516fcf">::sc_gem5::Module</a></td></tr>
<tr class="separator:a7e3ac81be86ed7c1294681ad9c516fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6eb95cc60e9e954e3150ec7e490865"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#a2d6eb95cc60e9e954e3150ec7e490865">::sc_gem5::Port</a></td></tr>
<tr class="separator:a2d6eb95cc60e9e954e3150ec7e490865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa9cd3f309cb86b525088839bd4ec16d"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__port__base.html#aaa9cd3f309cb86b525088839bd4ec16d">::sc_gem5::Kernel</a></td></tr>
<tr class="separator:aaa9cd3f309cb86b525088839bd4ec16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="sc__port_8hh_source.html#l00076">76</a> of file <a class="el" href="sc__port_8hh_source.html">sc_port.hh</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="afa2a65afa0251453ecc5b09dbb406525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa2a65afa0251453ecc5b09dbb406525">&#9670;&nbsp;</a></span>sc_port_base()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">sc_core::sc_port_base::sc_port_base </td>
          <td>(</td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacesc__core.html#ad08dd04b5b8f4cacc78c81516672e9eb">sc_port_policy</a>&#160;</td>
          <td class="paramname"><em>p</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sc__port_8cc_source.html#l00061">61</a> of file <a class="el" href="sc__port_8cc_source.html">sc_port.cc</a>.</p>

<p class="reference">References <a class="el" href="sc__port_8hh_source.html#l00114">_gem5Port</a>, <a class="el" href="sc__port_8hh_source.html#l00087">kind()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00368">ArmISA::m</a>, <a class="el" href="sc__object_8cc_source.html#l00046">sc_core::sc_object::name()</a>, <a class="el" href="module_8hh_source.html#l00143">sc_gem5::pickParentModule()</a>, <a class="el" href="channel_2messages_8cc_source.html#l00049">sc_core::SC_ID_INSERT_PORT_</a>, <a class="el" href="channel_2messages_8cc_source.html#l00036">sc_core::SC_ID_PORT_OUTSIDE_MODULE_</a>, <a class="el" href="sc__main_8cc_source.html#l00144">sc_core::sc_is_running()</a>, and <a class="el" href="systemc_2core_2scheduler_8cc_source.html#l00491">sc_gem5::scheduler</a>.</p>

</div>
</div>
<a id="a0ead2037b690ff91ceb02a479b198c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ead2037b690ff91ceb02a479b198c22">&#9670;&nbsp;</a></span>~sc_port_base()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">sc_core::sc_port_base::~sc_port_base </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sc__port_8cc_source.html#l00081">81</a> of file <a class="el" href="sc__port_8cc_source.html">sc_port.cc</a>.</p>

<p class="reference">References <a class="el" href="sc__port_8hh_source.html#l00114">_gem5Port</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a6ca41d23b0852d6448adeaa54cf18e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca41d23b0852d6448adeaa54cf18e48">&#9670;&nbsp;</a></span>_gem5AddInterface()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void sc_core::sc_port_base::_gem5AddInterface </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classsc__core_1_1sc__interface.html">sc_interface</a> *&#160;</td>
          <td class="paramname"><em>i</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; FW_IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; bw_interface_type &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; tlm::tlm_master_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; tlm::tlm_transport_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; tlm_nonblocking_get_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_core::sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; tlm_nonblocking_peek_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; tlm::tlm_slave_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_core::sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; bool &gt; &gt;</a>, and <a class="el" href="classsc__core_1_1sc__port__b.html#ad6cb790e5a509d7649ddf517195a35ff">sc_core::sc_port_b&lt; tlm_nonblocking_put_if&lt; T &gt; &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="systemc_2core_2port_8hh_source.html#l00068">sc_gem5::Port::addInterface()</a>.</p>

</div>
</div>
<a id="ab1e3d34d0ca451461740d6bcb9cf00f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1e3d34d0ca451461740d6bcb9cf00f7">&#9670;&nbsp;</a></span>_gem5Interface()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classsc__core_1_1sc__interface.html">sc_interface</a>* sc_core::sc_port_base::_gem5Interface </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>n</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; FW_IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; bw_interface_type &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; tlm::tlm_master_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; tlm::tlm_transport_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; tlm_nonblocking_get_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_core::sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; tlm_nonblocking_peek_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; tlm::tlm_slave_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_core::sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; bool &gt; &gt;</a>, and <a class="el" href="classsc__core_1_1sc__port__b.html#a026f2e5e799350a6591d02c353ba1d92">sc_core::sc_port_b&lt; tlm_nonblocking_put_if&lt; T &gt; &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="systemc_2core_2port_8hh_source.html#l00075">sc_gem5::Port::addInterfaces()</a>, <a class="el" href="event__finder_8hh_source.html#l00057">tlm::tlm_event_finder_t&lt; IF, T &gt;::find_event()</a>, and <a class="el" href="systemc_2core_2port_8hh_source.html#l00084">sc_gem5::Port::getInterface()</a>.</p>

</div>
</div>
<a id="a35599e7ceb4dad4960bf0de4f3d9bf6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35599e7ceb4dad4960bf0de4f3d9bf6f">&#9670;&nbsp;</a></span>_ifTypeName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const char* sc_core::sc_port_base::_ifTypeName </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; FW_IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; bw_interface_type &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; tlm::tlm_master_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; tlm::tlm_transport_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; tlm_nonblocking_get_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_core::sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; tlm_nonblocking_peek_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; tlm::tlm_slave_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_core::sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; bool &gt; &gt;</a>, and <a class="el" href="classsc__core_1_1sc__port__b.html#a33cdb031f35da965479bf93f89cdb36f">sc_core::sc_port_b&lt; tlm_nonblocking_put_if&lt; T &gt; &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="systemc_2core_2port_8cc_source.html#l00160">sc_gem5::Port::regPort()</a>.</p>

</div>
</div>
<a id="a35ff7fae7fc4c3e24baf6763bc28c278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35ff7fae7fc4c3e24baf6763bc28c278">&#9670;&nbsp;</a></span>_portPolicy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespacesc__core.html#ad08dd04b5b8f4cacc78c81516672e9eb">sc_port_policy</a> sc_core::sc_port_base::_portPolicy </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; IF, N, P &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; tlm::tlm_master_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; bw_interface_type, 1, sc_core::SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; sc_signal_in_if&lt; bool &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; tlm_nonblocking_put_if&lt; T &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; sc_signal_in_if&lt; T &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; tlm_nonblocking_get_if&lt; T &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; tlm::tlm_transport_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; sc_signal_in_if&lt; sc_dt::sc_logic &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; sc_signal_inout_if&lt; bool &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; sc_signal_in_if&lt; sc_dt::sc_int&lt; W &gt; &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; sc_signal_inout_if&lt; T &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; sc_signal_in_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; tlm::tlm_slave_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_uint&lt; W &gt; &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; FW_IF, N, POL &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; sc_signal_in_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; tlm_nonblocking_peek_if&lt; T &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; sc_fifo_out_if&lt; T &gt;, 0 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; sc_signal_in_if&lt; sc_dt::sc_uint&lt; W &gt; &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; sc_fifo_in_if&lt; T &gt;, 0 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_int&lt; W &gt; &gt;, 1 &gt;</a>, and <a class="el" href="classsc__core_1_1sc__port.html#ab3c10d90afc27456fd1ba63814d8a181">sc_core::sc_port&lt; bw_interface_type, N, POL &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="systemc_2core_2port_8cc_source.html#l00096">sc_gem5::Port::finalize()</a>.</p>

</div>
</div>
<a id="a6e9c632d4e325848a4ae69e74ee65cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e9c632d4e325848a4ae69e74ee65cfa">&#9670;&nbsp;</a></span>before_end_of_elaboration()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void sc_core::sc_port_base::before_end_of_elaboration </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classtlm__utils_1_1multi__passthrough__initiator__socket.html#a6c55374f7d5e9b6c4b0f4c9ee4f7e456">tlm_utils::multi_passthrough_initiator_socket&lt; MODULE, BUSWIDTH, TYPES, N, POL &gt;</a>, <a class="el" href="classtlm__utils_1_1multi__passthrough__initiator__socket.html#a6c55374f7d5e9b6c4b0f4c9ee4f7e456">tlm_utils::multi_passthrough_initiator_socket&lt; MODULE, BUSWIDTH, TYPES, N, sc_core::SC_ZERO_OR_MORE_BOUND &gt;</a>, <a class="el" href="classtlm__utils_1_1multi__passthrough__initiator__socket.html#a6c55374f7d5e9b6c4b0f4c9ee4f7e456">tlm_utils::multi_passthrough_initiator_socket&lt; MultiSocketSimpleSwitchAT &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; FW_IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; bw_interface_type &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; tlm::tlm_master_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; tlm::tlm_transport_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; tlm_nonblocking_get_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_core::sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; tlm_nonblocking_peek_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; tlm::tlm_slave_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_core::sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; bool &gt; &gt;</a>, and <a class="el" href="classsc__core_1_1sc__port__b.html#a775377ca9bfe70b28031377fed2115bc">sc_core::sc_port_b&lt; tlm_nonblocking_put_if&lt; T &gt; &gt;</a>.</p>

</div>
</div>
<a id="ab779c1783b0e36ccdbe239ccc2d1cd9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab779c1783b0e36ccdbe239ccc2d1cd9f">&#9670;&nbsp;</a></span>bind() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void sc_core::sc_port_base::bind </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classsc__core_1_1sc__interface.html">sc_interface</a> &amp;&#160;</td>
          <td class="paramname"><em>i</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sc__port_8cc_source.html#l00111">111</a> of file <a class="el" href="sc__port_8cc_source.html">sc_port.cc</a>.</p>

<p class="reference">References <a class="el" href="sc__port_8hh_source.html#l00114">_gem5Port</a>, and <a class="el" href="systemc_2core_2port_8hh_source.html#l00140">sc_gem5::Port::bind()</a>.</p>

<p class="reference">Referenced by <a class="el" href="sc__in_8hh_source.html#l00107">sc_core::sc_in&lt; sc_dt::sc_lv&lt; W &gt; &gt;::bind()</a>, <a class="el" href="sc__in_8hh_source.html#l00251">sc_core::sc_in&lt; bool &gt;::bind()</a>, <a class="el" href="sc__in_8hh_source.html#l00419">sc_core::sc_in&lt; sc_dt::sc_logic &gt;::bind()</a>, <a class="el" href="scx__signal__int_8h_source.html#l00770">sc_core::sc_in&lt; sc_dt::sc_int&lt; W &gt; &gt;::bind()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l00826">sc_core::sc_in&lt; sc_dt::sc_uint&lt; W &gt; &gt;::bind()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l00948">sc_core::sc_in&lt; sc_dt::sc_biguint&lt; W &gt; &gt;::bind()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l00952">sc_core::sc_in&lt; sc_dt::sc_bigint&lt; W &gt; &gt;::bind()</a>, <a class="el" href="scx__signal__int_8h_source.html#l01037">sc_core::sc_inout&lt; sc_dt::sc_int&lt; W &gt; &gt;::bind()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l01095">sc_core::sc_inout&lt; sc_dt::sc_uint&lt; W &gt; &gt;::bind()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l01215">sc_core::sc_inout&lt; sc_dt::sc_biguint&lt; W &gt; &gt;::bind()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l01219">sc_core::sc_inout&lt; sc_dt::sc_bigint&lt; W &gt; &gt;::bind()</a>, <a class="el" href="scx__signal__int_8h_source.html#l00772">sc_core::sc_in&lt; sc_dt::sc_int&lt; W &gt; &gt;::operator()()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l00828">sc_core::sc_in&lt; sc_dt::sc_uint&lt; W &gt; &gt;::operator()()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l00950">sc_core::sc_in&lt; sc_dt::sc_biguint&lt; W &gt; &gt;::operator()()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l00954">sc_core::sc_in&lt; sc_dt::sc_bigint&lt; W &gt; &gt;::operator()()</a>, <a class="el" href="scx__signal__int_8h_source.html#l01039">sc_core::sc_inout&lt; sc_dt::sc_int&lt; W &gt; &gt;::operator()()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l01097">sc_core::sc_inout&lt; sc_dt::sc_uint&lt; W &gt; &gt;::operator()()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l01217">sc_core::sc_inout&lt; sc_dt::sc_biguint&lt; W &gt; &gt;::operator()()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l01221">sc_core::sc_inout&lt; sc_dt::sc_bigint&lt; W &gt; &gt;::operator()()</a>, <a class="el" href="scx__signal__int_8h_source.html#l00833">sc_core::sc_in&lt; sc_dt::sc_int&lt; W &gt; &gt;::sc_in()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l00889">sc_core::sc_in&lt; sc_dt::sc_uint&lt; W &gt; &gt;::sc_in()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l01011">sc_core::sc_in&lt; sc_dt::sc_biguint&lt; W &gt; &gt;::sc_in()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l01015">sc_core::sc_in&lt; sc_dt::sc_bigint&lt; W &gt; &gt;::sc_in()</a>, <a class="el" href="scx__signal__int_8h_source.html#l00789">sc_core::sc_in&lt; sc_dt::sc_int&lt; W &gt; &gt;::vbind()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l00845">sc_core::sc_in&lt; sc_dt::sc_uint&lt; W &gt; &gt;::vbind()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l00967">sc_core::sc_in&lt; sc_dt::sc_biguint&lt; W &gt; &gt;::vbind()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l00971">sc_core::sc_in&lt; sc_dt::sc_bigint&lt; W &gt; &gt;::vbind()</a>, <a class="el" href="scx__signal__int_8h_source.html#l01052">sc_core::sc_inout&lt; sc_dt::sc_int&lt; W &gt; &gt;::vbind()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l01110">sc_core::sc_inout&lt; sc_dt::sc_uint&lt; W &gt; &gt;::vbind()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l01230">sc_core::sc_inout&lt; sc_dt::sc_biguint&lt; W &gt; &gt;::vbind()</a>, and <a class="el" href="scx__signal__signed_8h_source.html#l01234">sc_core::sc_inout&lt; sc_dt::sc_bigint&lt; W &gt; &gt;::vbind()</a>.</p>

</div>
</div>
<a id="a6522774777d21d0c44b054230c1ebc07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6522774777d21d0c44b054230c1ebc07">&#9670;&nbsp;</a></span>bind() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void sc_core::sc_port_base::bind </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classsc__core_1_1sc__port__base.html">sc_port_base</a> &amp;&#160;</td>
          <td class="paramname"><em>p</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sc__port_8cc_source.html#l00112">112</a> of file <a class="el" href="sc__port_8cc_source.html">sc_port.cc</a>.</p>

<p class="reference">References <a class="el" href="sc__port_8hh_source.html#l00114">_gem5Port</a>, and <a class="el" href="systemc_2core_2port_8hh_source.html#l00140">sc_gem5::Port::bind()</a>.</p>

</div>
</div>
<a id="ae46c26403192ca19f07f51a4d86469fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae46c26403192ca19f07f51a4d86469fd">&#9670;&nbsp;</a></span>end_of_elaboration()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void sc_core::sc_port_base::end_of_elaboration </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#a4f0e0d3d27585bde0d25560ff51711dd">sc_core::sc_inout&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#a20ca56166480c7b98807a9f40bfad26e">sc_core::sc_inout&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#ada22664cf3c3cb7572b8b2f0b4ea2b20">sc_core::sc_inout&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#a3db92d2e4ba0b741b4857d720f0bda80">sc_core::sc_inout&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#a1ebe055b0115a667250d0747fab37242">sc_core::sc_in&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#abee02fedcd05b383ea4cef05c4a73358">sc_core::sc_in&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#a4d16093d2c6e1b25692393d7aa2b7536">sc_core::sc_in&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#acd2b71c33d8c4211902c979e855887f8">sc_core::sc_in&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__logic_01_4.html#a5df67f764af3effda458a95a91c6f128">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__logic_01_4.html#ac89c08346e59beb6d38092a4a1170e09">sc_core::sc_in&lt; sc_dt::sc_logic &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout_3_01bool_01_4.html#ad49b203b94359ac71e7aa8cab5fce0c6">sc_core::sc_inout&lt; bool &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01bool_01_4.html#a42a375e15846ad8b83007761e2200738">sc_core::sc_in&lt; bool &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; FW_IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; bw_interface_type &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; tlm::tlm_master_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; tlm::tlm_transport_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; tlm_nonblocking_get_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_core::sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; tlm_nonblocking_peek_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; tlm::tlm_slave_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_core::sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a58580b5989b06542c522feaac1a1d8f9">sc_core::sc_port_b&lt; tlm_nonblocking_put_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in.html#acd5147256f496b33770319358c015f6d">sc_core::sc_in&lt; T &gt;</a>, <a class="el" href="classsc__core_1_1sc__in.html#acd5147256f496b33770319358c015f6d">sc_core::sc_in&lt; sc_dt::sc_lv&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout.html#a832fb6126129b0666618239901b293b5">sc_core::sc_inout&lt; T &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout.html#a832fb6126129b0666618239901b293b5">sc_core::sc_inout&lt; sc_dt::sc_lv&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout__rv.html#a0bd5fcab8c2a2e4207ec7a3d151b62ce">sc_core::sc_inout_rv&lt; W &gt;</a>, <a class="el" href="classsc__core_1_1sc__in__rv.html#a8594d8a9812865f978cf80a21f051e75">sc_core::sc_in_rv&lt; W &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout__resolved.html#a2318a814c11bd3d03e32a17456c5e37e">sc_core::sc_inout_resolved</a>, and <a class="el" href="classsc__core_1_1sc__in__resolved.html#a39a0669b9764c1dbb08e77f441bd3dc0">sc_core::sc_in_resolved</a>.</p>

</div>
</div>
<a id="ac9b95f13c2f821a15aec741de2645337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9b95f13c2f821a15aec741de2645337">&#9670;&nbsp;</a></span>end_of_simulation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void sc_core::sc_port_base::end_of_simulation </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; FW_IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; bw_interface_type &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; tlm::tlm_master_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; tlm::tlm_transport_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; tlm_nonblocking_get_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_core::sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; tlm_nonblocking_peek_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; tlm::tlm_slave_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_core::sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; bool &gt; &gt;</a>, and <a class="el" href="classsc__core_1_1sc__port__b.html#a68bbe27f8a6aef16992a0ed19d988b86">sc_core::sc_port_b&lt; tlm_nonblocking_put_if&lt; T &gt; &gt;</a>.</p>

</div>
</div>
<a id="a02178e1edd1c80b8c548006881d5b36a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02178e1edd1c80b8c548006881d5b36a">&#9670;&nbsp;</a></span>kind()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const char* sc_core::sc_port_base::kind </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classsc__core_1_1sc__object.html#afbd4c265b23225679b96688eab0967c1">sc_core::sc_object</a>.</p>

<p>Reimplemented in <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#adab22fe8429c556332f73e81e830e395">sc_core::sc_inout&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#aa6a4f040ed7da024a97b25294c23924b">sc_core::sc_inout&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#a96a980febb1ed56a2d42c014f4ac27db">sc_core::sc_inout&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#a2664842d5d6b1e75f36111da909c500d">sc_core::sc_inout&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#a7d4168cf82cd808bb8d0a17999858e59">sc_core::sc_in&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#a5be2c841989bddbe4d2f953800d42d57">sc_core::sc_in&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#a07815a0b1ef873cf53de76e059fc9cad">sc_core::sc_in&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#a72febfd53f3e89b6add44deb57fdafc0">sc_core::sc_in&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; IF, N, P &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; tlm::tlm_master_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; bw_interface_type, 1, sc_core::SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; sc_signal_in_if&lt; bool &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; tlm_nonblocking_put_if&lt; T &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; sc_signal_in_if&lt; T &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; tlm_nonblocking_get_if&lt; T &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; tlm::tlm_transport_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; sc_signal_in_if&lt; sc_dt::sc_logic &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; sc_signal_inout_if&lt; bool &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; sc_signal_in_if&lt; sc_dt::sc_int&lt; W &gt; &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; sc_signal_inout_if&lt; T &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; sc_signal_in_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; tlm::tlm_slave_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_uint&lt; W &gt; &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; FW_IF, N, POL &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; sc_signal_in_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; tlm_nonblocking_peek_if&lt; T &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; sc_fifo_out_if&lt; T &gt;, 0 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; sc_signal_in_if&lt; sc_dt::sc_uint&lt; W &gt; &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; sc_fifo_in_if&lt; T &gt;, 0 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_int&lt; W &gt; &gt;, 1 &gt;</a>, <a class="el" href="classsc__core_1_1sc__port.html#a0715b180a86bd6520f2753672c4585f6">sc_core::sc_port&lt; bw_interface_type, N, POL &gt;</a>, <a class="el" href="classtlm_1_1tlm__initiator__socket.html#aeb8f3e11322a89b7041957df736fbc30">tlm::tlm_initiator_socket&lt; BUSWIDTH, TYPES, N, POL &gt;</a>, <a class="el" href="classtlm_1_1tlm__initiator__socket.html#aeb8f3e11322a89b7041957df736fbc30">tlm::tlm_initiator_socket&lt; 32 &gt;</a>, <a class="el" href="classtlm_1_1tlm__initiator__socket.html#aeb8f3e11322a89b7041957df736fbc30">tlm::tlm_initiator_socket&lt; BUSWIDTH, my_extended_payload_types, 1, sc_core::SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classtlm_1_1tlm__initiator__socket.html#aeb8f3e11322a89b7041957df736fbc30">tlm::tlm_initiator_socket&lt; BUSWIDTH, tlm::tlm_base_protocol_types, N, POL &gt;</a>, <a class="el" href="classtlm_1_1tlm__initiator__socket.html#aeb8f3e11322a89b7041957df736fbc30">tlm::tlm_initiator_socket&lt; BUSWIDTH, TYPES, 1, sc_core::SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classtlm_1_1tlm__initiator__socket.html#aeb8f3e11322a89b7041957df736fbc30">tlm::tlm_initiator_socket&lt; BUSWIDTH, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classtlm_1_1tlm__initiator__socket.html#aeb8f3e11322a89b7041957df736fbc30">tlm::tlm_initiator_socket&lt; BUSWIDTH, TYPES, 1, POL &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout.html#afea5df9eed11f7ac50ae76f4de6cc83d">sc_core::sc_inout&lt; sc_dt::sc_lv&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in.html#a5f2bb71c7a7332c03f050cff1d87524d">sc_core::sc_in&lt; sc_dt::sc_lv&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__out.html#a795ad46b303e4ac8e5ee3b64126331a9">sc_core::sc_out&lt; bool &gt;</a>, <a class="el" href="classtlm_1_1tlm__base__initiator__socket.html#a6ed68dd7f8c8bcf30007e8fc77652c33">tlm::tlm_base_initiator_socket&lt; BUSWIDTH, FW_IF, BW_IF, N, POL &gt;</a>, <a class="el" href="classtlm_1_1tlm__base__initiator__socket.html#a6ed68dd7f8c8bcf30007e8fc77652c33">tlm::tlm_base_initiator_socket&lt; BUSWIDTH, tlm_fw_transport_if&lt; TYPES &gt;, tlm_bw_transport_if&lt; TYPES &gt;, N, POL &gt;</a>, <a class="el" href="classtlm_1_1tlm__base__initiator__socket.html#a6ed68dd7f8c8bcf30007e8fc77652c33">tlm::tlm_base_initiator_socket&lt; BUSWIDTH, tlm_fw_transport_if&lt; tlm::tlm_base_protocol_types &gt;, tlm_bw_transport_if&lt; tlm::tlm_base_protocol_types &gt;, N, POL &gt;</a>, <a class="el" href="classtlm_1_1tlm__base__initiator__socket.html#a6ed68dd7f8c8bcf30007e8fc77652c33">tlm::tlm_base_initiator_socket&lt; BUSWIDTH, tlm_fw_transport_if&lt; tlm_base_protocol_types &gt;, tlm_bw_transport_if&lt; tlm_base_protocol_types &gt;, 1, sc_core::SC_ONE_OR_MORE_BOUND &gt;</a>, <a class="el" href="classtlm_1_1tlm__base__initiator__socket.html#a6ed68dd7f8c8bcf30007e8fc77652c33">tlm::tlm_base_initiator_socket&lt; 64, ClockRateControlFwIf, ClockRateControlBwIf &gt;</a>, <a class="el" href="classtlm_1_1tlm__base__initiator__socket.html#a6ed68dd7f8c8bcf30007e8fc77652c33">tlm::tlm_base_initiator_socket&lt; BUSWIDTH, tlm_fw_transport_if&lt; my_extended_payload_types &gt;, tlm_bw_transport_if&lt; my_extended_payload_types &gt;, N, POL &gt;</a>, and <a class="el" href="classtlm_1_1tlm__base__initiator__socket.html#a6ed68dd7f8c8bcf30007e8fc77652c33">tlm::tlm_base_initiator_socket&lt; 64, SignalInterruptFwIf, SignalInterruptBwIf &gt;</a>.</p>

<p class="definition">Definition at line <a class="el" href="sc__port_8hh_source.html#l00087">87</a> of file <a class="el" href="sc__port_8hh_source.html">sc_port.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="event__finder_8hh_source.html#l00057">tlm::tlm_event_finder_t&lt; IF, T &gt;::find_event()</a>, <a class="el" href="sc__port_8cc_source.html#l00099">report_error()</a>, and <a class="el" href="sc__port_8cc_source.html#l00061">sc_port_base()</a>.</p>

</div>
</div>
<a id="a1a7da54e26fe1334346f8b552d2e73d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a7da54e26fe1334346f8b552d2e73d7">&#9670;&nbsp;</a></span>maxSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int sc_core::sc_port_base::maxSize </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sc__port_8cc_source.html#l00108">108</a> of file <a class="el" href="sc__port_8cc_source.html">sc_port.cc</a>.</p>

<p class="reference">References <a class="el" href="sc__port_8hh_source.html#l00114">_gem5Port</a>, and <a class="el" href="systemc_2core_2port_8hh_source.html#l00162">sc_gem5::Port::maxSize()</a>.</p>

</div>
</div>
<a id="ac556325d1b676a66ce2d37781368ce49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac556325d1b676a66ce2d37781368ce49">&#9670;&nbsp;</a></span>report_error()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void sc_core::sc_port_base::report_error </td>
          <td>(</td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname"><em>add_msg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sc__port_8cc_source.html#l00099">99</a> of file <a class="el" href="sc__port_8cc_source.html">sc_port.cc</a>.</p>

<p class="reference">References <a class="el" href="sc__port_8hh_source.html#l00087">kind()</a>, <a class="el" href="sc__object_8cc_source.html#l00046">sc_core::sc_object::name()</a>, <a class="el" href="sc__report__handler_8hh_source.html#l00129">SC_REPORT_ERROR</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00059">ArmISA::ss</a>.</p>

<p class="reference">Referenced by <a class="el" href="systemc_2core_2port_8cc_source.html#l00096">sc_gem5::Port::finalize()</a>.</p>

</div>
</div>
<a id="af6d937fdae41e8bd4ef2dc2a866d1623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6d937fdae41e8bd4ef2dc2a866d1623">&#9670;&nbsp;</a></span>size()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int sc_core::sc_port_base::size </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sc__port_8cc_source.html#l00109">109</a> of file <a class="el" href="sc__port_8cc_source.html">sc_port.cc</a>.</p>

<p class="reference">References <a class="el" href="sc__port_8hh_source.html#l00114">_gem5Port</a>, and <a class="el" href="systemc_2core_2port_8hh_source.html#l00161">sc_gem5::Port::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="systemc_2core_2port_8hh_source.html#l00075">sc_gem5::Port::addInterfaces()</a>.</p>

</div>
</div>
<a id="aa53093b6ed798c40f0940762747a9749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53093b6ed798c40f0940762747a9749">&#9670;&nbsp;</a></span>start_of_simulation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void sc_core::sc_port_base::start_of_simulation </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; FW_IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; bw_interface_type &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; tlm::tlm_master_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; tlm::tlm_transport_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; tlm_nonblocking_get_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_core::sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; tlm_nonblocking_peek_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; tlm::tlm_slave_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_core::sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; bool &gt; &gt;</a>, and <a class="el" href="classsc__core_1_1sc__port__b.html#a50883d5f4729e6af37dc935cbdae90e7">sc_core::sc_port_b&lt; tlm_nonblocking_put_if&lt; T &gt; &gt;</a>.</p>

</div>
</div>
<a id="ad48a2a91e5064dc5d5b733e7641db561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad48a2a91e5064dc5d5b733e7641db561">&#9670;&nbsp;</a></span>vbind() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual int sc_core::sc_port_base::vbind </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classsc__core_1_1sc__interface.html">sc_interface</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#adb6ba0f564cea419bc3ce71f89449cdc">sc_core::sc_inout&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#a52f4f8861b78d0a8efe2a71a3683c1f8">sc_core::sc_inout&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#ad7900af4477f720ef232f1f5ac47c924">sc_core::sc_inout&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#a8cc920cab9df5ce173220dbb650babd6">sc_core::sc_inout&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#a2817334f584c2d46c73fc1e22cc7aa58">sc_core::sc_in&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#a932166bf96d1a722f748e513c1473ea3">sc_core::sc_in&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#a0bae916e27e8ea6d48a4c6d2b73a4110">sc_core::sc_in&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#ac467518431ba7dbca0965c41176e16f6">sc_core::sc_in&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; FW_IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; bw_interface_type &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; tlm::tlm_master_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; tlm::tlm_transport_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; tlm_nonblocking_get_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_core::sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; tlm_nonblocking_peek_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; tlm::tlm_slave_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_core::sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; bool &gt; &gt;</a>, and <a class="el" href="classsc__core_1_1sc__port__b.html#ab102990f6e61b59448336ae157802d4f">sc_core::sc_port_b&lt; tlm_nonblocking_put_if&lt; T &gt; &gt;</a>.</p>

</div>
</div>
<a id="a5c3b274e098183ded49dddee80a60faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c3b274e098183ded49dddee80a60faa">&#9670;&nbsp;</a></span>vbind() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual int sc_core::sc_port_base::vbind </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classsc__core_1_1sc__port__base.html">sc_port_base</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#a6882081771a2cfcbf9b367e8536126c3">sc_core::sc_inout&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#ae2e16d8b2f551dd874013ad8fcc4ad41">sc_core::sc_inout&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#afb5ed35a104e182efa462dee0db97e8d">sc_core::sc_inout&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#aec64290a0491979f027f278d9426b6a4">sc_core::sc_inout&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#a8caf0db6cfef38d9ec5b4b1dd0437ac6">sc_core::sc_in&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#a12ecf20f57cbb8148c665dc382c83ce6">sc_core::sc_in&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#ae4bfd27a48502d2354fad7760d50bd32">sc_core::sc_in&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#aa088792f75ee9ab0754f8ad0c8afee7b">sc_core::sc_in&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; FW_IF &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; bw_interface_type &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; tlm::tlm_master_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_int&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; tlm::tlm_transport_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; tlm_nonblocking_get_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_core::sc_fifo_out_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; tlm_nonblocking_peek_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; tlm::tlm_slave_if&lt; REQ, RSP &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; sc_dt::sc_lv&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_signal_in_if&lt; bool &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_core::sc_fifo_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_uint&lt; W &gt; &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_core::sc_signal_in_if&lt; T &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_signal_in_if&lt; sc_dt::sc_logic &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; sc_core::sc_signal_inout_if&lt; bool &gt; &gt;</a>, and <a class="el" href="classsc__core_1_1sc__port__b.html#a98c57be36f70fa1a5d061de161630074">sc_core::sc_port_b&lt; tlm_nonblocking_put_if&lt; T &gt; &gt;</a>.</p>

</div>
</div>
<a id="adcdb7130435d49cc33393995039345ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcdb7130435d49cc33393995039345ad">&#9670;&nbsp;</a></span>warn_port_constructor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sc_core::sc_port_base::warn_port_constructor </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sc__port_8cc_source.html#l00087">87</a> of file <a class="el" href="sc__port_8cc_source.html">sc_port.cc</a>.</p>

<p class="reference">References <a class="el" href="utils_2messages_8cc_source.html#l00050">sc_core::SC_ID_IEEE_1666_DEPRECATION_</a>, and <a class="el" href="sc__report__handler_8hh_source.html#l00121">SC_REPORT_INFO</a>.</p>

</div>
</div>
<h2 class="groupheader">Friends And Related Function Documentation</h2>
<a id="aaa9cd3f309cb86b525088839bd4ec16d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa9cd3f309cb86b525088839bd4ec16d">&#9670;&nbsp;</a></span>::sc_gem5::Kernel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class ::<a class="el" href="classsc__gem5_1_1Kernel.html">sc_gem5::Kernel</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sc__port_8hh_source.html#l00109">109</a> of file <a class="el" href="sc__port_8hh_source.html">sc_port.hh</a>.</p>

</div>
</div>
<a id="a7e3ac81be86ed7c1294681ad9c516fcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e3ac81be86ed7c1294681ad9c516fcf">&#9670;&nbsp;</a></span>::sc_gem5::Module</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class ::<a class="el" href="classsc__gem5_1_1Module.html">sc_gem5::Module</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sc__port_8hh_source.html#l00094">94</a> of file <a class="el" href="sc__port_8hh_source.html">sc_port.hh</a>.</p>

</div>
</div>
<a id="a2d6eb95cc60e9e954e3150ec7e490865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6eb95cc60e9e954e3150ec7e490865">&#9670;&nbsp;</a></span>::sc_gem5::Port</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class ::<a class="el" href="classsc__gem5_1_1Port.html">sc_gem5::Port</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sc__port_8hh_source.html#l00108">108</a> of file <a class="el" href="sc__port_8hh_source.html">sc_port.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a9b44bcbe8f67a0c8b057c8b98fa26643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b44bcbe8f67a0c8b057c8b98fa26643">&#9670;&nbsp;</a></span>_gem5Port</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">::<a class="el" href="classsc__gem5_1_1Port.html">sc_gem5::Port</a>* sc_core::sc_port_base::_gem5Port</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sc__port_8hh_source.html#l00114">114</a> of file <a class="el" href="sc__port_8hh_source.html">sc_port.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="systemc_2core_2port_8hh_source.html#l00075">sc_gem5::Port::addInterfaces()</a>, <a class="el" href="sc__port_8cc_source.html#l00111">bind()</a>, <a class="el" href="sc__port_8cc_source.html#l00108">maxSize()</a>, <a class="el" href="sc__port_8cc_source.html#l00061">sc_port_base()</a>, <a class="el" href="sc__port_8cc_source.html#l00109">size()</a>, and <a class="el" href="sc__port_8cc_source.html#l00081">~sc_port_base()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>systemc/ext/core/<a class="el" href="sc__port_8hh_source.html">sc_port.hh</a></li>
<li>systemc/core/<a class="el" href="sc__port_8cc_source.html">sc_port.cc</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:27 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
