#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5564569dc4d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x556456a0c800 .scope module, "register_testbench" "register_testbench" 3 1;
 .timescale 0 0;
v0x556456a23aa0_0 .net "Read_data_1", 31 0, L_0x556456a24600;  1 drivers
v0x556456a23b90_0 .net "Read_data_2", 31 0, L_0x556456a24970;  1 drivers
v0x556456a23c60_0 .var "Read_register_1", 4 0;
v0x556456a23d60_0 .var "Read_register_2", 4 0;
v0x556456a23e30_0 .var "Read_register_3", 4 0;
v0x556456a23f20_0 .net "RegDst", 0 0, v0x556456a237d0_0;  1 drivers
v0x556456a23fc0_0 .net "RegWrite", 0 0, v0x556456a238b0_0;  1 drivers
v0x556456a240b0_0 .var "Write_data", 31 0;
v0x556456a24150_0 .var "Write_register", 4 0;
v0x556456a24220_0 .var "clk", 0 0;
v0x556456a242f0_0 .var "opcode", 5 0;
S_0x556456a0c990 .scope module, "Reg_file" "Reg_file" 3 24, 4 3 0, S_0x556456a0c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "Write_register";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /INPUT 5 "Read_register_1";
    .port_info 5 /OUTPUT 32 "Read_data_1";
    .port_info 6 /INPUT 5 "Read_register_2";
    .port_info 7 /OUTPUT 32 "Read_data_2";
L_0x556456a24600 .functor BUFZ 32, L_0x556456a243c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556456a24970 .functor BUFZ 32, L_0x556456a24710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556456a06ca0_0 .net "Read_data_1", 31 0, L_0x556456a24600;  alias, 1 drivers
v0x556456a227a0_0 .net "Read_data_2", 31 0, L_0x556456a24970;  alias, 1 drivers
v0x556456a22880_0 .net "Read_register_1", 4 0, v0x556456a23c60_0;  1 drivers
v0x556456a22940_0 .net "Read_register_2", 4 0, v0x556456a23d60_0;  1 drivers
v0x556456a22a20_0 .net "RegWrite", 0 0, v0x556456a238b0_0;  alias, 1 drivers
v0x556456a22b30_0 .net "Write_data", 31 0, v0x556456a240b0_0;  1 drivers
v0x556456a22c10_0 .net "Write_register", 4 0, v0x556456a24150_0;  1 drivers
v0x556456a22cf0_0 .net *"_ivl_0", 31 0, L_0x556456a243c0;  1 drivers
v0x556456a22dd0_0 .net *"_ivl_10", 6 0, L_0x556456a247b0;  1 drivers
L_0x7f243b732060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556456a22eb0_0 .net *"_ivl_13", 1 0, L_0x7f243b732060;  1 drivers
v0x556456a22f90_0 .net *"_ivl_2", 6 0, L_0x556456a244c0;  1 drivers
L_0x7f243b732018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556456a23070_0 .net *"_ivl_5", 1 0, L_0x7f243b732018;  1 drivers
v0x556456a23150_0 .net *"_ivl_8", 31 0, L_0x556456a24710;  1 drivers
v0x556456a23230_0 .net "clk", 0 0, v0x556456a24220_0;  1 drivers
v0x556456a232f0_0 .var/i "i", 31 0;
v0x556456a233d0 .array "reg_array", 0 31, 31 0;
E_0x5564569ddf10 .event posedge, v0x556456a23230_0;
L_0x556456a243c0 .array/port v0x556456a233d0, L_0x556456a244c0;
L_0x556456a244c0 .concat [ 5 2 0 0], v0x556456a23c60_0, L_0x7f243b732018;
L_0x556456a24710 .array/port v0x556456a233d0, L_0x556456a247b0;
L_0x556456a247b0 .concat [ 5 2 0 0], v0x556456a23d60_0, L_0x7f243b732060;
S_0x556456a23590 .scope module, "control" "control" 3 18, 5 1 0, S_0x556456a0c800;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "RegWrite";
v0x556456a237d0_0 .var "RegDst", 0 0;
v0x556456a238b0_0 .var "RegWrite", 0 0;
v0x556456a23970_0 .net "opcode", 5 0, v0x556456a242f0_0;  1 drivers
E_0x556456a04ef0 .event anyedge, v0x556456a23970_0;
    .scope S_0x556456a23590;
T_0 ;
Ewait_0 .event/or E_0x556456a04ef0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x556456a23970_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556456a237d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556456a238b0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556456a23970_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556456a237d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556456a238b0_0, 0, 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x556456a0c990;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556456a232f0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x556456a232f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556456a232f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556456a233d0, 0, 4;
    %load/vec4 v0x556456a232f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556456a232f0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x556456a0c990;
T_2 ;
    %wait E_0x5564569ddf10;
    %load/vec4 v0x556456a22a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x556456a22b30_0;
    %load/vec4 v0x556456a22c10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556456a233d0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556456a0c800;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556456a24220_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556456a24220_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556456a24220_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x556456a242f0_0, 0, 6;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x556456a240b0_0, 0, 32;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x556456a23c60_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x556456a23d60_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x556456a23e30_0, 0, 5;
    %load/vec4 v0x556456a23f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x556456a23e30_0;
    %store/vec4 v0x556456a24150_0, 0, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556456a23d60_0;
    %store/vec4 v0x556456a24150_0, 0, 5;
T_3.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556456a24220_0, 0, 1;
    %vpi_call/w 3 57 "$display", "%d", v0x556456a23f20_0, v0x556456a23fc0_0, v0x556456a24150_0, v0x556456a23b90_0, v0x556456a240b0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "register_testbench.v";
    "register.v";
    "control.v";
