
Node_Integration.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004ae8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000112  00800060  00004ae8  00004b7c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000064  00800172  00800172  00004c8e  2**0
                  ALLOC
  3 .stab         00004b60  00000000  00000000  00004c90  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000227f  00000000  00000000  000097f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  0000ba6f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000214  00000000  00000000  0000bc2f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002612  00000000  00000000  0000be43  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014ce  00000000  00000000  0000e455  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000130b  00000000  00000000  0000f923  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001e0  00000000  00000000  00010c30  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000307  00000000  00000000  00010e10  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a1a  00000000  00000000  00011117  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00011b31  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 a4 09 	jmp	0x1348	; 0x1348 <__vector_4>
      14:	0c 94 71 09 	jmp	0x12e2	; 0x12e2 <__vector_5>
      18:	0c 94 97 0b 	jmp	0x172e	; 0x172e <__vector_6>
      1c:	0c 94 3e 09 	jmp	0x127c	; 0x127c <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 0b 09 	jmp	0x1216	; 0x1216 <__vector_9>
      28:	0c 94 d8 08 	jmp	0x11b0	; 0x11b0 <__vector_10>
      2c:	0c 94 a5 08 	jmp	0x114a	; 0x114a <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 ee       	ldi	r30, 0xE8	; 232
      68:	fa e4       	ldi	r31, 0x4A	; 74
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 37       	cpi	r26, 0x72	; 114
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a2 e7       	ldi	r26, 0x72	; 114
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a6 3d       	cpi	r26, 0xD6	; 214
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 7f 12 	call	0x24fe	; 0x24fe <main>
      8a:	0c 94 72 25 	jmp	0x4ae4	; 0x4ae4 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 3b 25 	jmp	0x4a76	; 0x4a76 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 57 25 	jmp	0x4aae	; 0x4aae <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 47 25 	jmp	0x4a8e	; 0x4a8e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 63 25 	jmp	0x4ac6	; 0x4ac6 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 47 25 	jmp	0x4a8e	; 0x4a8e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 63 25 	jmp	0x4ac6	; 0x4ac6 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 3b 25 	jmp	0x4a76	; 0x4a76 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 57 25 	jmp	0x4aae	; 0x4aae <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 43 25 	jmp	0x4a86	; 0x4a86 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 5f 25 	jmp	0x4abe	; 0x4abe <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 47 25 	jmp	0x4a8e	; 0x4a8e <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 63 25 	jmp	0x4ac6	; 0x4ac6 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 47 25 	jmp	0x4a8e	; 0x4a8e <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 63 25 	jmp	0x4ac6	; 0x4ac6 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 47 25 	jmp	0x4a8e	; 0x4a8e <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 63 25 	jmp	0x4ac6	; 0x4ac6 <__epilogue_restores__+0x18>

000008aa <__floatsisf>:
     8aa:	a8 e0       	ldi	r26, 0x08	; 8
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 44 25 	jmp	0x4a88	; 0x4a88 <__prologue_saves__+0x12>
     8b6:	9b 01       	movw	r18, r22
     8b8:	ac 01       	movw	r20, r24
     8ba:	83 e0       	ldi	r24, 0x03	; 3
     8bc:	89 83       	std	Y+1, r24	; 0x01
     8be:	da 01       	movw	r26, r20
     8c0:	c9 01       	movw	r24, r18
     8c2:	88 27       	eor	r24, r24
     8c4:	b7 fd       	sbrc	r27, 7
     8c6:	83 95       	inc	r24
     8c8:	99 27       	eor	r25, r25
     8ca:	aa 27       	eor	r26, r26
     8cc:	bb 27       	eor	r27, r27
     8ce:	b8 2e       	mov	r11, r24
     8d0:	21 15       	cp	r18, r1
     8d2:	31 05       	cpc	r19, r1
     8d4:	41 05       	cpc	r20, r1
     8d6:	51 05       	cpc	r21, r1
     8d8:	19 f4       	brne	.+6      	; 0x8e0 <__floatsisf+0x36>
     8da:	82 e0       	ldi	r24, 0x02	; 2
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	3a c0       	rjmp	.+116    	; 0x954 <__floatsisf+0xaa>
     8e0:	88 23       	and	r24, r24
     8e2:	a9 f0       	breq	.+42     	; 0x90e <__floatsisf+0x64>
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	38 07       	cpc	r19, r24
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	48 07       	cpc	r20, r24
     8ee:	80 e8       	ldi	r24, 0x80	; 128
     8f0:	58 07       	cpc	r21, r24
     8f2:	29 f4       	brne	.+10     	; 0x8fe <__floatsisf+0x54>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	9f ec       	ldi	r25, 0xCF	; 207
     8fc:	30 c0       	rjmp	.+96     	; 0x95e <__floatsisf+0xb4>
     8fe:	ee 24       	eor	r14, r14
     900:	ff 24       	eor	r15, r15
     902:	87 01       	movw	r16, r14
     904:	e2 1a       	sub	r14, r18
     906:	f3 0a       	sbc	r15, r19
     908:	04 0b       	sbc	r16, r20
     90a:	15 0b       	sbc	r17, r21
     90c:	02 c0       	rjmp	.+4      	; 0x912 <__floatsisf+0x68>
     90e:	79 01       	movw	r14, r18
     910:	8a 01       	movw	r16, r20
     912:	8e e1       	ldi	r24, 0x1E	; 30
     914:	c8 2e       	mov	r12, r24
     916:	d1 2c       	mov	r13, r1
     918:	dc 82       	std	Y+4, r13	; 0x04
     91a:	cb 82       	std	Y+3, r12	; 0x03
     91c:	ed 82       	std	Y+5, r14	; 0x05
     91e:	fe 82       	std	Y+6, r15	; 0x06
     920:	0f 83       	std	Y+7, r16	; 0x07
     922:	18 87       	std	Y+8, r17	; 0x08
     924:	c8 01       	movw	r24, r16
     926:	b7 01       	movw	r22, r14
     928:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     92c:	01 97       	sbiw	r24, 0x01	; 1
     92e:	18 16       	cp	r1, r24
     930:	19 06       	cpc	r1, r25
     932:	84 f4       	brge	.+32     	; 0x954 <__floatsisf+0xaa>
     934:	08 2e       	mov	r0, r24
     936:	04 c0       	rjmp	.+8      	; 0x940 <__floatsisf+0x96>
     938:	ee 0c       	add	r14, r14
     93a:	ff 1c       	adc	r15, r15
     93c:	00 1f       	adc	r16, r16
     93e:	11 1f       	adc	r17, r17
     940:	0a 94       	dec	r0
     942:	d2 f7       	brpl	.-12     	; 0x938 <__floatsisf+0x8e>
     944:	ed 82       	std	Y+5, r14	; 0x05
     946:	fe 82       	std	Y+6, r15	; 0x06
     948:	0f 83       	std	Y+7, r16	; 0x07
     94a:	18 87       	std	Y+8, r17	; 0x08
     94c:	c8 1a       	sub	r12, r24
     94e:	d9 0a       	sbc	r13, r25
     950:	dc 82       	std	Y+4, r13	; 0x04
     952:	cb 82       	std	Y+3, r12	; 0x03
     954:	ba 82       	std	Y+2, r11	; 0x02
     956:	ce 01       	movw	r24, r28
     958:	01 96       	adiw	r24, 0x01	; 1
     95a:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     95e:	28 96       	adiw	r28, 0x08	; 8
     960:	e9 e0       	ldi	r30, 0x09	; 9
     962:	0c 94 60 25 	jmp	0x4ac0	; 0x4ac0 <__epilogue_restores__+0x12>

00000966 <__fixsfsi>:
     966:	ac e0       	ldi	r26, 0x0C	; 12
     968:	b0 e0       	ldi	r27, 0x00	; 0
     96a:	e9 eb       	ldi	r30, 0xB9	; 185
     96c:	f4 e0       	ldi	r31, 0x04	; 4
     96e:	0c 94 4b 25 	jmp	0x4a96	; 0x4a96 <__prologue_saves__+0x20>
     972:	69 83       	std	Y+1, r22	; 0x01
     974:	7a 83       	std	Y+2, r23	; 0x02
     976:	8b 83       	std	Y+3, r24	; 0x03
     978:	9c 83       	std	Y+4, r25	; 0x04
     97a:	ce 01       	movw	r24, r28
     97c:	01 96       	adiw	r24, 0x01	; 1
     97e:	be 01       	movw	r22, r28
     980:	6b 5f       	subi	r22, 0xFB	; 251
     982:	7f 4f       	sbci	r23, 0xFF	; 255
     984:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     988:	8d 81       	ldd	r24, Y+5	; 0x05
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	61 f1       	breq	.+88     	; 0x9e6 <__fixsfsi+0x80>
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	50 f1       	brcs	.+84     	; 0x9e6 <__fixsfsi+0x80>
     992:	84 30       	cpi	r24, 0x04	; 4
     994:	21 f4       	brne	.+8      	; 0x99e <__fixsfsi+0x38>
     996:	8e 81       	ldd	r24, Y+6	; 0x06
     998:	88 23       	and	r24, r24
     99a:	51 f1       	breq	.+84     	; 0x9f0 <__fixsfsi+0x8a>
     99c:	2e c0       	rjmp	.+92     	; 0x9fa <__fixsfsi+0x94>
     99e:	2f 81       	ldd	r18, Y+7	; 0x07
     9a0:	38 85       	ldd	r19, Y+8	; 0x08
     9a2:	37 fd       	sbrc	r19, 7
     9a4:	20 c0       	rjmp	.+64     	; 0x9e6 <__fixsfsi+0x80>
     9a6:	6e 81       	ldd	r22, Y+6	; 0x06
     9a8:	2f 31       	cpi	r18, 0x1F	; 31
     9aa:	31 05       	cpc	r19, r1
     9ac:	1c f0       	brlt	.+6      	; 0x9b4 <__fixsfsi+0x4e>
     9ae:	66 23       	and	r22, r22
     9b0:	f9 f0       	breq	.+62     	; 0x9f0 <__fixsfsi+0x8a>
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <__fixsfsi+0x94>
     9b4:	8e e1       	ldi	r24, 0x1E	; 30
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	82 1b       	sub	r24, r18
     9ba:	93 0b       	sbc	r25, r19
     9bc:	29 85       	ldd	r18, Y+9	; 0x09
     9be:	3a 85       	ldd	r19, Y+10	; 0x0a
     9c0:	4b 85       	ldd	r20, Y+11	; 0x0b
     9c2:	5c 85       	ldd	r21, Y+12	; 0x0c
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__fixsfsi+0x68>
     9c6:	56 95       	lsr	r21
     9c8:	47 95       	ror	r20
     9ca:	37 95       	ror	r19
     9cc:	27 95       	ror	r18
     9ce:	8a 95       	dec	r24
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__fixsfsi+0x60>
     9d2:	66 23       	and	r22, r22
     9d4:	b1 f0       	breq	.+44     	; 0xa02 <__fixsfsi+0x9c>
     9d6:	50 95       	com	r21
     9d8:	40 95       	com	r20
     9da:	30 95       	com	r19
     9dc:	21 95       	neg	r18
     9de:	3f 4f       	sbci	r19, 0xFF	; 255
     9e0:	4f 4f       	sbci	r20, 0xFF	; 255
     9e2:	5f 4f       	sbci	r21, 0xFF	; 255
     9e4:	0e c0       	rjmp	.+28     	; 0xa02 <__fixsfsi+0x9c>
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	40 e0       	ldi	r20, 0x00	; 0
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	09 c0       	rjmp	.+18     	; 0xa02 <__fixsfsi+0x9c>
     9f0:	2f ef       	ldi	r18, 0xFF	; 255
     9f2:	3f ef       	ldi	r19, 0xFF	; 255
     9f4:	4f ef       	ldi	r20, 0xFF	; 255
     9f6:	5f e7       	ldi	r21, 0x7F	; 127
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__fixsfsi+0x9c>
     9fa:	20 e0       	ldi	r18, 0x00	; 0
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	40 e0       	ldi	r20, 0x00	; 0
     a00:	50 e8       	ldi	r21, 0x80	; 128
     a02:	b9 01       	movw	r22, r18
     a04:	ca 01       	movw	r24, r20
     a06:	2c 96       	adiw	r28, 0x0c	; 12
     a08:	e2 e0       	ldi	r30, 0x02	; 2
     a0a:	0c 94 67 25 	jmp	0x4ace	; 0x4ace <__epilogue_restores__+0x20>

00000a0e <__floatunsisf>:
     a0e:	a8 e0       	ldi	r26, 0x08	; 8
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	ed e0       	ldi	r30, 0x0D	; 13
     a14:	f5 e0       	ldi	r31, 0x05	; 5
     a16:	0c 94 43 25 	jmp	0x4a86	; 0x4a86 <__prologue_saves__+0x10>
     a1a:	7b 01       	movw	r14, r22
     a1c:	8c 01       	movw	r16, r24
     a1e:	61 15       	cp	r22, r1
     a20:	71 05       	cpc	r23, r1
     a22:	81 05       	cpc	r24, r1
     a24:	91 05       	cpc	r25, r1
     a26:	19 f4       	brne	.+6      	; 0xa2e <__floatunsisf+0x20>
     a28:	82 e0       	ldi	r24, 0x02	; 2
     a2a:	89 83       	std	Y+1, r24	; 0x01
     a2c:	60 c0       	rjmp	.+192    	; 0xaee <__floatunsisf+0xe0>
     a2e:	83 e0       	ldi	r24, 0x03	; 3
     a30:	89 83       	std	Y+1, r24	; 0x01
     a32:	8e e1       	ldi	r24, 0x1E	; 30
     a34:	c8 2e       	mov	r12, r24
     a36:	d1 2c       	mov	r13, r1
     a38:	dc 82       	std	Y+4, r13	; 0x04
     a3a:	cb 82       	std	Y+3, r12	; 0x03
     a3c:	ed 82       	std	Y+5, r14	; 0x05
     a3e:	fe 82       	std	Y+6, r15	; 0x06
     a40:	0f 83       	std	Y+7, r16	; 0x07
     a42:	18 87       	std	Y+8, r17	; 0x08
     a44:	c8 01       	movw	r24, r16
     a46:	b7 01       	movw	r22, r14
     a48:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     a4c:	fc 01       	movw	r30, r24
     a4e:	31 97       	sbiw	r30, 0x01	; 1
     a50:	f7 ff       	sbrs	r31, 7
     a52:	3b c0       	rjmp	.+118    	; 0xaca <__floatunsisf+0xbc>
     a54:	22 27       	eor	r18, r18
     a56:	33 27       	eor	r19, r19
     a58:	2e 1b       	sub	r18, r30
     a5a:	3f 0b       	sbc	r19, r31
     a5c:	57 01       	movw	r10, r14
     a5e:	68 01       	movw	r12, r16
     a60:	02 2e       	mov	r0, r18
     a62:	04 c0       	rjmp	.+8      	; 0xa6c <__floatunsisf+0x5e>
     a64:	d6 94       	lsr	r13
     a66:	c7 94       	ror	r12
     a68:	b7 94       	ror	r11
     a6a:	a7 94       	ror	r10
     a6c:	0a 94       	dec	r0
     a6e:	d2 f7       	brpl	.-12     	; 0xa64 <__floatunsisf+0x56>
     a70:	40 e0       	ldi	r20, 0x00	; 0
     a72:	50 e0       	ldi	r21, 0x00	; 0
     a74:	60 e0       	ldi	r22, 0x00	; 0
     a76:	70 e0       	ldi	r23, 0x00	; 0
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	a0 e0       	ldi	r26, 0x00	; 0
     a7e:	b0 e0       	ldi	r27, 0x00	; 0
     a80:	04 c0       	rjmp	.+8      	; 0xa8a <__floatunsisf+0x7c>
     a82:	88 0f       	add	r24, r24
     a84:	99 1f       	adc	r25, r25
     a86:	aa 1f       	adc	r26, r26
     a88:	bb 1f       	adc	r27, r27
     a8a:	2a 95       	dec	r18
     a8c:	d2 f7       	brpl	.-12     	; 0xa82 <__floatunsisf+0x74>
     a8e:	01 97       	sbiw	r24, 0x01	; 1
     a90:	a1 09       	sbc	r26, r1
     a92:	b1 09       	sbc	r27, r1
     a94:	8e 21       	and	r24, r14
     a96:	9f 21       	and	r25, r15
     a98:	a0 23       	and	r26, r16
     a9a:	b1 23       	and	r27, r17
     a9c:	00 97       	sbiw	r24, 0x00	; 0
     a9e:	a1 05       	cpc	r26, r1
     aa0:	b1 05       	cpc	r27, r1
     aa2:	21 f0       	breq	.+8      	; 0xaac <__floatunsisf+0x9e>
     aa4:	41 e0       	ldi	r20, 0x01	; 1
     aa6:	50 e0       	ldi	r21, 0x00	; 0
     aa8:	60 e0       	ldi	r22, 0x00	; 0
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	4a 29       	or	r20, r10
     aae:	5b 29       	or	r21, r11
     ab0:	6c 29       	or	r22, r12
     ab2:	7d 29       	or	r23, r13
     ab4:	4d 83       	std	Y+5, r20	; 0x05
     ab6:	5e 83       	std	Y+6, r21	; 0x06
     ab8:	6f 83       	std	Y+7, r22	; 0x07
     aba:	78 87       	std	Y+8, r23	; 0x08
     abc:	8e e1       	ldi	r24, 0x1E	; 30
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	8e 1b       	sub	r24, r30
     ac2:	9f 0b       	sbc	r25, r31
     ac4:	9c 83       	std	Y+4, r25	; 0x04
     ac6:	8b 83       	std	Y+3, r24	; 0x03
     ac8:	12 c0       	rjmp	.+36     	; 0xaee <__floatunsisf+0xe0>
     aca:	30 97       	sbiw	r30, 0x00	; 0
     acc:	81 f0       	breq	.+32     	; 0xaee <__floatunsisf+0xe0>
     ace:	0e 2e       	mov	r0, r30
     ad0:	04 c0       	rjmp	.+8      	; 0xada <__floatunsisf+0xcc>
     ad2:	ee 0c       	add	r14, r14
     ad4:	ff 1c       	adc	r15, r15
     ad6:	00 1f       	adc	r16, r16
     ad8:	11 1f       	adc	r17, r17
     ada:	0a 94       	dec	r0
     adc:	d2 f7       	brpl	.-12     	; 0xad2 <__floatunsisf+0xc4>
     ade:	ed 82       	std	Y+5, r14	; 0x05
     ae0:	fe 82       	std	Y+6, r15	; 0x06
     ae2:	0f 83       	std	Y+7, r16	; 0x07
     ae4:	18 87       	std	Y+8, r17	; 0x08
     ae6:	ce 1a       	sub	r12, r30
     ae8:	df 0a       	sbc	r13, r31
     aea:	dc 82       	std	Y+4, r13	; 0x04
     aec:	cb 82       	std	Y+3, r12	; 0x03
     aee:	1a 82       	std	Y+2, r1	; 0x02
     af0:	ce 01       	movw	r24, r28
     af2:	01 96       	adiw	r24, 0x01	; 1
     af4:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     af8:	28 96       	adiw	r28, 0x08	; 8
     afa:	ea e0       	ldi	r30, 0x0A	; 10
     afc:	0c 94 5f 25 	jmp	0x4abe	; 0x4abe <__epilogue_restores__+0x10>

00000b00 <__clzsi2>:
     b00:	ef 92       	push	r14
     b02:	ff 92       	push	r15
     b04:	0f 93       	push	r16
     b06:	1f 93       	push	r17
     b08:	7b 01       	movw	r14, r22
     b0a:	8c 01       	movw	r16, r24
     b0c:	80 e0       	ldi	r24, 0x00	; 0
     b0e:	e8 16       	cp	r14, r24
     b10:	80 e0       	ldi	r24, 0x00	; 0
     b12:	f8 06       	cpc	r15, r24
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	08 07       	cpc	r16, r24
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	18 07       	cpc	r17, r24
     b1c:	88 f4       	brcc	.+34     	; 0xb40 <__clzsi2+0x40>
     b1e:	8f ef       	ldi	r24, 0xFF	; 255
     b20:	e8 16       	cp	r14, r24
     b22:	f1 04       	cpc	r15, r1
     b24:	01 05       	cpc	r16, r1
     b26:	11 05       	cpc	r17, r1
     b28:	31 f0       	breq	.+12     	; 0xb36 <__clzsi2+0x36>
     b2a:	28 f0       	brcs	.+10     	; 0xb36 <__clzsi2+0x36>
     b2c:	88 e0       	ldi	r24, 0x08	; 8
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	a0 e0       	ldi	r26, 0x00	; 0
     b32:	b0 e0       	ldi	r27, 0x00	; 0
     b34:	17 c0       	rjmp	.+46     	; 0xb64 <__clzsi2+0x64>
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e0       	ldi	r26, 0x00	; 0
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	12 c0       	rjmp	.+36     	; 0xb64 <__clzsi2+0x64>
     b40:	80 e0       	ldi	r24, 0x00	; 0
     b42:	e8 16       	cp	r14, r24
     b44:	80 e0       	ldi	r24, 0x00	; 0
     b46:	f8 06       	cpc	r15, r24
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	08 07       	cpc	r16, r24
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	18 07       	cpc	r17, r24
     b50:	28 f0       	brcs	.+10     	; 0xb5c <__clzsi2+0x5c>
     b52:	88 e1       	ldi	r24, 0x18	; 24
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	a0 e0       	ldi	r26, 0x00	; 0
     b58:	b0 e0       	ldi	r27, 0x00	; 0
     b5a:	04 c0       	rjmp	.+8      	; 0xb64 <__clzsi2+0x64>
     b5c:	80 e1       	ldi	r24, 0x10	; 16
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	20 e2       	ldi	r18, 0x20	; 32
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	40 e0       	ldi	r20, 0x00	; 0
     b6a:	50 e0       	ldi	r21, 0x00	; 0
     b6c:	28 1b       	sub	r18, r24
     b6e:	39 0b       	sbc	r19, r25
     b70:	4a 0b       	sbc	r20, r26
     b72:	5b 0b       	sbc	r21, r27
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__clzsi2+0x7e>
     b76:	16 95       	lsr	r17
     b78:	07 95       	ror	r16
     b7a:	f7 94       	ror	r15
     b7c:	e7 94       	ror	r14
     b7e:	8a 95       	dec	r24
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__clzsi2+0x76>
     b82:	f7 01       	movw	r30, r14
     b84:	e8 59       	subi	r30, 0x98	; 152
     b86:	ff 4f       	sbci	r31, 0xFF	; 255
     b88:	80 81       	ld	r24, Z
     b8a:	28 1b       	sub	r18, r24
     b8c:	31 09       	sbc	r19, r1
     b8e:	41 09       	sbc	r20, r1
     b90:	51 09       	sbc	r21, r1
     b92:	c9 01       	movw	r24, r18
     b94:	1f 91       	pop	r17
     b96:	0f 91       	pop	r16
     b98:	ff 90       	pop	r15
     b9a:	ef 90       	pop	r14
     b9c:	08 95       	ret

00000b9e <__pack_f>:
     b9e:	df 92       	push	r13
     ba0:	ef 92       	push	r14
     ba2:	ff 92       	push	r15
     ba4:	0f 93       	push	r16
     ba6:	1f 93       	push	r17
     ba8:	fc 01       	movw	r30, r24
     baa:	e4 80       	ldd	r14, Z+4	; 0x04
     bac:	f5 80       	ldd	r15, Z+5	; 0x05
     bae:	06 81       	ldd	r16, Z+6	; 0x06
     bb0:	17 81       	ldd	r17, Z+7	; 0x07
     bb2:	d1 80       	ldd	r13, Z+1	; 0x01
     bb4:	80 81       	ld	r24, Z
     bb6:	82 30       	cpi	r24, 0x02	; 2
     bb8:	48 f4       	brcc	.+18     	; 0xbcc <__pack_f+0x2e>
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	a0 e1       	ldi	r26, 0x10	; 16
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e8 2a       	or	r14, r24
     bc4:	f9 2a       	or	r15, r25
     bc6:	0a 2b       	or	r16, r26
     bc8:	1b 2b       	or	r17, r27
     bca:	a5 c0       	rjmp	.+330    	; 0xd16 <__pack_f+0x178>
     bcc:	84 30       	cpi	r24, 0x04	; 4
     bce:	09 f4       	brne	.+2      	; 0xbd2 <__pack_f+0x34>
     bd0:	9f c0       	rjmp	.+318    	; 0xd10 <__pack_f+0x172>
     bd2:	82 30       	cpi	r24, 0x02	; 2
     bd4:	21 f4       	brne	.+8      	; 0xbde <__pack_f+0x40>
     bd6:	ee 24       	eor	r14, r14
     bd8:	ff 24       	eor	r15, r15
     bda:	87 01       	movw	r16, r14
     bdc:	05 c0       	rjmp	.+10     	; 0xbe8 <__pack_f+0x4a>
     bde:	e1 14       	cp	r14, r1
     be0:	f1 04       	cpc	r15, r1
     be2:	01 05       	cpc	r16, r1
     be4:	11 05       	cpc	r17, r1
     be6:	19 f4       	brne	.+6      	; 0xbee <__pack_f+0x50>
     be8:	e0 e0       	ldi	r30, 0x00	; 0
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	96 c0       	rjmp	.+300    	; 0xd1a <__pack_f+0x17c>
     bee:	62 81       	ldd	r22, Z+2	; 0x02
     bf0:	73 81       	ldd	r23, Z+3	; 0x03
     bf2:	9f ef       	ldi	r25, 0xFF	; 255
     bf4:	62 38       	cpi	r22, 0x82	; 130
     bf6:	79 07       	cpc	r23, r25
     bf8:	0c f0       	brlt	.+2      	; 0xbfc <__pack_f+0x5e>
     bfa:	5b c0       	rjmp	.+182    	; 0xcb2 <__pack_f+0x114>
     bfc:	22 e8       	ldi	r18, 0x82	; 130
     bfe:	3f ef       	ldi	r19, 0xFF	; 255
     c00:	26 1b       	sub	r18, r22
     c02:	37 0b       	sbc	r19, r23
     c04:	2a 31       	cpi	r18, 0x1A	; 26
     c06:	31 05       	cpc	r19, r1
     c08:	2c f0       	brlt	.+10     	; 0xc14 <__pack_f+0x76>
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	40 e0       	ldi	r20, 0x00	; 0
     c10:	50 e0       	ldi	r21, 0x00	; 0
     c12:	2a c0       	rjmp	.+84     	; 0xc68 <__pack_f+0xca>
     c14:	b8 01       	movw	r22, r16
     c16:	a7 01       	movw	r20, r14
     c18:	02 2e       	mov	r0, r18
     c1a:	04 c0       	rjmp	.+8      	; 0xc24 <__pack_f+0x86>
     c1c:	76 95       	lsr	r23
     c1e:	67 95       	ror	r22
     c20:	57 95       	ror	r21
     c22:	47 95       	ror	r20
     c24:	0a 94       	dec	r0
     c26:	d2 f7       	brpl	.-12     	; 0xc1c <__pack_f+0x7e>
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	a0 e0       	ldi	r26, 0x00	; 0
     c2e:	b0 e0       	ldi	r27, 0x00	; 0
     c30:	04 c0       	rjmp	.+8      	; 0xc3a <__pack_f+0x9c>
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	aa 1f       	adc	r26, r26
     c38:	bb 1f       	adc	r27, r27
     c3a:	2a 95       	dec	r18
     c3c:	d2 f7       	brpl	.-12     	; 0xc32 <__pack_f+0x94>
     c3e:	01 97       	sbiw	r24, 0x01	; 1
     c40:	a1 09       	sbc	r26, r1
     c42:	b1 09       	sbc	r27, r1
     c44:	8e 21       	and	r24, r14
     c46:	9f 21       	and	r25, r15
     c48:	a0 23       	and	r26, r16
     c4a:	b1 23       	and	r27, r17
     c4c:	00 97       	sbiw	r24, 0x00	; 0
     c4e:	a1 05       	cpc	r26, r1
     c50:	b1 05       	cpc	r27, r1
     c52:	21 f0       	breq	.+8      	; 0xc5c <__pack_f+0xbe>
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	a0 e0       	ldi	r26, 0x00	; 0
     c5a:	b0 e0       	ldi	r27, 0x00	; 0
     c5c:	9a 01       	movw	r18, r20
     c5e:	ab 01       	movw	r20, r22
     c60:	28 2b       	or	r18, r24
     c62:	39 2b       	or	r19, r25
     c64:	4a 2b       	or	r20, r26
     c66:	5b 2b       	or	r21, r27
     c68:	da 01       	movw	r26, r20
     c6a:	c9 01       	movw	r24, r18
     c6c:	8f 77       	andi	r24, 0x7F	; 127
     c6e:	90 70       	andi	r25, 0x00	; 0
     c70:	a0 70       	andi	r26, 0x00	; 0
     c72:	b0 70       	andi	r27, 0x00	; 0
     c74:	80 34       	cpi	r24, 0x40	; 64
     c76:	91 05       	cpc	r25, r1
     c78:	a1 05       	cpc	r26, r1
     c7a:	b1 05       	cpc	r27, r1
     c7c:	39 f4       	brne	.+14     	; 0xc8c <__pack_f+0xee>
     c7e:	27 ff       	sbrs	r18, 7
     c80:	09 c0       	rjmp	.+18     	; 0xc94 <__pack_f+0xf6>
     c82:	20 5c       	subi	r18, 0xC0	; 192
     c84:	3f 4f       	sbci	r19, 0xFF	; 255
     c86:	4f 4f       	sbci	r20, 0xFF	; 255
     c88:	5f 4f       	sbci	r21, 0xFF	; 255
     c8a:	04 c0       	rjmp	.+8      	; 0xc94 <__pack_f+0xf6>
     c8c:	21 5c       	subi	r18, 0xC1	; 193
     c8e:	3f 4f       	sbci	r19, 0xFF	; 255
     c90:	4f 4f       	sbci	r20, 0xFF	; 255
     c92:	5f 4f       	sbci	r21, 0xFF	; 255
     c94:	e0 e0       	ldi	r30, 0x00	; 0
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	20 30       	cpi	r18, 0x00	; 0
     c9a:	a0 e0       	ldi	r26, 0x00	; 0
     c9c:	3a 07       	cpc	r19, r26
     c9e:	a0 e0       	ldi	r26, 0x00	; 0
     ca0:	4a 07       	cpc	r20, r26
     ca2:	a0 e4       	ldi	r26, 0x40	; 64
     ca4:	5a 07       	cpc	r21, r26
     ca6:	10 f0       	brcs	.+4      	; 0xcac <__pack_f+0x10e>
     ca8:	e1 e0       	ldi	r30, 0x01	; 1
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	79 01       	movw	r14, r18
     cae:	8a 01       	movw	r16, r20
     cb0:	27 c0       	rjmp	.+78     	; 0xd00 <__pack_f+0x162>
     cb2:	60 38       	cpi	r22, 0x80	; 128
     cb4:	71 05       	cpc	r23, r1
     cb6:	64 f5       	brge	.+88     	; 0xd10 <__pack_f+0x172>
     cb8:	fb 01       	movw	r30, r22
     cba:	e1 58       	subi	r30, 0x81	; 129
     cbc:	ff 4f       	sbci	r31, 0xFF	; 255
     cbe:	d8 01       	movw	r26, r16
     cc0:	c7 01       	movw	r24, r14
     cc2:	8f 77       	andi	r24, 0x7F	; 127
     cc4:	90 70       	andi	r25, 0x00	; 0
     cc6:	a0 70       	andi	r26, 0x00	; 0
     cc8:	b0 70       	andi	r27, 0x00	; 0
     cca:	80 34       	cpi	r24, 0x40	; 64
     ccc:	91 05       	cpc	r25, r1
     cce:	a1 05       	cpc	r26, r1
     cd0:	b1 05       	cpc	r27, r1
     cd2:	39 f4       	brne	.+14     	; 0xce2 <__pack_f+0x144>
     cd4:	e7 fe       	sbrs	r14, 7
     cd6:	0d c0       	rjmp	.+26     	; 0xcf2 <__pack_f+0x154>
     cd8:	80 e4       	ldi	r24, 0x40	; 64
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	a0 e0       	ldi	r26, 0x00	; 0
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	04 c0       	rjmp	.+8      	; 0xcea <__pack_f+0x14c>
     ce2:	8f e3       	ldi	r24, 0x3F	; 63
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	a0 e0       	ldi	r26, 0x00	; 0
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	e8 0e       	add	r14, r24
     cec:	f9 1e       	adc	r15, r25
     cee:	0a 1f       	adc	r16, r26
     cf0:	1b 1f       	adc	r17, r27
     cf2:	17 ff       	sbrs	r17, 7
     cf4:	05 c0       	rjmp	.+10     	; 0xd00 <__pack_f+0x162>
     cf6:	16 95       	lsr	r17
     cf8:	07 95       	ror	r16
     cfa:	f7 94       	ror	r15
     cfc:	e7 94       	ror	r14
     cfe:	31 96       	adiw	r30, 0x01	; 1
     d00:	87 e0       	ldi	r24, 0x07	; 7
     d02:	16 95       	lsr	r17
     d04:	07 95       	ror	r16
     d06:	f7 94       	ror	r15
     d08:	e7 94       	ror	r14
     d0a:	8a 95       	dec	r24
     d0c:	d1 f7       	brne	.-12     	; 0xd02 <__pack_f+0x164>
     d0e:	05 c0       	rjmp	.+10     	; 0xd1a <__pack_f+0x17c>
     d10:	ee 24       	eor	r14, r14
     d12:	ff 24       	eor	r15, r15
     d14:	87 01       	movw	r16, r14
     d16:	ef ef       	ldi	r30, 0xFF	; 255
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	6e 2f       	mov	r22, r30
     d1c:	67 95       	ror	r22
     d1e:	66 27       	eor	r22, r22
     d20:	67 95       	ror	r22
     d22:	90 2f       	mov	r25, r16
     d24:	9f 77       	andi	r25, 0x7F	; 127
     d26:	d7 94       	ror	r13
     d28:	dd 24       	eor	r13, r13
     d2a:	d7 94       	ror	r13
     d2c:	8e 2f       	mov	r24, r30
     d2e:	86 95       	lsr	r24
     d30:	49 2f       	mov	r20, r25
     d32:	46 2b       	or	r20, r22
     d34:	58 2f       	mov	r21, r24
     d36:	5d 29       	or	r21, r13
     d38:	b7 01       	movw	r22, r14
     d3a:	ca 01       	movw	r24, r20
     d3c:	1f 91       	pop	r17
     d3e:	0f 91       	pop	r16
     d40:	ff 90       	pop	r15
     d42:	ef 90       	pop	r14
     d44:	df 90       	pop	r13
     d46:	08 95       	ret

00000d48 <__unpack_f>:
     d48:	fc 01       	movw	r30, r24
     d4a:	db 01       	movw	r26, r22
     d4c:	40 81       	ld	r20, Z
     d4e:	51 81       	ldd	r21, Z+1	; 0x01
     d50:	22 81       	ldd	r18, Z+2	; 0x02
     d52:	62 2f       	mov	r22, r18
     d54:	6f 77       	andi	r22, 0x7F	; 127
     d56:	70 e0       	ldi	r23, 0x00	; 0
     d58:	22 1f       	adc	r18, r18
     d5a:	22 27       	eor	r18, r18
     d5c:	22 1f       	adc	r18, r18
     d5e:	93 81       	ldd	r25, Z+3	; 0x03
     d60:	89 2f       	mov	r24, r25
     d62:	88 0f       	add	r24, r24
     d64:	82 2b       	or	r24, r18
     d66:	28 2f       	mov	r18, r24
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	99 1f       	adc	r25, r25
     d6c:	99 27       	eor	r25, r25
     d6e:	99 1f       	adc	r25, r25
     d70:	11 96       	adiw	r26, 0x01	; 1
     d72:	9c 93       	st	X, r25
     d74:	11 97       	sbiw	r26, 0x01	; 1
     d76:	21 15       	cp	r18, r1
     d78:	31 05       	cpc	r19, r1
     d7a:	a9 f5       	brne	.+106    	; 0xde6 <__unpack_f+0x9e>
     d7c:	41 15       	cp	r20, r1
     d7e:	51 05       	cpc	r21, r1
     d80:	61 05       	cpc	r22, r1
     d82:	71 05       	cpc	r23, r1
     d84:	11 f4       	brne	.+4      	; 0xd8a <__unpack_f+0x42>
     d86:	82 e0       	ldi	r24, 0x02	; 2
     d88:	37 c0       	rjmp	.+110    	; 0xdf8 <__unpack_f+0xb0>
     d8a:	82 e8       	ldi	r24, 0x82	; 130
     d8c:	9f ef       	ldi	r25, 0xFF	; 255
     d8e:	13 96       	adiw	r26, 0x03	; 3
     d90:	9c 93       	st	X, r25
     d92:	8e 93       	st	-X, r24
     d94:	12 97       	sbiw	r26, 0x02	; 2
     d96:	9a 01       	movw	r18, r20
     d98:	ab 01       	movw	r20, r22
     d9a:	67 e0       	ldi	r22, 0x07	; 7
     d9c:	22 0f       	add	r18, r18
     d9e:	33 1f       	adc	r19, r19
     da0:	44 1f       	adc	r20, r20
     da2:	55 1f       	adc	r21, r21
     da4:	6a 95       	dec	r22
     da6:	d1 f7       	brne	.-12     	; 0xd9c <__unpack_f+0x54>
     da8:	83 e0       	ldi	r24, 0x03	; 3
     daa:	8c 93       	st	X, r24
     dac:	0d c0       	rjmp	.+26     	; 0xdc8 <__unpack_f+0x80>
     dae:	22 0f       	add	r18, r18
     db0:	33 1f       	adc	r19, r19
     db2:	44 1f       	adc	r20, r20
     db4:	55 1f       	adc	r21, r21
     db6:	12 96       	adiw	r26, 0x02	; 2
     db8:	8d 91       	ld	r24, X+
     dba:	9c 91       	ld	r25, X
     dbc:	13 97       	sbiw	r26, 0x03	; 3
     dbe:	01 97       	sbiw	r24, 0x01	; 1
     dc0:	13 96       	adiw	r26, 0x03	; 3
     dc2:	9c 93       	st	X, r25
     dc4:	8e 93       	st	-X, r24
     dc6:	12 97       	sbiw	r26, 0x02	; 2
     dc8:	20 30       	cpi	r18, 0x00	; 0
     dca:	80 e0       	ldi	r24, 0x00	; 0
     dcc:	38 07       	cpc	r19, r24
     dce:	80 e0       	ldi	r24, 0x00	; 0
     dd0:	48 07       	cpc	r20, r24
     dd2:	80 e4       	ldi	r24, 0x40	; 64
     dd4:	58 07       	cpc	r21, r24
     dd6:	58 f3       	brcs	.-42     	; 0xdae <__unpack_f+0x66>
     dd8:	14 96       	adiw	r26, 0x04	; 4
     dda:	2d 93       	st	X+, r18
     ddc:	3d 93       	st	X+, r19
     dde:	4d 93       	st	X+, r20
     de0:	5c 93       	st	X, r21
     de2:	17 97       	sbiw	r26, 0x07	; 7
     de4:	08 95       	ret
     de6:	2f 3f       	cpi	r18, 0xFF	; 255
     de8:	31 05       	cpc	r19, r1
     dea:	79 f4       	brne	.+30     	; 0xe0a <__unpack_f+0xc2>
     dec:	41 15       	cp	r20, r1
     dee:	51 05       	cpc	r21, r1
     df0:	61 05       	cpc	r22, r1
     df2:	71 05       	cpc	r23, r1
     df4:	19 f4       	brne	.+6      	; 0xdfc <__unpack_f+0xb4>
     df6:	84 e0       	ldi	r24, 0x04	; 4
     df8:	8c 93       	st	X, r24
     dfa:	08 95       	ret
     dfc:	64 ff       	sbrs	r22, 4
     dfe:	03 c0       	rjmp	.+6      	; 0xe06 <__unpack_f+0xbe>
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	8c 93       	st	X, r24
     e04:	12 c0       	rjmp	.+36     	; 0xe2a <__unpack_f+0xe2>
     e06:	1c 92       	st	X, r1
     e08:	10 c0       	rjmp	.+32     	; 0xe2a <__unpack_f+0xe2>
     e0a:	2f 57       	subi	r18, 0x7F	; 127
     e0c:	30 40       	sbci	r19, 0x00	; 0
     e0e:	13 96       	adiw	r26, 0x03	; 3
     e10:	3c 93       	st	X, r19
     e12:	2e 93       	st	-X, r18
     e14:	12 97       	sbiw	r26, 0x02	; 2
     e16:	83 e0       	ldi	r24, 0x03	; 3
     e18:	8c 93       	st	X, r24
     e1a:	87 e0       	ldi	r24, 0x07	; 7
     e1c:	44 0f       	add	r20, r20
     e1e:	55 1f       	adc	r21, r21
     e20:	66 1f       	adc	r22, r22
     e22:	77 1f       	adc	r23, r23
     e24:	8a 95       	dec	r24
     e26:	d1 f7       	brne	.-12     	; 0xe1c <__unpack_f+0xd4>
     e28:	70 64       	ori	r23, 0x40	; 64
     e2a:	14 96       	adiw	r26, 0x04	; 4
     e2c:	4d 93       	st	X+, r20
     e2e:	5d 93       	st	X+, r21
     e30:	6d 93       	st	X+, r22
     e32:	7c 93       	st	X, r23
     e34:	17 97       	sbiw	r26, 0x07	; 7
     e36:	08 95       	ret

00000e38 <__fpcmp_parts_f>:
     e38:	1f 93       	push	r17
     e3a:	dc 01       	movw	r26, r24
     e3c:	fb 01       	movw	r30, r22
     e3e:	9c 91       	ld	r25, X
     e40:	92 30       	cpi	r25, 0x02	; 2
     e42:	08 f4       	brcc	.+2      	; 0xe46 <__fpcmp_parts_f+0xe>
     e44:	47 c0       	rjmp	.+142    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e46:	80 81       	ld	r24, Z
     e48:	82 30       	cpi	r24, 0x02	; 2
     e4a:	08 f4       	brcc	.+2      	; 0xe4e <__fpcmp_parts_f+0x16>
     e4c:	43 c0       	rjmp	.+134    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e4e:	94 30       	cpi	r25, 0x04	; 4
     e50:	51 f4       	brne	.+20     	; 0xe66 <__fpcmp_parts_f+0x2e>
     e52:	11 96       	adiw	r26, 0x01	; 1
     e54:	1c 91       	ld	r17, X
     e56:	84 30       	cpi	r24, 0x04	; 4
     e58:	99 f5       	brne	.+102    	; 0xec0 <__fpcmp_parts_f+0x88>
     e5a:	81 81       	ldd	r24, Z+1	; 0x01
     e5c:	68 2f       	mov	r22, r24
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	61 1b       	sub	r22, r17
     e62:	71 09       	sbc	r23, r1
     e64:	3f c0       	rjmp	.+126    	; 0xee4 <__fpcmp_parts_f+0xac>
     e66:	84 30       	cpi	r24, 0x04	; 4
     e68:	21 f0       	breq	.+8      	; 0xe72 <__fpcmp_parts_f+0x3a>
     e6a:	92 30       	cpi	r25, 0x02	; 2
     e6c:	31 f4       	brne	.+12     	; 0xe7a <__fpcmp_parts_f+0x42>
     e6e:	82 30       	cpi	r24, 0x02	; 2
     e70:	b9 f1       	breq	.+110    	; 0xee0 <__fpcmp_parts_f+0xa8>
     e72:	81 81       	ldd	r24, Z+1	; 0x01
     e74:	88 23       	and	r24, r24
     e76:	89 f1       	breq	.+98     	; 0xeda <__fpcmp_parts_f+0xa2>
     e78:	2d c0       	rjmp	.+90     	; 0xed4 <__fpcmp_parts_f+0x9c>
     e7a:	11 96       	adiw	r26, 0x01	; 1
     e7c:	1c 91       	ld	r17, X
     e7e:	11 97       	sbiw	r26, 0x01	; 1
     e80:	82 30       	cpi	r24, 0x02	; 2
     e82:	f1 f0       	breq	.+60     	; 0xec0 <__fpcmp_parts_f+0x88>
     e84:	81 81       	ldd	r24, Z+1	; 0x01
     e86:	18 17       	cp	r17, r24
     e88:	d9 f4       	brne	.+54     	; 0xec0 <__fpcmp_parts_f+0x88>
     e8a:	12 96       	adiw	r26, 0x02	; 2
     e8c:	2d 91       	ld	r18, X+
     e8e:	3c 91       	ld	r19, X
     e90:	13 97       	sbiw	r26, 0x03	; 3
     e92:	82 81       	ldd	r24, Z+2	; 0x02
     e94:	93 81       	ldd	r25, Z+3	; 0x03
     e96:	82 17       	cp	r24, r18
     e98:	93 07       	cpc	r25, r19
     e9a:	94 f0       	brlt	.+36     	; 0xec0 <__fpcmp_parts_f+0x88>
     e9c:	28 17       	cp	r18, r24
     e9e:	39 07       	cpc	r19, r25
     ea0:	bc f0       	brlt	.+46     	; 0xed0 <__fpcmp_parts_f+0x98>
     ea2:	14 96       	adiw	r26, 0x04	; 4
     ea4:	8d 91       	ld	r24, X+
     ea6:	9d 91       	ld	r25, X+
     ea8:	0d 90       	ld	r0, X+
     eaa:	bc 91       	ld	r27, X
     eac:	a0 2d       	mov	r26, r0
     eae:	24 81       	ldd	r18, Z+4	; 0x04
     eb0:	35 81       	ldd	r19, Z+5	; 0x05
     eb2:	46 81       	ldd	r20, Z+6	; 0x06
     eb4:	57 81       	ldd	r21, Z+7	; 0x07
     eb6:	28 17       	cp	r18, r24
     eb8:	39 07       	cpc	r19, r25
     eba:	4a 07       	cpc	r20, r26
     ebc:	5b 07       	cpc	r21, r27
     ebe:	18 f4       	brcc	.+6      	; 0xec6 <__fpcmp_parts_f+0x8e>
     ec0:	11 23       	and	r17, r17
     ec2:	41 f0       	breq	.+16     	; 0xed4 <__fpcmp_parts_f+0x9c>
     ec4:	0a c0       	rjmp	.+20     	; 0xeda <__fpcmp_parts_f+0xa2>
     ec6:	82 17       	cp	r24, r18
     ec8:	93 07       	cpc	r25, r19
     eca:	a4 07       	cpc	r26, r20
     ecc:	b5 07       	cpc	r27, r21
     ece:	40 f4       	brcc	.+16     	; 0xee0 <__fpcmp_parts_f+0xa8>
     ed0:	11 23       	and	r17, r17
     ed2:	19 f0       	breq	.+6      	; 0xeda <__fpcmp_parts_f+0xa2>
     ed4:	61 e0       	ldi	r22, 0x01	; 1
     ed6:	70 e0       	ldi	r23, 0x00	; 0
     ed8:	05 c0       	rjmp	.+10     	; 0xee4 <__fpcmp_parts_f+0xac>
     eda:	6f ef       	ldi	r22, 0xFF	; 255
     edc:	7f ef       	ldi	r23, 0xFF	; 255
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <__fpcmp_parts_f+0xac>
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	70 e0       	ldi	r23, 0x00	; 0
     ee4:	cb 01       	movw	r24, r22
     ee6:	1f 91       	pop	r17
     ee8:	08 95       	ret

00000eea <TWI_init>:
 * 																		*
 * [Args]							*
 * [Return]															*
 *======================================================================*/

void TWI_init(void) {
     eea:	df 93       	push	r29
     eec:	cf 93       	push	r28
     eee:	cd b7       	in	r28, 0x3d	; 61
     ef0:	de b7       	in	r29, 0x3e	; 62
	/* Bit Rate Configuration */
#if BIT_RATE >= MINIMUM_BIT_RATE
	TWBR = BIT_RATE;
     ef2:	e0 e2       	ldi	r30, 0x20	; 32
     ef4:	f0 e0       	ldi	r31, 0x00	; 0
     ef6:	88 e4       	ldi	r24, 0x48	; 72
     ef8:	80 83       	st	Z, r24
#else
#error "Invalid I2C bit rate configuration. Minimum bit rate allowed is 10."
#endif
	/* Prescaler Configuration */
#if PRESCALER_1 == PRESCALER
	CLEAR_BIT(TWSR, TWPS1);
     efa:	a1 e2       	ldi	r26, 0x21	; 33
     efc:	b0 e0       	ldi	r27, 0x00	; 0
     efe:	e1 e2       	ldi	r30, 0x21	; 33
     f00:	f0 e0       	ldi	r31, 0x00	; 0
     f02:	80 81       	ld	r24, Z
     f04:	8d 7f       	andi	r24, 0xFD	; 253
     f06:	8c 93       	st	X, r24
	CLEAR_BIT(TWSR, TWPS0);
     f08:	a1 e2       	ldi	r26, 0x21	; 33
     f0a:	b0 e0       	ldi	r27, 0x00	; 0
     f0c:	e1 e2       	ldi	r30, 0x21	; 33
     f0e:	f0 e0       	ldi	r31, 0x00	; 0
     f10:	80 81       	ld	r24, Z
     f12:	8e 7f       	andi	r24, 0xFE	; 254
     f14:	8c 93       	st	X, r24
#else
#error "Invalid I2C prescaler configuration"
#endif
	/* Slave Address Configuration */
#if SLAVE_ADDRESS >= MINIMUM_ADDRESS && SLAVE_ADDRESS <= MAXIMUM_ADDRESS
	TWAR = (SLAVE_ADDRESS << 1);
     f16:	e2 e2       	ldi	r30, 0x22	; 34
     f18:	f0 e0       	ldi	r31, 0x00	; 0
     f1a:	86 e0       	ldi	r24, 0x06	; 6
     f1c:	80 83       	st	Z, r24
#error "Invalid I2C slave address configuration (out of range)."
#endif
#if ENABLE_GENERAL_CALL == GENERAL_CALL
	SET_BIT(TWAR, TWGCE);
#elif DISABLE_GENERAL_CALL == GENERAL_CALL
	CLEAR_BIT(TWAR, TWGCE);
     f1e:	a2 e2       	ldi	r26, 0x22	; 34
     f20:	b0 e0       	ldi	r27, 0x00	; 0
     f22:	e2 e2       	ldi	r30, 0x22	; 34
     f24:	f0 e0       	ldi	r31, 0x00	; 0
     f26:	80 81       	ld	r24, Z
     f28:	8e 7f       	andi	r24, 0xFE	; 254
     f2a:	8c 93       	st	X, r24
#else
#error "Invalid general call configuration"
#endif
	/* Enable I2C Peripheral */
	SET_BIT(TWCR, TWEN);
     f2c:	a6 e5       	ldi	r26, 0x56	; 86
     f2e:	b0 e0       	ldi	r27, 0x00	; 0
     f30:	e6 e5       	ldi	r30, 0x56	; 86
     f32:	f0 e0       	ldi	r31, 0x00	; 0
     f34:	80 81       	ld	r24, Z
     f36:	84 60       	ori	r24, 0x04	; 4
     f38:	8c 93       	st	X, r24
}
     f3a:	cf 91       	pop	r28
     f3c:	df 91       	pop	r29
     f3e:	08 95       	ret

00000f40 <TWI_Start>:
 * 																		*
 * [Args]		uint8 slave_write_adress						*
 * [Return]															*
 *======================================================================*/

uint8 TWI_Start(uint8 slave_write_adress) {
     f40:	df 93       	push	r29
     f42:	cf 93       	push	r28
     f44:	00 d0       	rcall	.+0      	; 0xf46 <TWI_Start+0x6>
     f46:	0f 92       	push	r0
     f48:	cd b7       	in	r28, 0x3d	; 61
     f4a:	de b7       	in	r29, 0x3e	; 62
     f4c:	8a 83       	std	Y+2, r24	; 0x02
	/*
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
	TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
     f4e:	e6 e5       	ldi	r30, 0x56	; 86
     f50:	f0 e0       	ldi	r31, 0x00	; 0
     f52:	84 ea       	ldi	r24, 0xA4	; 164
     f54:	80 83       	st	Z, r24

	/* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
	while (BIT_IS_CLEAR(TWCR, TWINT))
     f56:	e6 e5       	ldi	r30, 0x56	; 86
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	80 81       	ld	r24, Z
     f5c:	88 23       	and	r24, r24
     f5e:	dc f7       	brge	.-10     	; 0xf56 <TWI_Start+0x16>
		;
	status = TWI_getStatus();
     f60:	0e 94 96 08 	call	0x112c	; 0x112c <TWI_getStatus>
     f64:	89 83       	std	Y+1, r24	; 0x01
	if (status != TWI_START) /* Check weather start condition transmitted successfully or not? */
     f66:	89 81       	ldd	r24, Y+1	; 0x01
     f68:	88 30       	cpi	r24, 0x08	; 8
     f6a:	11 f0       	breq	.+4      	; 0xf70 <TWI_Start+0x30>
		return 0;
     f6c:	1b 82       	std	Y+3, r1	; 0x03
     f6e:	1e c0       	rjmp	.+60     	; 0xfac <TWI_Start+0x6c>
	TWDR = slave_write_adress; /* If yes then write SLA+W in TWI data register */
     f70:	e3 e2       	ldi	r30, 0x23	; 35
     f72:	f0 e0       	ldi	r31, 0x00	; 0
     f74:	8a 81       	ldd	r24, Y+2	; 0x02
     f76:	80 83       	st	Z, r24
	TWCR = (1 << TWEN) | (1 << TWINT); /* Enable TWI and clear interrupt flag */
     f78:	e6 e5       	ldi	r30, 0x56	; 86
     f7a:	f0 e0       	ldi	r31, 0x00	; 0
     f7c:	84 e8       	ldi	r24, 0x84	; 132
     f7e:	80 83       	st	Z, r24
	while (BIT_IS_CLEAR(TWCR, TWINT))
     f80:	e6 e5       	ldi	r30, 0x56	; 86
     f82:	f0 e0       	ldi	r31, 0x00	; 0
     f84:	80 81       	ld	r24, Z
     f86:	88 23       	and	r24, r24
     f88:	dc f7       	brge	.-10     	; 0xf80 <TWI_Start+0x40>
		;
	status = TWI_getStatus();
     f8a:	0e 94 96 08 	call	0x112c	; 0x112c <TWI_getStatus>
     f8e:	89 83       	std	Y+1, r24	; 0x01
	if (status == TWI_MT_SLA_W_ACK) /* Check weather SLA+W transmitted & ack received or not? */
     f90:	89 81       	ldd	r24, Y+1	; 0x01
     f92:	88 31       	cpi	r24, 0x18	; 24
     f94:	19 f4       	brne	.+6      	; 0xf9c <TWI_Start+0x5c>
		return 1; /* If yes then return 1 to indicate ack received i.e. ready to accept data byte */
     f96:	81 e0       	ldi	r24, 0x01	; 1
     f98:	8b 83       	std	Y+3, r24	; 0x03
     f9a:	08 c0       	rjmp	.+16     	; 0xfac <TWI_Start+0x6c>
	if (status == TWI_MT_SLA_W_NACK) /* Check weather SLA+W transmitted & nack received or not? */
     f9c:	89 81       	ldd	r24, Y+1	; 0x01
     f9e:	80 32       	cpi	r24, 0x20	; 32
     fa0:	19 f4       	brne	.+6      	; 0xfa8 <TWI_Start+0x68>
		return 2; /* If yes then return 2 to indicate nack received i.e. device is busy */
     fa2:	82 e0       	ldi	r24, 0x02	; 2
     fa4:	8b 83       	std	Y+3, r24	; 0x03
     fa6:	02 c0       	rjmp	.+4      	; 0xfac <TWI_Start+0x6c>
	else
		return 3; /* Else return 3 to indicate SLA+W failed */
     fa8:	83 e0       	ldi	r24, 0x03	; 3
     faa:	8b 83       	std	Y+3, r24	; 0x03
     fac:	8b 81       	ldd	r24, Y+3	; 0x03
}
     fae:	0f 90       	pop	r0
     fb0:	0f 90       	pop	r0
     fb2:	0f 90       	pop	r0
     fb4:	cf 91       	pop	r28
     fb6:	df 91       	pop	r29
     fb8:	08 95       	ret

00000fba <TWI_Repeated_start>:
 * [Description]:	Function responsible for re-start the TWI communication.*
 * 																			*
 * [Args]		uint8 slave_write_adress									*
 * [Return]																	*
 *======================================================================*/
uint8 TWI_Repeated_start(uint8 slave_write_adress) {
     fba:	df 93       	push	r29
     fbc:	cf 93       	push	r28
     fbe:	00 d0       	rcall	.+0      	; 0xfc0 <TWI_Repeated_start+0x6>
     fc0:	0f 92       	push	r0
     fc2:	cd b7       	in	r28, 0x3d	; 61
     fc4:	de b7       	in	r29, 0x3e	; 62
     fc6:	8a 83       	std	Y+2, r24	; 0x02
	/*
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
	TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
     fc8:	e6 e5       	ldi	r30, 0x56	; 86
     fca:	f0 e0       	ldi	r31, 0x00	; 0
     fcc:	84 ea       	ldi	r24, 0xA4	; 164
     fce:	80 83       	st	Z, r24

	/* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
	while (BIT_IS_CLEAR(TWCR, TWINT))
     fd0:	e6 e5       	ldi	r30, 0x56	; 86
     fd2:	f0 e0       	ldi	r31, 0x00	; 0
     fd4:	80 81       	ld	r24, Z
     fd6:	88 23       	and	r24, r24
     fd8:	dc f7       	brge	.-10     	; 0xfd0 <TWI_Repeated_start+0x16>
		;
	status = TWI_getStatus();
     fda:	0e 94 96 08 	call	0x112c	; 0x112c <TWI_getStatus>
     fde:	89 83       	std	Y+1, r24	; 0x01
	if (status != TWI_REP_START) /* Check weather start condition transmitted successfully or not? */
     fe0:	89 81       	ldd	r24, Y+1	; 0x01
     fe2:	80 31       	cpi	r24, 0x10	; 16
     fe4:	11 f0       	breq	.+4      	; 0xfea <TWI_Repeated_start+0x30>
		return 0;
     fe6:	1b 82       	std	Y+3, r1	; 0x03
     fe8:	1e c0       	rjmp	.+60     	; 0x1026 <TWI_Repeated_start+0x6c>
	TWDR = slave_write_adress; /* If yes then write SLA+W in TWI data register */
     fea:	e3 e2       	ldi	r30, 0x23	; 35
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	8a 81       	ldd	r24, Y+2	; 0x02
     ff0:	80 83       	st	Z, r24
	TWCR = (1 << TWEN) | (1 << TWINT); /* Enable TWI and clear interrupt flag */
     ff2:	e6 e5       	ldi	r30, 0x56	; 86
     ff4:	f0 e0       	ldi	r31, 0x00	; 0
     ff6:	84 e8       	ldi	r24, 0x84	; 132
     ff8:	80 83       	st	Z, r24
	while (BIT_IS_CLEAR(TWCR, TWINT))
     ffa:	e6 e5       	ldi	r30, 0x56	; 86
     ffc:	f0 e0       	ldi	r31, 0x00	; 0
     ffe:	80 81       	ld	r24, Z
    1000:	88 23       	and	r24, r24
    1002:	dc f7       	brge	.-10     	; 0xffa <TWI_Repeated_start+0x40>
		;
	status = TWI_getStatus();
    1004:	0e 94 96 08 	call	0x112c	; 0x112c <TWI_getStatus>
    1008:	89 83       	std	Y+1, r24	; 0x01
	if (status == TWI_MT_SLA_R_ACK) /* Check weather SLA+W transmitted & ack received or not? */
    100a:	89 81       	ldd	r24, Y+1	; 0x01
    100c:	80 34       	cpi	r24, 0x40	; 64
    100e:	19 f4       	brne	.+6      	; 0x1016 <TWI_Repeated_start+0x5c>
		return 1; /* If yes then return 1 to indicate ack received i.e. ready to accept data byte */
    1010:	81 e0       	ldi	r24, 0x01	; 1
    1012:	8b 83       	std	Y+3, r24	; 0x03
    1014:	08 c0       	rjmp	.+16     	; 0x1026 <TWI_Repeated_start+0x6c>
	if (status == TWI_MT_SLA_W_NACK) /* Check weather SLA+W transmitted & nack received or not? */
    1016:	89 81       	ldd	r24, Y+1	; 0x01
    1018:	80 32       	cpi	r24, 0x20	; 32
    101a:	19 f4       	brne	.+6      	; 0x1022 <TWI_Repeated_start+0x68>
		return 2; /* If yes then return 2 to indicate nack received i.e. device is busy */
    101c:	82 e0       	ldi	r24, 0x02	; 2
    101e:	8b 83       	std	Y+3, r24	; 0x03
    1020:	02 c0       	rjmp	.+4      	; 0x1026 <TWI_Repeated_start+0x6c>
	else
		return 3; /* Else return 3 to indicate SLA+W failed */
    1022:	83 e0       	ldi	r24, 0x03	; 3
    1024:	8b 83       	std	Y+3, r24	; 0x03
    1026:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1028:	0f 90       	pop	r0
    102a:	0f 90       	pop	r0
    102c:	0f 90       	pop	r0
    102e:	cf 91       	pop	r28
    1030:	df 91       	pop	r29
    1032:	08 95       	ret

00001034 <TWI_Start_Wait>:
 * 																			*
 * [Args]		uint8 slave_write_adress									*
 * [Return]																	*
 *======================================================================*/
void TWI_Start_Wait(char slave_write_address) /* I2C start wait function */
{
    1034:	df 93       	push	r29
    1036:	cf 93       	push	r28
    1038:	00 d0       	rcall	.+0      	; 0x103a <TWI_Start_Wait+0x6>
    103a:	cd b7       	in	r28, 0x3d	; 61
    103c:	de b7       	in	r29, 0x3e	; 62
    103e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 status; /* Declare variable */
	while (1) {
		TWCR = (1 << TWSTA) | (1 << TWEN) | (1 << TWINT); /* Enable TWI, generate start condition and clear interrupt flag */
    1040:	e6 e5       	ldi	r30, 0x56	; 86
    1042:	f0 e0       	ldi	r31, 0x00	; 0
    1044:	84 ea       	ldi	r24, 0xA4	; 164
    1046:	80 83       	st	Z, r24
		while (BIT_IS_CLEAR(TWCR, TWINT))
    1048:	e6 e5       	ldi	r30, 0x56	; 86
    104a:	f0 e0       	ldi	r31, 0x00	; 0
    104c:	80 81       	ld	r24, Z
    104e:	88 23       	and	r24, r24
    1050:	dc f7       	brge	.-10     	; 0x1048 <TWI_Start_Wait+0x14>
			; /* Wait until TWI finish its current job (start condition) */
		status = TWSR & 0xF8; /* Read TWI status register with masking lower three bits */
    1052:	e1 e2       	ldi	r30, 0x21	; 33
    1054:	f0 e0       	ldi	r31, 0x00	; 0
    1056:	80 81       	ld	r24, Z
    1058:	88 7f       	andi	r24, 0xF8	; 248
    105a:	89 83       	std	Y+1, r24	; 0x01
		if (status != TWI_START) /* Check weather start condition transmitted successfully or not? */
    105c:	89 81       	ldd	r24, Y+1	; 0x01
    105e:	88 30       	cpi	r24, 0x08	; 8
    1060:	79 f7       	brne	.-34     	; 0x1040 <TWI_Start_Wait+0xc>
			continue; /* If no then continue with start loop again */
		TWDR = slave_write_address; /* If yes then write SLA+W in TWI data register */
    1062:	e3 e2       	ldi	r30, 0x23	; 35
    1064:	f0 e0       	ldi	r31, 0x00	; 0
    1066:	8a 81       	ldd	r24, Y+2	; 0x02
    1068:	80 83       	st	Z, r24
		TWCR = (1 << TWEN) | (1 << TWINT); /* Enable TWI and clear interrupt flag */
    106a:	e6 e5       	ldi	r30, 0x56	; 86
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	84 e8       	ldi	r24, 0x84	; 132
    1070:	80 83       	st	Z, r24
		while (BIT_IS_CLEAR(TWCR, TWINT))
    1072:	e6 e5       	ldi	r30, 0x56	; 86
    1074:	f0 e0       	ldi	r31, 0x00	; 0
    1076:	80 81       	ld	r24, Z
    1078:	88 23       	and	r24, r24
    107a:	dc f7       	brge	.-10     	; 0x1072 <TWI_Start_Wait+0x3e>
			; /* Wait until TWI finish its current job (Write operation) */
		status = TWSR & 0xF8; /* Read TWI status register with masking lower three bits */
    107c:	e1 e2       	ldi	r30, 0x21	; 33
    107e:	f0 e0       	ldi	r31, 0x00	; 0
    1080:	80 81       	ld	r24, Z
    1082:	88 7f       	andi	r24, 0xF8	; 248
    1084:	89 83       	std	Y+1, r24	; 0x01
		if (status != TWI_MT_SLA_W_ACK) /* Check weather SLA+W transmitted & ack received or not? */
    1086:	89 81       	ldd	r24, Y+1	; 0x01
    1088:	88 31       	cpi	r24, 0x18	; 24
    108a:	19 f0       	breq	.+6      	; 0x1092 <TWI_Start_Wait+0x5e>
		{
			TWI_Stop(); /* If not then generate stop condition */
    108c:	0e 94 4e 08 	call	0x109c	; 0x109c <TWI_Stop>
    1090:	d7 cf       	rjmp	.-82     	; 0x1040 <TWI_Start_Wait+0xc>
			continue; /* continue with start loop again */
		}
		break; /* If yes then break loop */
	}
    1092:	0f 90       	pop	r0
    1094:	0f 90       	pop	r0
    1096:	cf 91       	pop	r28
    1098:	df 91       	pop	r29
    109a:	08 95       	ret

0000109c <TWI_Stop>:
 * [Description]:	Function responsible for stop the TWI communication *
 * 																*
 * [Args]		void											*
 * [Return]			void										*
 *======================================================================*/
void TWI_Stop(void) {
    109c:	df 93       	push	r29
    109e:	cf 93       	push	r28
    10a0:	cd b7       	in	r28, 0x3d	; 61
    10a2:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
	TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    10a4:	e6 e5       	ldi	r30, 0x56	; 86
    10a6:	f0 e0       	ldi	r31, 0x00	; 0
    10a8:	84 e9       	ldi	r24, 0x94	; 148
    10aa:	80 83       	st	Z, r24
}
    10ac:	cf 91       	pop	r28
    10ae:	df 91       	pop	r29
    10b0:	08 95       	ret

000010b2 <TWI_WriteByte>:
 * [Description]:	Function responsible for sending 1 byte *
 * 																*
 * [Args]		uint8 data											*
 * [Return]			void										*
 *======================================================================*/
void TWI_WriteByte(uint8 data) {
    10b2:	df 93       	push	r29
    10b4:	cf 93       	push	r28
    10b6:	0f 92       	push	r0
    10b8:	cd b7       	in	r28, 0x3d	; 61
    10ba:	de b7       	in	r29, 0x3e	; 62
    10bc:	89 83       	std	Y+1, r24	; 0x01
	/* Put data On TWI data Register */
	TWDR = data;
    10be:	e3 e2       	ldi	r30, 0x23	; 35
    10c0:	f0 e0       	ldi	r31, 0x00	; 0
    10c2:	89 81       	ldd	r24, Y+1	; 0x01
    10c4:	80 83       	st	Z, r24
	/*
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
	TWCR = (1 << TWINT) | (1 << TWEN);
    10c6:	e6 e5       	ldi	r30, 0x56	; 86
    10c8:	f0 e0       	ldi	r31, 0x00	; 0
    10ca:	84 e8       	ldi	r24, 0x84	; 132
    10cc:	80 83       	st	Z, r24
	/* Wait for TWINT flag set in TWCR Register(data is send successfully) */
	while (BIT_IS_CLEAR(TWCR, TWINT))
    10ce:	e6 e5       	ldi	r30, 0x56	; 86
    10d0:	f0 e0       	ldi	r31, 0x00	; 0
    10d2:	80 81       	ld	r24, Z
    10d4:	88 23       	and	r24, r24
    10d6:	dc f7       	brge	.-10     	; 0x10ce <TWI_WriteByte+0x1c>
		;
}
    10d8:	0f 90       	pop	r0
    10da:	cf 91       	pop	r28
    10dc:	df 91       	pop	r29
    10de:	08 95       	ret

000010e0 <TWI_ReadByteWithACK>:
 * [Description]:	Function responsible for reading 1 byte with ack *
 * 																*
 * [Args]				void									*
 * [Return]			uint8 data										*
 *======================================================================*/
uint8 TWI_ReadByteWithACK(void) {
    10e0:	df 93       	push	r29
    10e2:	cf 93       	push	r28
    10e4:	cd b7       	in	r28, 0x3d	; 61
    10e6:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    10e8:	e6 e5       	ldi	r30, 0x56	; 86
    10ea:	f0 e0       	ldi	r31, 0x00	; 0
    10ec:	84 ec       	ldi	r24, 0xC4	; 196
    10ee:	80 83       	st	Z, r24
	/* Wait for TWINT flag set in TWCR Register (data received successfully) */
	while (BIT_IS_CLEAR(TWCR, TWINT))
    10f0:	e6 e5       	ldi	r30, 0x56	; 86
    10f2:	f0 e0       	ldi	r31, 0x00	; 0
    10f4:	80 81       	ld	r24, Z
    10f6:	88 23       	and	r24, r24
    10f8:	dc f7       	brge	.-10     	; 0x10f0 <TWI_ReadByteWithACK+0x10>
		;
	/* Read Data */
	return TWDR;
    10fa:	e3 e2       	ldi	r30, 0x23	; 35
    10fc:	f0 e0       	ldi	r31, 0x00	; 0
    10fe:	80 81       	ld	r24, Z
}
    1100:	cf 91       	pop	r28
    1102:	df 91       	pop	r29
    1104:	08 95       	ret

00001106 <TWI_ReadByteWithNACK>:
 * [Description]:	Function responsible for reading 1 byte with NACK *
 * 																*
 * [Args]				void									*
 * [Return]			uint8 data										*
 *======================================================================*/
uint8 TWI_ReadByteWithNACK(void) {
    1106:	df 93       	push	r29
    1108:	cf 93       	push	r28
    110a:	cd b7       	in	r28, 0x3d	; 61
    110c:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
	TWCR = (1 << TWINT) | (1 << TWEN);
    110e:	e6 e5       	ldi	r30, 0x56	; 86
    1110:	f0 e0       	ldi	r31, 0x00	; 0
    1112:	84 e8       	ldi	r24, 0x84	; 132
    1114:	80 83       	st	Z, r24
	/* Wait for TWINT flag set in TWCR Register (data received successfully) */
	while (BIT_IS_CLEAR(TWCR, TWINT))
    1116:	e6 e5       	ldi	r30, 0x56	; 86
    1118:	f0 e0       	ldi	r31, 0x00	; 0
    111a:	80 81       	ld	r24, Z
    111c:	88 23       	and	r24, r24
    111e:	dc f7       	brge	.-10     	; 0x1116 <TWI_ReadByteWithNACK+0x10>
		;
	/* Read Data */
	return TWDR;
    1120:	e3 e2       	ldi	r30, 0x23	; 35
    1122:	f0 e0       	ldi	r31, 0x00	; 0
    1124:	80 81       	ld	r24, Z
}
    1126:	cf 91       	pop	r28
    1128:	df 91       	pop	r29
    112a:	08 95       	ret

0000112c <TWI_getStatus>:
 * [Description]:	FET STATUS from TWSR register *
 * 																*
 * [Args]													*
 * [Return]			uint8 status									*
 *======================================================================*/
uint8 TWI_getStatus(void) {
    112c:	df 93       	push	r29
    112e:	cf 93       	push	r28
    1130:	0f 92       	push	r0
    1132:	cd b7       	in	r28, 0x3d	; 61
    1134:	de b7       	in	r29, 0x3e	; 62
	uint8 status;
	/* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
	status = TWSR & 0xF8;
    1136:	e1 e2       	ldi	r30, 0x21	; 33
    1138:	f0 e0       	ldi	r31, 0x00	; 0
    113a:	80 81       	ld	r24, Z
    113c:	88 7f       	andi	r24, 0xF8	; 248
    113e:	89 83       	std	Y+1, r24	; 0x01
	return status;
    1140:	89 81       	ldd	r24, Y+1	; 0x01
}
    1142:	0f 90       	pop	r0
    1144:	cf 91       	pop	r28
    1146:	df 91       	pop	r29
    1148:	08 95       	ret

0000114a <__vector_11>:
/********************************************************/
/*                     ISRs
/********************************************************/

/* Timer0 overflow*/
ISR(TIMER0_OVF_vect) {
    114a:	1f 92       	push	r1
    114c:	0f 92       	push	r0
    114e:	0f b6       	in	r0, 0x3f	; 63
    1150:	0f 92       	push	r0
    1152:	11 24       	eor	r1, r1
    1154:	2f 93       	push	r18
    1156:	3f 93       	push	r19
    1158:	4f 93       	push	r20
    115a:	5f 93       	push	r21
    115c:	6f 93       	push	r22
    115e:	7f 93       	push	r23
    1160:	8f 93       	push	r24
    1162:	9f 93       	push	r25
    1164:	af 93       	push	r26
    1166:	bf 93       	push	r27
    1168:	ef 93       	push	r30
    116a:	ff 93       	push	r31
    116c:	df 93       	push	r29
    116e:	cf 93       	push	r28
    1170:	cd b7       	in	r28, 0x3d	; 61
    1172:	de b7       	in	r29, 0x3e	; 62
	if (g_Timer0CallBackPtr != NULL_PTR) {
    1174:	80 91 72 01 	lds	r24, 0x0172
    1178:	90 91 73 01 	lds	r25, 0x0173
    117c:	00 97       	sbiw	r24, 0x00	; 0
    117e:	29 f0       	breq	.+10     	; 0x118a <__vector_11+0x40>
		(*g_Timer0CallBackPtr)();
    1180:	e0 91 72 01 	lds	r30, 0x0172
    1184:	f0 91 73 01 	lds	r31, 0x0173
    1188:	09 95       	icall
	}
}
    118a:	cf 91       	pop	r28
    118c:	df 91       	pop	r29
    118e:	ff 91       	pop	r31
    1190:	ef 91       	pop	r30
    1192:	bf 91       	pop	r27
    1194:	af 91       	pop	r26
    1196:	9f 91       	pop	r25
    1198:	8f 91       	pop	r24
    119a:	7f 91       	pop	r23
    119c:	6f 91       	pop	r22
    119e:	5f 91       	pop	r21
    11a0:	4f 91       	pop	r20
    11a2:	3f 91       	pop	r19
    11a4:	2f 91       	pop	r18
    11a6:	0f 90       	pop	r0
    11a8:	0f be       	out	0x3f, r0	; 63
    11aa:	0f 90       	pop	r0
    11ac:	1f 90       	pop	r1
    11ae:	18 95       	reti

000011b0 <__vector_10>:

/* Timer0 compare */
ISR(TIMER0_COMP_vect) {
    11b0:	1f 92       	push	r1
    11b2:	0f 92       	push	r0
    11b4:	0f b6       	in	r0, 0x3f	; 63
    11b6:	0f 92       	push	r0
    11b8:	11 24       	eor	r1, r1
    11ba:	2f 93       	push	r18
    11bc:	3f 93       	push	r19
    11be:	4f 93       	push	r20
    11c0:	5f 93       	push	r21
    11c2:	6f 93       	push	r22
    11c4:	7f 93       	push	r23
    11c6:	8f 93       	push	r24
    11c8:	9f 93       	push	r25
    11ca:	af 93       	push	r26
    11cc:	bf 93       	push	r27
    11ce:	ef 93       	push	r30
    11d0:	ff 93       	push	r31
    11d2:	df 93       	push	r29
    11d4:	cf 93       	push	r28
    11d6:	cd b7       	in	r28, 0x3d	; 61
    11d8:	de b7       	in	r29, 0x3e	; 62
	if (g_Timer0CallBackPtr != NULL_PTR) {
    11da:	80 91 72 01 	lds	r24, 0x0172
    11de:	90 91 73 01 	lds	r25, 0x0173
    11e2:	00 97       	sbiw	r24, 0x00	; 0
    11e4:	29 f0       	breq	.+10     	; 0x11f0 <__vector_10+0x40>
		(*g_Timer0CallBackPtr)();
    11e6:	e0 91 72 01 	lds	r30, 0x0172
    11ea:	f0 91 73 01 	lds	r31, 0x0173
    11ee:	09 95       	icall
	}
}
    11f0:	cf 91       	pop	r28
    11f2:	df 91       	pop	r29
    11f4:	ff 91       	pop	r31
    11f6:	ef 91       	pop	r30
    11f8:	bf 91       	pop	r27
    11fa:	af 91       	pop	r26
    11fc:	9f 91       	pop	r25
    11fe:	8f 91       	pop	r24
    1200:	7f 91       	pop	r23
    1202:	6f 91       	pop	r22
    1204:	5f 91       	pop	r21
    1206:	4f 91       	pop	r20
    1208:	3f 91       	pop	r19
    120a:	2f 91       	pop	r18
    120c:	0f 90       	pop	r0
    120e:	0f be       	out	0x3f, r0	; 63
    1210:	0f 90       	pop	r0
    1212:	1f 90       	pop	r1
    1214:	18 95       	reti

00001216 <__vector_9>:

/* Timer1 overflow*/
ISR(TIMER1_OVF_vect) {
    1216:	1f 92       	push	r1
    1218:	0f 92       	push	r0
    121a:	0f b6       	in	r0, 0x3f	; 63
    121c:	0f 92       	push	r0
    121e:	11 24       	eor	r1, r1
    1220:	2f 93       	push	r18
    1222:	3f 93       	push	r19
    1224:	4f 93       	push	r20
    1226:	5f 93       	push	r21
    1228:	6f 93       	push	r22
    122a:	7f 93       	push	r23
    122c:	8f 93       	push	r24
    122e:	9f 93       	push	r25
    1230:	af 93       	push	r26
    1232:	bf 93       	push	r27
    1234:	ef 93       	push	r30
    1236:	ff 93       	push	r31
    1238:	df 93       	push	r29
    123a:	cf 93       	push	r28
    123c:	cd b7       	in	r28, 0x3d	; 61
    123e:	de b7       	in	r29, 0x3e	; 62
	if (g_Timer1CallBackPtr != NULL_PTR) {
    1240:	80 91 74 01 	lds	r24, 0x0174
    1244:	90 91 75 01 	lds	r25, 0x0175
    1248:	00 97       	sbiw	r24, 0x00	; 0
    124a:	29 f0       	breq	.+10     	; 0x1256 <__vector_9+0x40>
		(*g_Timer1CallBackPtr)();
    124c:	e0 91 74 01 	lds	r30, 0x0174
    1250:	f0 91 75 01 	lds	r31, 0x0175
    1254:	09 95       	icall
	}
}
    1256:	cf 91       	pop	r28
    1258:	df 91       	pop	r29
    125a:	ff 91       	pop	r31
    125c:	ef 91       	pop	r30
    125e:	bf 91       	pop	r27
    1260:	af 91       	pop	r26
    1262:	9f 91       	pop	r25
    1264:	8f 91       	pop	r24
    1266:	7f 91       	pop	r23
    1268:	6f 91       	pop	r22
    126a:	5f 91       	pop	r21
    126c:	4f 91       	pop	r20
    126e:	3f 91       	pop	r19
    1270:	2f 91       	pop	r18
    1272:	0f 90       	pop	r0
    1274:	0f be       	out	0x3f, r0	; 63
    1276:	0f 90       	pop	r0
    1278:	1f 90       	pop	r1
    127a:	18 95       	reti

0000127c <__vector_7>:

/* Timer1 compare */
ISR(TIMER1_COMPA_vect) {
    127c:	1f 92       	push	r1
    127e:	0f 92       	push	r0
    1280:	0f b6       	in	r0, 0x3f	; 63
    1282:	0f 92       	push	r0
    1284:	11 24       	eor	r1, r1
    1286:	2f 93       	push	r18
    1288:	3f 93       	push	r19
    128a:	4f 93       	push	r20
    128c:	5f 93       	push	r21
    128e:	6f 93       	push	r22
    1290:	7f 93       	push	r23
    1292:	8f 93       	push	r24
    1294:	9f 93       	push	r25
    1296:	af 93       	push	r26
    1298:	bf 93       	push	r27
    129a:	ef 93       	push	r30
    129c:	ff 93       	push	r31
    129e:	df 93       	push	r29
    12a0:	cf 93       	push	r28
    12a2:	cd b7       	in	r28, 0x3d	; 61
    12a4:	de b7       	in	r29, 0x3e	; 62
	if (g_Timer1CallBackPtr != NULL_PTR) {
    12a6:	80 91 74 01 	lds	r24, 0x0174
    12aa:	90 91 75 01 	lds	r25, 0x0175
    12ae:	00 97       	sbiw	r24, 0x00	; 0
    12b0:	29 f0       	breq	.+10     	; 0x12bc <__vector_7+0x40>
		(*g_Timer1CallBackPtr)();
    12b2:	e0 91 74 01 	lds	r30, 0x0174
    12b6:	f0 91 75 01 	lds	r31, 0x0175
    12ba:	09 95       	icall
	}
}
    12bc:	cf 91       	pop	r28
    12be:	df 91       	pop	r29
    12c0:	ff 91       	pop	r31
    12c2:	ef 91       	pop	r30
    12c4:	bf 91       	pop	r27
    12c6:	af 91       	pop	r26
    12c8:	9f 91       	pop	r25
    12ca:	8f 91       	pop	r24
    12cc:	7f 91       	pop	r23
    12ce:	6f 91       	pop	r22
    12d0:	5f 91       	pop	r21
    12d2:	4f 91       	pop	r20
    12d4:	3f 91       	pop	r19
    12d6:	2f 91       	pop	r18
    12d8:	0f 90       	pop	r0
    12da:	0f be       	out	0x3f, r0	; 63
    12dc:	0f 90       	pop	r0
    12de:	1f 90       	pop	r1
    12e0:	18 95       	reti

000012e2 <__vector_5>:

/* Timer2 overflow*/
ISR(TIMER2_OVF_vect) {
    12e2:	1f 92       	push	r1
    12e4:	0f 92       	push	r0
    12e6:	0f b6       	in	r0, 0x3f	; 63
    12e8:	0f 92       	push	r0
    12ea:	11 24       	eor	r1, r1
    12ec:	2f 93       	push	r18
    12ee:	3f 93       	push	r19
    12f0:	4f 93       	push	r20
    12f2:	5f 93       	push	r21
    12f4:	6f 93       	push	r22
    12f6:	7f 93       	push	r23
    12f8:	8f 93       	push	r24
    12fa:	9f 93       	push	r25
    12fc:	af 93       	push	r26
    12fe:	bf 93       	push	r27
    1300:	ef 93       	push	r30
    1302:	ff 93       	push	r31
    1304:	df 93       	push	r29
    1306:	cf 93       	push	r28
    1308:	cd b7       	in	r28, 0x3d	; 61
    130a:	de b7       	in	r29, 0x3e	; 62
	if (g_Timer2CallBackPtr != NULL_PTR) {
    130c:	80 91 76 01 	lds	r24, 0x0176
    1310:	90 91 77 01 	lds	r25, 0x0177
    1314:	00 97       	sbiw	r24, 0x00	; 0
    1316:	29 f0       	breq	.+10     	; 0x1322 <__vector_5+0x40>
		(*g_Timer2CallBackPtr)();
    1318:	e0 91 76 01 	lds	r30, 0x0176
    131c:	f0 91 77 01 	lds	r31, 0x0177
    1320:	09 95       	icall
	}
}
    1322:	cf 91       	pop	r28
    1324:	df 91       	pop	r29
    1326:	ff 91       	pop	r31
    1328:	ef 91       	pop	r30
    132a:	bf 91       	pop	r27
    132c:	af 91       	pop	r26
    132e:	9f 91       	pop	r25
    1330:	8f 91       	pop	r24
    1332:	7f 91       	pop	r23
    1334:	6f 91       	pop	r22
    1336:	5f 91       	pop	r21
    1338:	4f 91       	pop	r20
    133a:	3f 91       	pop	r19
    133c:	2f 91       	pop	r18
    133e:	0f 90       	pop	r0
    1340:	0f be       	out	0x3f, r0	; 63
    1342:	0f 90       	pop	r0
    1344:	1f 90       	pop	r1
    1346:	18 95       	reti

00001348 <__vector_4>:

/* Timer2 compare */
ISR(TIMER2_COMP_vect) {
    1348:	1f 92       	push	r1
    134a:	0f 92       	push	r0
    134c:	0f b6       	in	r0, 0x3f	; 63
    134e:	0f 92       	push	r0
    1350:	11 24       	eor	r1, r1
    1352:	2f 93       	push	r18
    1354:	3f 93       	push	r19
    1356:	4f 93       	push	r20
    1358:	5f 93       	push	r21
    135a:	6f 93       	push	r22
    135c:	7f 93       	push	r23
    135e:	8f 93       	push	r24
    1360:	9f 93       	push	r25
    1362:	af 93       	push	r26
    1364:	bf 93       	push	r27
    1366:	ef 93       	push	r30
    1368:	ff 93       	push	r31
    136a:	df 93       	push	r29
    136c:	cf 93       	push	r28
    136e:	cd b7       	in	r28, 0x3d	; 61
    1370:	de b7       	in	r29, 0x3e	; 62
	if (g_Timer2CallBackPtr != NULL_PTR) {
    1372:	80 91 76 01 	lds	r24, 0x0176
    1376:	90 91 77 01 	lds	r25, 0x0177
    137a:	00 97       	sbiw	r24, 0x00	; 0
    137c:	29 f0       	breq	.+10     	; 0x1388 <__vector_4+0x40>
		(*g_Timer2CallBackPtr)();
    137e:	e0 91 76 01 	lds	r30, 0x0176
    1382:	f0 91 77 01 	lds	r31, 0x0177
    1386:	09 95       	icall
	}
}
    1388:	cf 91       	pop	r28
    138a:	df 91       	pop	r29
    138c:	ff 91       	pop	r31
    138e:	ef 91       	pop	r30
    1390:	bf 91       	pop	r27
    1392:	af 91       	pop	r26
    1394:	9f 91       	pop	r25
    1396:	8f 91       	pop	r24
    1398:	7f 91       	pop	r23
    139a:	6f 91       	pop	r22
    139c:	5f 91       	pop	r21
    139e:	4f 91       	pop	r20
    13a0:	3f 91       	pop	r19
    13a2:	2f 91       	pop	r18
    13a4:	0f 90       	pop	r0
    13a6:	0f be       	out	0x3f, r0	; 63
    13a8:	0f 90       	pop	r0
    13aa:	1f 90       	pop	r1
    13ac:	18 95       	reti

000013ae <Timer_init>:

/********************************************************/
/* Functions Implementation */
/********************************************************/

void Timer_init(const Timer_configuration *timer_config){
    13ae:	df 93       	push	r29
    13b0:	cf 93       	push	r28
    13b2:	00 d0       	rcall	.+0      	; 0x13b4 <Timer_init+0x6>
    13b4:	cd b7       	in	r28, 0x3d	; 61
    13b6:	de b7       	in	r29, 0x3e	; 62
    13b8:	9a 83       	std	Y+2, r25	; 0x02
    13ba:	89 83       	std	Y+1, r24	; 0x01
	if (timer_config->timer_ID == Timer0){
    13bc:	e9 81       	ldd	r30, Y+1	; 0x01
    13be:	fa 81       	ldd	r31, Y+2	; 0x02
    13c0:	80 81       	ld	r24, Z
    13c2:	88 23       	and	r24, r24
    13c4:	09 f0       	breq	.+2      	; 0x13c8 <Timer_init+0x1a>
    13c6:	60 c0       	rjmp	.+192    	; 0x1488 <Timer_init+0xda>

		TCNT0 = timer_config->initialValue;
    13c8:	a2 e5       	ldi	r26, 0x52	; 82
    13ca:	b0 e0       	ldi	r27, 0x00	; 0
    13cc:	e9 81       	ldd	r30, Y+1	; 0x01
    13ce:	fa 81       	ldd	r31, Y+2	; 0x02
    13d0:	82 81       	ldd	r24, Z+2	; 0x02
    13d2:	93 81       	ldd	r25, Z+3	; 0x03
    13d4:	8c 93       	st	X, r24
		TCCR0 = 0;
    13d6:	e3 e5       	ldi	r30, 0x53	; 83
    13d8:	f0 e0       	ldi	r31, 0x00	; 0
    13da:	10 82       	st	Z, r1
		TCCR0 |= (timer_config->prescaler);
    13dc:	a3 e5       	ldi	r26, 0x53	; 83
    13de:	b0 e0       	ldi	r27, 0x00	; 0
    13e0:	e3 e5       	ldi	r30, 0x53	; 83
    13e2:	f0 e0       	ldi	r31, 0x00	; 0
    13e4:	90 81       	ld	r25, Z
    13e6:	e9 81       	ldd	r30, Y+1	; 0x01
    13e8:	fa 81       	ldd	r31, Y+2	; 0x02
    13ea:	86 81       	ldd	r24, Z+6	; 0x06
    13ec:	89 2b       	or	r24, r25
    13ee:	8c 93       	st	X, r24

		if (timer_config->mode == Normal){
    13f0:	e9 81       	ldd	r30, Y+1	; 0x01
    13f2:	fa 81       	ldd	r31, Y+2	; 0x02
    13f4:	81 81       	ldd	r24, Z+1	; 0x01
    13f6:	88 23       	and	r24, r24
    13f8:	b1 f4       	brne	.+44     	; 0x1426 <Timer_init+0x78>
			SET_BIT(TCCR0,FOC0); /* for non-PWM */
    13fa:	a3 e5       	ldi	r26, 0x53	; 83
    13fc:	b0 e0       	ldi	r27, 0x00	; 0
    13fe:	e3 e5       	ldi	r30, 0x53	; 83
    1400:	f0 e0       	ldi	r31, 0x00	; 0
    1402:	80 81       	ld	r24, Z
    1404:	80 68       	ori	r24, 0x80	; 128
    1406:	8c 93       	st	X, r24
			SET_BIT(TIMSK,TOIE0); /* enable interrupts for overflow mode */
    1408:	a9 e5       	ldi	r26, 0x59	; 89
    140a:	b0 e0       	ldi	r27, 0x00	; 0
    140c:	e9 e5       	ldi	r30, 0x59	; 89
    140e:	f0 e0       	ldi	r31, 0x00	; 0
    1410:	80 81       	ld	r24, Z
    1412:	81 60       	ori	r24, 0x01	; 1
    1414:	8c 93       	st	X, r24
			SET_BIT(TIFR,TOV0); /* enable overflow flag */
    1416:	a8 e5       	ldi	r26, 0x58	; 88
    1418:	b0 e0       	ldi	r27, 0x00	; 0
    141a:	e8 e5       	ldi	r30, 0x58	; 88
    141c:	f0 e0       	ldi	r31, 0x00	; 0
    141e:	80 81       	ld	r24, Z
    1420:	81 60       	ori	r24, 0x01	; 1
    1422:	8c 93       	st	X, r24
    1424:	28 c0       	rjmp	.+80     	; 0x1476 <Timer_init+0xc8>

		}else if (timer_config->mode == CTC){
    1426:	e9 81       	ldd	r30, Y+1	; 0x01
    1428:	fa 81       	ldd	r31, Y+2	; 0x02
    142a:	81 81       	ldd	r24, Z+1	; 0x01
    142c:	81 30       	cpi	r24, 0x01	; 1
    142e:	19 f5       	brne	.+70     	; 0x1476 <Timer_init+0xc8>
			SET_BIT(TCCR0,FOC0); /* for non-PWM */
    1430:	a3 e5       	ldi	r26, 0x53	; 83
    1432:	b0 e0       	ldi	r27, 0x00	; 0
    1434:	e3 e5       	ldi	r30, 0x53	; 83
    1436:	f0 e0       	ldi	r31, 0x00	; 0
    1438:	80 81       	ld	r24, Z
    143a:	80 68       	ori	r24, 0x80	; 128
    143c:	8c 93       	st	X, r24
			SET_BIT(TCCR0,WGM01);
    143e:	a3 e5       	ldi	r26, 0x53	; 83
    1440:	b0 e0       	ldi	r27, 0x00	; 0
    1442:	e3 e5       	ldi	r30, 0x53	; 83
    1444:	f0 e0       	ldi	r31, 0x00	; 0
    1446:	80 81       	ld	r24, Z
    1448:	88 60       	ori	r24, 0x08	; 8
    144a:	8c 93       	st	X, r24
			OCR0 = timer_config->compareValue;
    144c:	ac e5       	ldi	r26, 0x5C	; 92
    144e:	b0 e0       	ldi	r27, 0x00	; 0
    1450:	e9 81       	ldd	r30, Y+1	; 0x01
    1452:	fa 81       	ldd	r31, Y+2	; 0x02
    1454:	84 81       	ldd	r24, Z+4	; 0x04
    1456:	95 81       	ldd	r25, Z+5	; 0x05
    1458:	8c 93       	st	X, r24
			SET_BIT(TIMSK,OCIE0); /* enable interrupts for CTC mode */
    145a:	a9 e5       	ldi	r26, 0x59	; 89
    145c:	b0 e0       	ldi	r27, 0x00	; 0
    145e:	e9 e5       	ldi	r30, 0x59	; 89
    1460:	f0 e0       	ldi	r31, 0x00	; 0
    1462:	80 81       	ld	r24, Z
    1464:	82 60       	ori	r24, 0x02	; 2
    1466:	8c 93       	st	X, r24
			SET_BIT(TIFR,OCF0); /* enable CTC flag */
    1468:	a8 e5       	ldi	r26, 0x58	; 88
    146a:	b0 e0       	ldi	r27, 0x00	; 0
    146c:	e8 e5       	ldi	r30, 0x58	; 88
    146e:	f0 e0       	ldi	r31, 0x00	; 0
    1470:	80 81       	ld	r24, Z
    1472:	82 60       	ori	r24, 0x02	; 2
    1474:	8c 93       	st	X, r24
		}

		g_Timer0CallBackPtr = timer_config->callBackPtr; /* set call back function */
    1476:	e9 81       	ldd	r30, Y+1	; 0x01
    1478:	fa 81       	ldd	r31, Y+2	; 0x02
    147a:	87 81       	ldd	r24, Z+7	; 0x07
    147c:	90 85       	ldd	r25, Z+8	; 0x08
    147e:	90 93 73 01 	sts	0x0173, r25
    1482:	80 93 72 01 	sts	0x0172, r24
    1486:	c4 c0       	rjmp	.+392    	; 0x1610 <Timer_init+0x262>


	}else if (timer_config->timer_ID == Timer1){
    1488:	e9 81       	ldd	r30, Y+1	; 0x01
    148a:	fa 81       	ldd	r31, Y+2	; 0x02
    148c:	80 81       	ld	r24, Z
    148e:	81 30       	cpi	r24, 0x01	; 1
    1490:	09 f0       	breq	.+2      	; 0x1494 <Timer_init+0xe6>
    1492:	60 c0       	rjmp	.+192    	; 0x1554 <Timer_init+0x1a6>
		TCCR1A =0;
    1494:	ef e4       	ldi	r30, 0x4F	; 79
    1496:	f0 e0       	ldi	r31, 0x00	; 0
    1498:	10 82       	st	Z, r1
		SET_BIT(TCCR1A,FOC1A); /* for non-PWM mode */
    149a:	af e4       	ldi	r26, 0x4F	; 79
    149c:	b0 e0       	ldi	r27, 0x00	; 0
    149e:	ef e4       	ldi	r30, 0x4F	; 79
    14a0:	f0 e0       	ldi	r31, 0x00	; 0
    14a2:	80 81       	ld	r24, Z
    14a4:	88 60       	ori	r24, 0x08	; 8
    14a6:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,FOC1B);
    14a8:	af e4       	ldi	r26, 0x4F	; 79
    14aa:	b0 e0       	ldi	r27, 0x00	; 0
    14ac:	ef e4       	ldi	r30, 0x4F	; 79
    14ae:	f0 e0       	ldi	r31, 0x00	; 0
    14b0:	80 81       	ld	r24, Z
    14b2:	84 60       	ori	r24, 0x04	; 4
    14b4:	8c 93       	st	X, r24
		TCCR1B = timer_config->prescaler;
    14b6:	ae e4       	ldi	r26, 0x4E	; 78
    14b8:	b0 e0       	ldi	r27, 0x00	; 0
    14ba:	e9 81       	ldd	r30, Y+1	; 0x01
    14bc:	fa 81       	ldd	r31, Y+2	; 0x02
    14be:	86 81       	ldd	r24, Z+6	; 0x06
    14c0:	8c 93       	st	X, r24
		TCNT1 = timer_config->initialValue;
    14c2:	ac e4       	ldi	r26, 0x4C	; 76
    14c4:	b0 e0       	ldi	r27, 0x00	; 0
    14c6:	e9 81       	ldd	r30, Y+1	; 0x01
    14c8:	fa 81       	ldd	r31, Y+2	; 0x02
    14ca:	82 81       	ldd	r24, Z+2	; 0x02
    14cc:	93 81       	ldd	r25, Z+3	; 0x03
    14ce:	11 96       	adiw	r26, 0x01	; 1
    14d0:	9c 93       	st	X, r25
    14d2:	8e 93       	st	-X, r24

		if (timer_config->mode == Normal) {
    14d4:	e9 81       	ldd	r30, Y+1	; 0x01
    14d6:	fa 81       	ldd	r31, Y+2	; 0x02
    14d8:	81 81       	ldd	r24, Z+1	; 0x01
    14da:	88 23       	and	r24, r24
    14dc:	79 f4       	brne	.+30     	; 0x14fc <Timer_init+0x14e>
			SET_BIT(TIMSK, TOIE1); /* enable interrupts for overflow mode */
    14de:	a9 e5       	ldi	r26, 0x59	; 89
    14e0:	b0 e0       	ldi	r27, 0x00	; 0
    14e2:	e9 e5       	ldi	r30, 0x59	; 89
    14e4:	f0 e0       	ldi	r31, 0x00	; 0
    14e6:	80 81       	ld	r24, Z
    14e8:	84 60       	ori	r24, 0x04	; 4
    14ea:	8c 93       	st	X, r24
			SET_BIT(TIFR,TOV1);
    14ec:	a8 e5       	ldi	r26, 0x58	; 88
    14ee:	b0 e0       	ldi	r27, 0x00	; 0
    14f0:	e8 e5       	ldi	r30, 0x58	; 88
    14f2:	f0 e0       	ldi	r31, 0x00	; 0
    14f4:	80 81       	ld	r24, Z
    14f6:	84 60       	ori	r24, 0x04	; 4
    14f8:	8c 93       	st	X, r24
    14fa:	23 c0       	rjmp	.+70     	; 0x1542 <Timer_init+0x194>

		} else if (timer_config->mode == CTC) {
    14fc:	e9 81       	ldd	r30, Y+1	; 0x01
    14fe:	fa 81       	ldd	r31, Y+2	; 0x02
    1500:	81 81       	ldd	r24, Z+1	; 0x01
    1502:	81 30       	cpi	r24, 0x01	; 1
    1504:	f1 f4       	brne	.+60     	; 0x1542 <Timer_init+0x194>
			SET_BIT(TCCR1B, WGM12);
    1506:	ae e4       	ldi	r26, 0x4E	; 78
    1508:	b0 e0       	ldi	r27, 0x00	; 0
    150a:	ee e4       	ldi	r30, 0x4E	; 78
    150c:	f0 e0       	ldi	r31, 0x00	; 0
    150e:	80 81       	ld	r24, Z
    1510:	88 60       	ori	r24, 0x08	; 8
    1512:	8c 93       	st	X, r24
			OCR1A = timer_config->compareValue;
    1514:	aa e4       	ldi	r26, 0x4A	; 74
    1516:	b0 e0       	ldi	r27, 0x00	; 0
    1518:	e9 81       	ldd	r30, Y+1	; 0x01
    151a:	fa 81       	ldd	r31, Y+2	; 0x02
    151c:	84 81       	ldd	r24, Z+4	; 0x04
    151e:	95 81       	ldd	r25, Z+5	; 0x05
    1520:	11 96       	adiw	r26, 0x01	; 1
    1522:	9c 93       	st	X, r25
    1524:	8e 93       	st	-X, r24
			SET_BIT(TIMSK, OCIE1A); /* enable interrupts for CTC mode */
    1526:	a9 e5       	ldi	r26, 0x59	; 89
    1528:	b0 e0       	ldi	r27, 0x00	; 0
    152a:	e9 e5       	ldi	r30, 0x59	; 89
    152c:	f0 e0       	ldi	r31, 0x00	; 0
    152e:	80 81       	ld	r24, Z
    1530:	80 61       	ori	r24, 0x10	; 16
    1532:	8c 93       	st	X, r24
			SET_BIT(TIFR,OCF1A); /* enable CTC flag */
    1534:	a8 e5       	ldi	r26, 0x58	; 88
    1536:	b0 e0       	ldi	r27, 0x00	; 0
    1538:	e8 e5       	ldi	r30, 0x58	; 88
    153a:	f0 e0       	ldi	r31, 0x00	; 0
    153c:	80 81       	ld	r24, Z
    153e:	80 61       	ori	r24, 0x10	; 16
    1540:	8c 93       	st	X, r24
		}
		g_Timer1CallBackPtr = timer_config->callBackPtr;
    1542:	e9 81       	ldd	r30, Y+1	; 0x01
    1544:	fa 81       	ldd	r31, Y+2	; 0x02
    1546:	87 81       	ldd	r24, Z+7	; 0x07
    1548:	90 85       	ldd	r25, Z+8	; 0x08
    154a:	90 93 75 01 	sts	0x0175, r25
    154e:	80 93 74 01 	sts	0x0174, r24
    1552:	5e c0       	rjmp	.+188    	; 0x1610 <Timer_init+0x262>


	}else if (timer_config->timer_ID == Timer2){
    1554:	e9 81       	ldd	r30, Y+1	; 0x01
    1556:	fa 81       	ldd	r31, Y+2	; 0x02
    1558:	80 81       	ld	r24, Z
    155a:	82 30       	cpi	r24, 0x02	; 2
    155c:	09 f0       	breq	.+2      	; 0x1560 <Timer_init+0x1b2>
    155e:	58 c0       	rjmp	.+176    	; 0x1610 <Timer_init+0x262>
		SET_BIT(TCCR2, FOC2); /* for non-PWM */
    1560:	a5 e4       	ldi	r26, 0x45	; 69
    1562:	b0 e0       	ldi	r27, 0x00	; 0
    1564:	e5 e4       	ldi	r30, 0x45	; 69
    1566:	f0 e0       	ldi	r31, 0x00	; 0
    1568:	80 81       	ld	r24, Z
    156a:	80 68       	ori	r24, 0x80	; 128
    156c:	8c 93       	st	X, r24
		TCNT2 = timer_config->initialValue;
    156e:	a4 e4       	ldi	r26, 0x44	; 68
    1570:	b0 e0       	ldi	r27, 0x00	; 0
    1572:	e9 81       	ldd	r30, Y+1	; 0x01
    1574:	fa 81       	ldd	r31, Y+2	; 0x02
    1576:	82 81       	ldd	r24, Z+2	; 0x02
    1578:	93 81       	ldd	r25, Z+3	; 0x03
    157a:	8c 93       	st	X, r24
		TCCR2 = 0;
    157c:	e5 e4       	ldi	r30, 0x45	; 69
    157e:	f0 e0       	ldi	r31, 0x00	; 0
    1580:	10 82       	st	Z, r1
		TCCR2 |= (timer_config->prescaler);
    1582:	a5 e4       	ldi	r26, 0x45	; 69
    1584:	b0 e0       	ldi	r27, 0x00	; 0
    1586:	e5 e4       	ldi	r30, 0x45	; 69
    1588:	f0 e0       	ldi	r31, 0x00	; 0
    158a:	90 81       	ld	r25, Z
    158c:	e9 81       	ldd	r30, Y+1	; 0x01
    158e:	fa 81       	ldd	r31, Y+2	; 0x02
    1590:	86 81       	ldd	r24, Z+6	; 0x06
    1592:	89 2b       	or	r24, r25
    1594:	8c 93       	st	X, r24

		if (timer_config->mode == Normal) {
    1596:	e9 81       	ldd	r30, Y+1	; 0x01
    1598:	fa 81       	ldd	r31, Y+2	; 0x02
    159a:	81 81       	ldd	r24, Z+1	; 0x01
    159c:	88 23       	and	r24, r24
    159e:	79 f4       	brne	.+30     	; 0x15be <Timer_init+0x210>
			SET_BIT(TIMSK, TOIE2); /* enable interrupts for overflow mode */
    15a0:	a9 e5       	ldi	r26, 0x59	; 89
    15a2:	b0 e0       	ldi	r27, 0x00	; 0
    15a4:	e9 e5       	ldi	r30, 0x59	; 89
    15a6:	f0 e0       	ldi	r31, 0x00	; 0
    15a8:	80 81       	ld	r24, Z
    15aa:	80 64       	ori	r24, 0x40	; 64
    15ac:	8c 93       	st	X, r24
			SET_BIT(TIFR,TOV2); /* enable overflow flag */
    15ae:	a8 e5       	ldi	r26, 0x58	; 88
    15b0:	b0 e0       	ldi	r27, 0x00	; 0
    15b2:	e8 e5       	ldi	r30, 0x58	; 88
    15b4:	f0 e0       	ldi	r31, 0x00	; 0
    15b6:	80 81       	ld	r24, Z
    15b8:	80 64       	ori	r24, 0x40	; 64
    15ba:	8c 93       	st	X, r24
    15bc:	21 c0       	rjmp	.+66     	; 0x1600 <Timer_init+0x252>

		} else if (timer_config->mode == CTC) {
    15be:	e9 81       	ldd	r30, Y+1	; 0x01
    15c0:	fa 81       	ldd	r31, Y+2	; 0x02
    15c2:	81 81       	ldd	r24, Z+1	; 0x01
    15c4:	81 30       	cpi	r24, 0x01	; 1
    15c6:	e1 f4       	brne	.+56     	; 0x1600 <Timer_init+0x252>
			SET_BIT(TCCR0, WGM21);
    15c8:	a3 e5       	ldi	r26, 0x53	; 83
    15ca:	b0 e0       	ldi	r27, 0x00	; 0
    15cc:	e3 e5       	ldi	r30, 0x53	; 83
    15ce:	f0 e0       	ldi	r31, 0x00	; 0
    15d0:	80 81       	ld	r24, Z
    15d2:	88 60       	ori	r24, 0x08	; 8
    15d4:	8c 93       	st	X, r24
			OCR2 = timer_config->compareValue;
    15d6:	a3 e4       	ldi	r26, 0x43	; 67
    15d8:	b0 e0       	ldi	r27, 0x00	; 0
    15da:	e9 81       	ldd	r30, Y+1	; 0x01
    15dc:	fa 81       	ldd	r31, Y+2	; 0x02
    15de:	84 81       	ldd	r24, Z+4	; 0x04
    15e0:	95 81       	ldd	r25, Z+5	; 0x05
    15e2:	8c 93       	st	X, r24
			SET_BIT(TIMSK, OCIE2); /* enable interrupts for CTC mode */
    15e4:	a9 e5       	ldi	r26, 0x59	; 89
    15e6:	b0 e0       	ldi	r27, 0x00	; 0
    15e8:	e9 e5       	ldi	r30, 0x59	; 89
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	80 81       	ld	r24, Z
    15ee:	80 68       	ori	r24, 0x80	; 128
    15f0:	8c 93       	st	X, r24
			SET_BIT(TIFR,OCF2); /* enable CTC flag */
    15f2:	a8 e5       	ldi	r26, 0x58	; 88
    15f4:	b0 e0       	ldi	r27, 0x00	; 0
    15f6:	e8 e5       	ldi	r30, 0x58	; 88
    15f8:	f0 e0       	ldi	r31, 0x00	; 0
    15fa:	80 81       	ld	r24, Z
    15fc:	80 68       	ori	r24, 0x80	; 128
    15fe:	8c 93       	st	X, r24
		}
		g_Timer2CallBackPtr = timer_config->callBackPtr;
    1600:	e9 81       	ldd	r30, Y+1	; 0x01
    1602:	fa 81       	ldd	r31, Y+2	; 0x02
    1604:	87 81       	ldd	r24, Z+7	; 0x07
    1606:	90 85       	ldd	r25, Z+8	; 0x08
    1608:	90 93 77 01 	sts	0x0177, r25
    160c:	80 93 76 01 	sts	0x0176, r24
	}
}
    1610:	0f 90       	pop	r0
    1612:	0f 90       	pop	r0
    1614:	cf 91       	pop	r28
    1616:	df 91       	pop	r29
    1618:	08 95       	ret

0000161a <Timer_deInit>:


void Timer_deInit(Timer_ID timer_ID){
    161a:	df 93       	push	r29
    161c:	cf 93       	push	r28
    161e:	0f 92       	push	r0
    1620:	cd b7       	in	r28, 0x3d	; 61
    1622:	de b7       	in	r29, 0x3e	; 62
    1624:	89 83       	std	Y+1, r24	; 0x01
	if (timer_ID == Timer0){
    1626:	89 81       	ldd	r24, Y+1	; 0x01
    1628:	88 23       	and	r24, r24
    162a:	e1 f4       	brne	.+56     	; 0x1664 <Timer_deInit+0x4a>
		TCCR0 = 0;
    162c:	e3 e5       	ldi	r30, 0x53	; 83
    162e:	f0 e0       	ldi	r31, 0x00	; 0
    1630:	10 82       	st	Z, r1
		TCNT0= 0; /* clear initial value */
    1632:	e2 e5       	ldi	r30, 0x52	; 82
    1634:	f0 e0       	ldi	r31, 0x00	; 0
    1636:	10 82       	st	Z, r1
		OCR0 = 0; /* clear compare value for CTC mode*/
    1638:	ec e5       	ldi	r30, 0x5C	; 92
    163a:	f0 e0       	ldi	r31, 0x00	; 0
    163c:	10 82       	st	Z, r1
		CLEAR_BIT(TIMSK,OCIE0); /* disable interrupts for CTC mode */
    163e:	a9 e5       	ldi	r26, 0x59	; 89
    1640:	b0 e0       	ldi	r27, 0x00	; 0
    1642:	e9 e5       	ldi	r30, 0x59	; 89
    1644:	f0 e0       	ldi	r31, 0x00	; 0
    1646:	80 81       	ld	r24, Z
    1648:	8d 7f       	andi	r24, 0xFD	; 253
    164a:	8c 93       	st	X, r24
		CLEAR_BIT(TIMSK,TOIE0); /* disable interrupts for overflow mode */
    164c:	a9 e5       	ldi	r26, 0x59	; 89
    164e:	b0 e0       	ldi	r27, 0x00	; 0
    1650:	e9 e5       	ldi	r30, 0x59	; 89
    1652:	f0 e0       	ldi	r31, 0x00	; 0
    1654:	80 81       	ld	r24, Z
    1656:	8e 7f       	andi	r24, 0xFE	; 254
    1658:	8c 93       	st	X, r24
		g_Timer0CallBackPtr = NULL_PTR; /* clear the call-back function */
    165a:	10 92 73 01 	sts	0x0173, r1
    165e:	10 92 72 01 	sts	0x0172, r1
    1662:	42 c0       	rjmp	.+132    	; 0x16e8 <Timer_deInit+0xce>

	}else if (timer_ID == Timer1){
    1664:	89 81       	ldd	r24, Y+1	; 0x01
    1666:	81 30       	cpi	r24, 0x01	; 1
    1668:	09 f5       	brne	.+66     	; 0x16ac <Timer_deInit+0x92>
		TCCR1A =0;
    166a:	ef e4       	ldi	r30, 0x4F	; 79
    166c:	f0 e0       	ldi	r31, 0x00	; 0
    166e:	10 82       	st	Z, r1
		TCCR1B = 0; /* disable clock */
    1670:	ee e4       	ldi	r30, 0x4E	; 78
    1672:	f0 e0       	ldi	r31, 0x00	; 0
    1674:	10 82       	st	Z, r1
		TCNT1 = 0;
    1676:	ec e4       	ldi	r30, 0x4C	; 76
    1678:	f0 e0       	ldi	r31, 0x00	; 0
    167a:	11 82       	std	Z+1, r1	; 0x01
    167c:	10 82       	st	Z, r1
		CLEAR_BIT(TIMSK, TOIE1); /* disable interrupts for overflow mode */
    167e:	a9 e5       	ldi	r26, 0x59	; 89
    1680:	b0 e0       	ldi	r27, 0x00	; 0
    1682:	e9 e5       	ldi	r30, 0x59	; 89
    1684:	f0 e0       	ldi	r31, 0x00	; 0
    1686:	80 81       	ld	r24, Z
    1688:	8b 7f       	andi	r24, 0xFB	; 251
    168a:	8c 93       	st	X, r24
		OCR1A = 0;  /* clear compare value for CTC mode */
    168c:	ea e4       	ldi	r30, 0x4A	; 74
    168e:	f0 e0       	ldi	r31, 0x00	; 0
    1690:	11 82       	std	Z+1, r1	; 0x01
    1692:	10 82       	st	Z, r1
		CLEAR_BIT(TIMSK, OCIE1A); /* disable interrupts for CTC mode */
    1694:	a9 e5       	ldi	r26, 0x59	; 89
    1696:	b0 e0       	ldi	r27, 0x00	; 0
    1698:	e9 e5       	ldi	r30, 0x59	; 89
    169a:	f0 e0       	ldi	r31, 0x00	; 0
    169c:	80 81       	ld	r24, Z
    169e:	8f 7e       	andi	r24, 0xEF	; 239
    16a0:	8c 93       	st	X, r24
		g_Timer1CallBackPtr = NULL_PTR;
    16a2:	10 92 75 01 	sts	0x0175, r1
    16a6:	10 92 74 01 	sts	0x0174, r1
    16aa:	1e c0       	rjmp	.+60     	; 0x16e8 <Timer_deInit+0xce>

	}else if (timer_ID == Timer2){
    16ac:	89 81       	ldd	r24, Y+1	; 0x01
    16ae:	82 30       	cpi	r24, 0x02	; 2
    16b0:	d9 f4       	brne	.+54     	; 0x16e8 <Timer_deInit+0xce>
		TCCR2 = 0;
    16b2:	e5 e4       	ldi	r30, 0x45	; 69
    16b4:	f0 e0       	ldi	r31, 0x00	; 0
    16b6:	10 82       	st	Z, r1
		TCNT2 = 0; /* clear initial value */
    16b8:	e4 e4       	ldi	r30, 0x44	; 68
    16ba:	f0 e0       	ldi	r31, 0x00	; 0
    16bc:	10 82       	st	Z, r1
		OCR2 = 0; /* clear compare value for CTC mode*/
    16be:	e3 e4       	ldi	r30, 0x43	; 67
    16c0:	f0 e0       	ldi	r31, 0x00	; 0
    16c2:	10 82       	st	Z, r1
		CLEAR_BIT(TIMSK, OCIE2); /* disable interrupts for CTC mode */
    16c4:	a9 e5       	ldi	r26, 0x59	; 89
    16c6:	b0 e0       	ldi	r27, 0x00	; 0
    16c8:	e9 e5       	ldi	r30, 0x59	; 89
    16ca:	f0 e0       	ldi	r31, 0x00	; 0
    16cc:	80 81       	ld	r24, Z
    16ce:	8f 77       	andi	r24, 0x7F	; 127
    16d0:	8c 93       	st	X, r24
		CLEAR_BIT(TIMSK, TOIE2); /* disable interrupts for overflow mode */
    16d2:	a9 e5       	ldi	r26, 0x59	; 89
    16d4:	b0 e0       	ldi	r27, 0x00	; 0
    16d6:	e9 e5       	ldi	r30, 0x59	; 89
    16d8:	f0 e0       	ldi	r31, 0x00	; 0
    16da:	80 81       	ld	r24, Z
    16dc:	8f 7b       	andi	r24, 0xBF	; 191
    16de:	8c 93       	st	X, r24
		g_Timer2CallBackPtr = NULL_PTR;
    16e0:	10 92 77 01 	sts	0x0177, r1
    16e4:	10 92 76 01 	sts	0x0176, r1
	}
}
    16e8:	0f 90       	pop	r0
    16ea:	cf 91       	pop	r28
    16ec:	df 91       	pop	r29
    16ee:	08 95       	ret

000016f0 <Timer_reset>:

void Timer_reset(Timer_ID timer_ID){
    16f0:	df 93       	push	r29
    16f2:	cf 93       	push	r28
    16f4:	0f 92       	push	r0
    16f6:	cd b7       	in	r28, 0x3d	; 61
    16f8:	de b7       	in	r29, 0x3e	; 62
    16fa:	89 83       	std	Y+1, r24	; 0x01
	if (timer_ID == Timer0){
    16fc:	89 81       	ldd	r24, Y+1	; 0x01
    16fe:	88 23       	and	r24, r24
    1700:	21 f4       	brne	.+8      	; 0x170a <Timer_reset+0x1a>
		TCNT0 = 0;
    1702:	e2 e5       	ldi	r30, 0x52	; 82
    1704:	f0 e0       	ldi	r31, 0x00	; 0
    1706:	10 82       	st	Z, r1
    1708:	0e c0       	rjmp	.+28     	; 0x1726 <Timer_reset+0x36>
	}else if (timer_ID == Timer1){
    170a:	89 81       	ldd	r24, Y+1	; 0x01
    170c:	81 30       	cpi	r24, 0x01	; 1
    170e:	29 f4       	brne	.+10     	; 0x171a <Timer_reset+0x2a>
		TCNT1 = 0;
    1710:	ec e4       	ldi	r30, 0x4C	; 76
    1712:	f0 e0       	ldi	r31, 0x00	; 0
    1714:	11 82       	std	Z+1, r1	; 0x01
    1716:	10 82       	st	Z, r1
    1718:	06 c0       	rjmp	.+12     	; 0x1726 <Timer_reset+0x36>
	}else if (timer_ID == Timer2){
    171a:	89 81       	ldd	r24, Y+1	; 0x01
    171c:	82 30       	cpi	r24, 0x02	; 2
    171e:	19 f4       	brne	.+6      	; 0x1726 <Timer_reset+0x36>
		TCNT2 = 0;
    1720:	e4 e4       	ldi	r30, 0x44	; 68
    1722:	f0 e0       	ldi	r31, 0x00	; 0
    1724:	10 82       	st	Z, r1
	}
}
    1726:	0f 90       	pop	r0
    1728:	cf 91       	pop	r28
    172a:	df 91       	pop	r29
    172c:	08 95       	ret

0000172e <__vector_6>:
/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

ISR(TIMER1_CAPT_vect)
{
    172e:	1f 92       	push	r1
    1730:	0f 92       	push	r0
    1732:	0f b6       	in	r0, 0x3f	; 63
    1734:	0f 92       	push	r0
    1736:	11 24       	eor	r1, r1
    1738:	2f 93       	push	r18
    173a:	3f 93       	push	r19
    173c:	4f 93       	push	r20
    173e:	5f 93       	push	r21
    1740:	6f 93       	push	r22
    1742:	7f 93       	push	r23
    1744:	8f 93       	push	r24
    1746:	9f 93       	push	r25
    1748:	af 93       	push	r26
    174a:	bf 93       	push	r27
    174c:	ef 93       	push	r30
    174e:	ff 93       	push	r31
    1750:	df 93       	push	r29
    1752:	cf 93       	push	r28
    1754:	cd b7       	in	r28, 0x3d	; 61
    1756:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    1758:	80 91 78 01 	lds	r24, 0x0178
    175c:	90 91 79 01 	lds	r25, 0x0179
    1760:	00 97       	sbiw	r24, 0x00	; 0
    1762:	29 f0       	breq	.+10     	; 0x176e <__vector_6+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1764:	e0 91 78 01 	lds	r30, 0x0178
    1768:	f0 91 79 01 	lds	r31, 0x0179
    176c:	09 95       	icall
	}
}
    176e:	cf 91       	pop	r28
    1770:	df 91       	pop	r29
    1772:	ff 91       	pop	r31
    1774:	ef 91       	pop	r30
    1776:	bf 91       	pop	r27
    1778:	af 91       	pop	r26
    177a:	9f 91       	pop	r25
    177c:	8f 91       	pop	r24
    177e:	7f 91       	pop	r23
    1780:	6f 91       	pop	r22
    1782:	5f 91       	pop	r21
    1784:	4f 91       	pop	r20
    1786:	3f 91       	pop	r19
    1788:	2f 91       	pop	r18
    178a:	0f 90       	pop	r0
    178c:	0f be       	out	0x3f, r0	; 63
    178e:	0f 90       	pop	r0
    1790:	1f 90       	pop	r1
    1792:	18 95       	reti

00001794 <Icu_init>:
 * 	2. Set the required edge detection.
 * 	3. Enable the Input Capture Interrupt.
 * 	4. Initialize Timer1 Registers
 */
void Icu_init(const Icu_ConfigType * Config_Ptr)
{
    1794:	df 93       	push	r29
    1796:	cf 93       	push	r28
    1798:	00 d0       	rcall	.+0      	; 0x179a <Icu_init+0x6>
    179a:	cd b7       	in	r28, 0x3d	; 61
    179c:	de b7       	in	r29, 0x3e	; 62
    179e:	9a 83       	std	Y+2, r25	; 0x02
    17a0:	89 83       	std	Y+1, r24	; 0x01

	TCCR1B = (1<<ICES1)|(1<<CS11); //start by catching the rising edge & no prescaler
    17a2:	ee e4       	ldi	r30, 0x4E	; 78
    17a4:	f0 e0       	ldi	r31, 0x00	; 0
    17a6:	82 e4       	ldi	r24, 0x42	; 66
    17a8:	80 83       	st	Z, r24
	TCNT1  = 0;
    17aa:	ec e4       	ldi	r30, 0x4C	; 76
    17ac:	f0 e0       	ldi	r31, 0x00	; 0
    17ae:	11 82       	std	Z+1, r1	; 0x01
    17b0:	10 82       	st	Z, r1
	ICR1   = 0;
    17b2:	e6 e4       	ldi	r30, 0x46	; 70
    17b4:	f0 e0       	ldi	r31, 0x00	; 0
    17b6:	11 82       	std	Z+1, r1	; 0x01
    17b8:	10 82       	st	Z, r1
	TIMSK |= (1<<TICIE1);
    17ba:	a9 e5       	ldi	r26, 0x59	; 89
    17bc:	b0 e0       	ldi	r27, 0x00	; 0
    17be:	e9 e5       	ldi	r30, 0x59	; 89
    17c0:	f0 e0       	ldi	r31, 0x00	; 0
    17c2:	80 81       	ld	r24, Z
    17c4:	80 62       	ori	r24, 0x20	; 32
    17c6:	8c 93       	st	X, r24

	/* Configure ICP1/PD6 as i/p pin */
	//DDRD &= ~(1<<PD6);
	CLEAR_BIT(DDRD,6);
    17c8:	a1 e3       	ldi	r26, 0x31	; 49
    17ca:	b0 e0       	ldi	r27, 0x00	; 0
    17cc:	e1 e3       	ldi	r30, 0x31	; 49
    17ce:	f0 e0       	ldi	r31, 0x00	; 0
    17d0:	80 81       	ld	r24, Z
    17d2:	8f 7b       	andi	r24, 0xBF	; 191
    17d4:	8c 93       	st	X, r24

	/* Timer1 always operates in Normal Mode */
	TCCR1A = (1<<FOC1A) | (1<<FOC1B);
    17d6:	ef e4       	ldi	r30, 0x4F	; 79
    17d8:	f0 e0       	ldi	r31, 0x00	; 0
    17da:	8c e0       	ldi	r24, 0x0C	; 12
    17dc:	80 83       	st	Z, r24

	/*
	 * insert the required clock value in the first three bits (CS10, CS11 and CS12)
	 * of TCCR1B Register
	 */
	TCCR1B = (TCCR1B & 0xF8) | ((Config_Ptr->clock));
    17de:	ae e4       	ldi	r26, 0x4E	; 78
    17e0:	b0 e0       	ldi	r27, 0x00	; 0
    17e2:	ee e4       	ldi	r30, 0x4E	; 78
    17e4:	f0 e0       	ldi	r31, 0x00	; 0
    17e6:	80 81       	ld	r24, Z
    17e8:	98 2f       	mov	r25, r24
    17ea:	98 7f       	andi	r25, 0xF8	; 248
    17ec:	e9 81       	ldd	r30, Y+1	; 0x01
    17ee:	fa 81       	ldd	r31, Y+2	; 0x02
    17f0:	80 81       	ld	r24, Z
    17f2:	89 2b       	or	r24, r25
    17f4:	8c 93       	st	X, r24
	/*
    * insert the required edge type in ICES1 bit in TCCR1B Register
	 */
	TCCR1B = (TCCR1B & 0xBF) | ((Config_Ptr->edge)<<6);
    17f6:	ae e4       	ldi	r26, 0x4E	; 78
    17f8:	b0 e0       	ldi	r27, 0x00	; 0
    17fa:	ee e4       	ldi	r30, 0x4E	; 78
    17fc:	f0 e0       	ldi	r31, 0x00	; 0
    17fe:	80 81       	ld	r24, Z
    1800:	28 2f       	mov	r18, r24
    1802:	2f 7b       	andi	r18, 0xBF	; 191
    1804:	e9 81       	ldd	r30, Y+1	; 0x01
    1806:	fa 81       	ldd	r31, Y+2	; 0x02
    1808:	81 81       	ldd	r24, Z+1	; 0x01
    180a:	88 2f       	mov	r24, r24
    180c:	90 e0       	ldi	r25, 0x00	; 0
    180e:	00 24       	eor	r0, r0
    1810:	96 95       	lsr	r25
    1812:	87 95       	ror	r24
    1814:	07 94       	ror	r0
    1816:	96 95       	lsr	r25
    1818:	87 95       	ror	r24
    181a:	07 94       	ror	r0
    181c:	98 2f       	mov	r25, r24
    181e:	80 2d       	mov	r24, r0
    1820:	82 2b       	or	r24, r18
    1822:	8c 93       	st	X, r24

	/* Initial Value for Timer1 */
	TCNT1 = 0;
    1824:	ec e4       	ldi	r30, 0x4C	; 76
    1826:	f0 e0       	ldi	r31, 0x00	; 0
    1828:	11 82       	std	Z+1, r1	; 0x01
    182a:	10 82       	st	Z, r1

	/* Initial Value for the input capture register */
	ICR1 = 0;
    182c:	e6 e4       	ldi	r30, 0x46	; 70
    182e:	f0 e0       	ldi	r31, 0x00	; 0
    1830:	11 82       	std	Z+1, r1	; 0x01
    1832:	10 82       	st	Z, r1

	/* Enable the Input Capture interrupt to generate an interrupt when edge is detected on ICP1/PD6 pin */
	TIMSK |= (1<<TICIE1);
    1834:	a9 e5       	ldi	r26, 0x59	; 89
    1836:	b0 e0       	ldi	r27, 0x00	; 0
    1838:	e9 e5       	ldi	r30, 0x59	; 89
    183a:	f0 e0       	ldi	r31, 0x00	; 0
    183c:	80 81       	ld	r24, Z
    183e:	80 62       	ori	r24, 0x20	; 32
    1840:	8c 93       	st	X, r24
}
    1842:	0f 90       	pop	r0
    1844:	0f 90       	pop	r0
    1846:	cf 91       	pop	r28
    1848:	df 91       	pop	r29
    184a:	08 95       	ret

0000184c <Icu_setCallBack>:

/*
 * Description: Function to set the Call Back function address.
 */
void Icu_setCallBack(void(*a_ptr)(void))
{
    184c:	df 93       	push	r29
    184e:	cf 93       	push	r28
    1850:	00 d0       	rcall	.+0      	; 0x1852 <Icu_setCallBack+0x6>
    1852:	cd b7       	in	r28, 0x3d	; 61
    1854:	de b7       	in	r29, 0x3e	; 62
    1856:	9a 83       	std	Y+2, r25	; 0x02
    1858:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr = a_ptr;
    185a:	89 81       	ldd	r24, Y+1	; 0x01
    185c:	9a 81       	ldd	r25, Y+2	; 0x02
    185e:	90 93 79 01 	sts	0x0179, r25
    1862:	80 93 78 01 	sts	0x0178, r24
}
    1866:	0f 90       	pop	r0
    1868:	0f 90       	pop	r0
    186a:	cf 91       	pop	r28
    186c:	df 91       	pop	r29
    186e:	08 95       	ret

00001870 <Icu_setEdgeDetectionType>:

/*
* Description: Function to set the required edge detection.
*/
void Icu_setEdgeDetectionType(const Icu_EdgeType a_edgeType)
{
    1870:	df 93       	push	r29
    1872:	cf 93       	push	r28
    1874:	0f 92       	push	r0
    1876:	cd b7       	in	r28, 0x3d	; 61
    1878:	de b7       	in	r29, 0x3e	; 62
    187a:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * insert the required edge type in ICES1 bit in TCCR1B Register
	 */
	TCCR1B = (TCCR1B & 0xBF) | (a_edgeType<<6);
    187c:	ae e4       	ldi	r26, 0x4E	; 78
    187e:	b0 e0       	ldi	r27, 0x00	; 0
    1880:	ee e4       	ldi	r30, 0x4E	; 78
    1882:	f0 e0       	ldi	r31, 0x00	; 0
    1884:	80 81       	ld	r24, Z
    1886:	28 2f       	mov	r18, r24
    1888:	2f 7b       	andi	r18, 0xBF	; 191
    188a:	89 81       	ldd	r24, Y+1	; 0x01
    188c:	88 2f       	mov	r24, r24
    188e:	90 e0       	ldi	r25, 0x00	; 0
    1890:	00 24       	eor	r0, r0
    1892:	96 95       	lsr	r25
    1894:	87 95       	ror	r24
    1896:	07 94       	ror	r0
    1898:	96 95       	lsr	r25
    189a:	87 95       	ror	r24
    189c:	07 94       	ror	r0
    189e:	98 2f       	mov	r25, r24
    18a0:	80 2d       	mov	r24, r0
    18a2:	82 2b       	or	r24, r18
    18a4:	8c 93       	st	X, r24
}
    18a6:	0f 90       	pop	r0
    18a8:	cf 91       	pop	r28
    18aa:	df 91       	pop	r29
    18ac:	08 95       	ret

000018ae <Icu_getInputCaptureValue>:
/*
* Description: Function to get the Timer1 Value when the input is captured
*              The value stored at Input Capture Register ICR1
*/
uint16 Icu_getInputCaptureValue(void)
{
    18ae:	df 93       	push	r29
    18b0:	cf 93       	push	r28
    18b2:	cd b7       	in	r28, 0x3d	; 61
    18b4:	de b7       	in	r29, 0x3e	; 62
	return ICR1;
    18b6:	e6 e4       	ldi	r30, 0x46	; 70
    18b8:	f0 e0       	ldi	r31, 0x00	; 0
    18ba:	80 81       	ld	r24, Z
    18bc:	91 81       	ldd	r25, Z+1	; 0x01
}
    18be:	cf 91       	pop	r28
    18c0:	df 91       	pop	r29
    18c2:	08 95       	ret

000018c4 <Icu_clearTimerValue>:

/*
* Description: Function to clear the Timer1 Value to start count from ZERO
*/
void Icu_clearTimerValue(void)
{
    18c4:	df 93       	push	r29
    18c6:	cf 93       	push	r28
    18c8:	cd b7       	in	r28, 0x3d	; 61
    18ca:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;
    18cc:	ec e4       	ldi	r30, 0x4C	; 76
    18ce:	f0 e0       	ldi	r31, 0x00	; 0
    18d0:	11 82       	std	Z+1, r1	; 0x01
    18d2:	10 82       	st	Z, r1
}
    18d4:	cf 91       	pop	r28
    18d6:	df 91       	pop	r29
    18d8:	08 95       	ret

000018da <Icu_DeInit>:

/*
* Description: Function to disable the Timer1 to stop the ICU Driver
*/
void Icu_DeInit(void)
{
    18da:	df 93       	push	r29
    18dc:	cf 93       	push	r28
    18de:	cd b7       	in	r28, 0x3d	; 61
    18e0:	de b7       	in	r29, 0x3e	; 62
	/* Clear All Timer1 Registers */
	TCCR1A = 0;
    18e2:	ef e4       	ldi	r30, 0x4F	; 79
    18e4:	f0 e0       	ldi	r31, 0x00	; 0
    18e6:	10 82       	st	Z, r1
	TCCR1B = 0;
    18e8:	ee e4       	ldi	r30, 0x4E	; 78
    18ea:	f0 e0       	ldi	r31, 0x00	; 0
    18ec:	10 82       	st	Z, r1
	TCNT1 = 0;
    18ee:	ec e4       	ldi	r30, 0x4C	; 76
    18f0:	f0 e0       	ldi	r31, 0x00	; 0
    18f2:	11 82       	std	Z+1, r1	; 0x01
    18f4:	10 82       	st	Z, r1
	ICR1 = 0;
    18f6:	e6 e4       	ldi	r30, 0x46	; 70
    18f8:	f0 e0       	ldi	r31, 0x00	; 0
    18fa:	11 82       	std	Z+1, r1	; 0x01
    18fc:	10 82       	st	Z, r1

	/* Disable the Input Capture interrupt */
	TIMSK &= ~(1<<TICIE1);
    18fe:	a9 e5       	ldi	r26, 0x59	; 89
    1900:	b0 e0       	ldi	r27, 0x00	; 0
    1902:	e9 e5       	ldi	r30, 0x59	; 89
    1904:	f0 e0       	ldi	r31, 0x00	; 0
    1906:	80 81       	ld	r24, Z
    1908:	8f 7d       	andi	r24, 0xDF	; 223
    190a:	8c 93       	st	X, r24
}
    190c:	cf 91       	pop	r28
    190e:	df 91       	pop	r29
    1910:	08 95       	ret

00001912 <DIO_setupPinDirection>:
#include"dio.h"
#include "../../CommonDef/common_macros.h"


void DIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    1912:	df 93       	push	r29
    1914:	cf 93       	push	r28
    1916:	00 d0       	rcall	.+0      	; 0x1918 <DIO_setupPinDirection+0x6>
    1918:	00 d0       	rcall	.+0      	; 0x191a <DIO_setupPinDirection+0x8>
    191a:	0f 92       	push	r0
    191c:	cd b7       	in	r28, 0x3d	; 61
    191e:	de b7       	in	r29, 0x3e	; 62
    1920:	89 83       	std	Y+1, r24	; 0x01
    1922:	6a 83       	std	Y+2, r22	; 0x02
    1924:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1926:	8a 81       	ldd	r24, Y+2	; 0x02
    1928:	88 30       	cpi	r24, 0x08	; 8
    192a:	08 f0       	brcs	.+2      	; 0x192e <DIO_setupPinDirection+0x1c>
    192c:	d5 c0       	rjmp	.+426    	; 0x1ad8 <DIO_setupPinDirection+0x1c6>
    192e:	89 81       	ldd	r24, Y+1	; 0x01
    1930:	84 30       	cpi	r24, 0x04	; 4
    1932:	08 f0       	brcs	.+2      	; 0x1936 <DIO_setupPinDirection+0x24>
    1934:	d1 c0       	rjmp	.+418    	; 0x1ad8 <DIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    1936:	89 81       	ldd	r24, Y+1	; 0x01
    1938:	28 2f       	mov	r18, r24
    193a:	30 e0       	ldi	r19, 0x00	; 0
    193c:	3d 83       	std	Y+5, r19	; 0x05
    193e:	2c 83       	std	Y+4, r18	; 0x04
    1940:	8c 81       	ldd	r24, Y+4	; 0x04
    1942:	9d 81       	ldd	r25, Y+5	; 0x05
    1944:	81 30       	cpi	r24, 0x01	; 1
    1946:	91 05       	cpc	r25, r1
    1948:	09 f4       	brne	.+2      	; 0x194c <DIO_setupPinDirection+0x3a>
    194a:	43 c0       	rjmp	.+134    	; 0x19d2 <DIO_setupPinDirection+0xc0>
    194c:	2c 81       	ldd	r18, Y+4	; 0x04
    194e:	3d 81       	ldd	r19, Y+5	; 0x05
    1950:	22 30       	cpi	r18, 0x02	; 2
    1952:	31 05       	cpc	r19, r1
    1954:	2c f4       	brge	.+10     	; 0x1960 <DIO_setupPinDirection+0x4e>
    1956:	8c 81       	ldd	r24, Y+4	; 0x04
    1958:	9d 81       	ldd	r25, Y+5	; 0x05
    195a:	00 97       	sbiw	r24, 0x00	; 0
    195c:	71 f0       	breq	.+28     	; 0x197a <DIO_setupPinDirection+0x68>
    195e:	bc c0       	rjmp	.+376    	; 0x1ad8 <DIO_setupPinDirection+0x1c6>
    1960:	2c 81       	ldd	r18, Y+4	; 0x04
    1962:	3d 81       	ldd	r19, Y+5	; 0x05
    1964:	22 30       	cpi	r18, 0x02	; 2
    1966:	31 05       	cpc	r19, r1
    1968:	09 f4       	brne	.+2      	; 0x196c <DIO_setupPinDirection+0x5a>
    196a:	5f c0       	rjmp	.+190    	; 0x1a2a <DIO_setupPinDirection+0x118>
    196c:	8c 81       	ldd	r24, Y+4	; 0x04
    196e:	9d 81       	ldd	r25, Y+5	; 0x05
    1970:	83 30       	cpi	r24, 0x03	; 3
    1972:	91 05       	cpc	r25, r1
    1974:	09 f4       	brne	.+2      	; 0x1978 <DIO_setupPinDirection+0x66>
    1976:	85 c0       	rjmp	.+266    	; 0x1a82 <DIO_setupPinDirection+0x170>
    1978:	af c0       	rjmp	.+350    	; 0x1ad8 <DIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    197a:	8b 81       	ldd	r24, Y+3	; 0x03
    197c:	81 30       	cpi	r24, 0x01	; 1
    197e:	a1 f4       	brne	.+40     	; 0x19a8 <DIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    1980:	aa e3       	ldi	r26, 0x3A	; 58
    1982:	b0 e0       	ldi	r27, 0x00	; 0
    1984:	ea e3       	ldi	r30, 0x3A	; 58
    1986:	f0 e0       	ldi	r31, 0x00	; 0
    1988:	80 81       	ld	r24, Z
    198a:	48 2f       	mov	r20, r24
    198c:	8a 81       	ldd	r24, Y+2	; 0x02
    198e:	28 2f       	mov	r18, r24
    1990:	30 e0       	ldi	r19, 0x00	; 0
    1992:	81 e0       	ldi	r24, 0x01	; 1
    1994:	90 e0       	ldi	r25, 0x00	; 0
    1996:	02 2e       	mov	r0, r18
    1998:	02 c0       	rjmp	.+4      	; 0x199e <DIO_setupPinDirection+0x8c>
    199a:	88 0f       	add	r24, r24
    199c:	99 1f       	adc	r25, r25
    199e:	0a 94       	dec	r0
    19a0:	e2 f7       	brpl	.-8      	; 0x199a <DIO_setupPinDirection+0x88>
    19a2:	84 2b       	or	r24, r20
    19a4:	8c 93       	st	X, r24
    19a6:	98 c0       	rjmp	.+304    	; 0x1ad8 <DIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    19a8:	aa e3       	ldi	r26, 0x3A	; 58
    19aa:	b0 e0       	ldi	r27, 0x00	; 0
    19ac:	ea e3       	ldi	r30, 0x3A	; 58
    19ae:	f0 e0       	ldi	r31, 0x00	; 0
    19b0:	80 81       	ld	r24, Z
    19b2:	48 2f       	mov	r20, r24
    19b4:	8a 81       	ldd	r24, Y+2	; 0x02
    19b6:	28 2f       	mov	r18, r24
    19b8:	30 e0       	ldi	r19, 0x00	; 0
    19ba:	81 e0       	ldi	r24, 0x01	; 1
    19bc:	90 e0       	ldi	r25, 0x00	; 0
    19be:	02 2e       	mov	r0, r18
    19c0:	02 c0       	rjmp	.+4      	; 0x19c6 <DIO_setupPinDirection+0xb4>
    19c2:	88 0f       	add	r24, r24
    19c4:	99 1f       	adc	r25, r25
    19c6:	0a 94       	dec	r0
    19c8:	e2 f7       	brpl	.-8      	; 0x19c2 <DIO_setupPinDirection+0xb0>
    19ca:	80 95       	com	r24
    19cc:	84 23       	and	r24, r20
    19ce:	8c 93       	st	X, r24
    19d0:	83 c0       	rjmp	.+262    	; 0x1ad8 <DIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    19d2:	8b 81       	ldd	r24, Y+3	; 0x03
    19d4:	81 30       	cpi	r24, 0x01	; 1
    19d6:	a1 f4       	brne	.+40     	; 0x1a00 <DIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    19d8:	a7 e3       	ldi	r26, 0x37	; 55
    19da:	b0 e0       	ldi	r27, 0x00	; 0
    19dc:	e7 e3       	ldi	r30, 0x37	; 55
    19de:	f0 e0       	ldi	r31, 0x00	; 0
    19e0:	80 81       	ld	r24, Z
    19e2:	48 2f       	mov	r20, r24
    19e4:	8a 81       	ldd	r24, Y+2	; 0x02
    19e6:	28 2f       	mov	r18, r24
    19e8:	30 e0       	ldi	r19, 0x00	; 0
    19ea:	81 e0       	ldi	r24, 0x01	; 1
    19ec:	90 e0       	ldi	r25, 0x00	; 0
    19ee:	02 2e       	mov	r0, r18
    19f0:	02 c0       	rjmp	.+4      	; 0x19f6 <DIO_setupPinDirection+0xe4>
    19f2:	88 0f       	add	r24, r24
    19f4:	99 1f       	adc	r25, r25
    19f6:	0a 94       	dec	r0
    19f8:	e2 f7       	brpl	.-8      	; 0x19f2 <DIO_setupPinDirection+0xe0>
    19fa:	84 2b       	or	r24, r20
    19fc:	8c 93       	st	X, r24
    19fe:	6c c0       	rjmp	.+216    	; 0x1ad8 <DIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1a00:	a7 e3       	ldi	r26, 0x37	; 55
    1a02:	b0 e0       	ldi	r27, 0x00	; 0
    1a04:	e7 e3       	ldi	r30, 0x37	; 55
    1a06:	f0 e0       	ldi	r31, 0x00	; 0
    1a08:	80 81       	ld	r24, Z
    1a0a:	48 2f       	mov	r20, r24
    1a0c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a0e:	28 2f       	mov	r18, r24
    1a10:	30 e0       	ldi	r19, 0x00	; 0
    1a12:	81 e0       	ldi	r24, 0x01	; 1
    1a14:	90 e0       	ldi	r25, 0x00	; 0
    1a16:	02 2e       	mov	r0, r18
    1a18:	02 c0       	rjmp	.+4      	; 0x1a1e <DIO_setupPinDirection+0x10c>
    1a1a:	88 0f       	add	r24, r24
    1a1c:	99 1f       	adc	r25, r25
    1a1e:	0a 94       	dec	r0
    1a20:	e2 f7       	brpl	.-8      	; 0x1a1a <DIO_setupPinDirection+0x108>
    1a22:	80 95       	com	r24
    1a24:	84 23       	and	r24, r20
    1a26:	8c 93       	st	X, r24
    1a28:	57 c0       	rjmp	.+174    	; 0x1ad8 <DIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    1a2a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a2c:	81 30       	cpi	r24, 0x01	; 1
    1a2e:	a1 f4       	brne	.+40     	; 0x1a58 <DIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1a30:	a4 e3       	ldi	r26, 0x34	; 52
    1a32:	b0 e0       	ldi	r27, 0x00	; 0
    1a34:	e4 e3       	ldi	r30, 0x34	; 52
    1a36:	f0 e0       	ldi	r31, 0x00	; 0
    1a38:	80 81       	ld	r24, Z
    1a3a:	48 2f       	mov	r20, r24
    1a3c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a3e:	28 2f       	mov	r18, r24
    1a40:	30 e0       	ldi	r19, 0x00	; 0
    1a42:	81 e0       	ldi	r24, 0x01	; 1
    1a44:	90 e0       	ldi	r25, 0x00	; 0
    1a46:	02 2e       	mov	r0, r18
    1a48:	02 c0       	rjmp	.+4      	; 0x1a4e <DIO_setupPinDirection+0x13c>
    1a4a:	88 0f       	add	r24, r24
    1a4c:	99 1f       	adc	r25, r25
    1a4e:	0a 94       	dec	r0
    1a50:	e2 f7       	brpl	.-8      	; 0x1a4a <DIO_setupPinDirection+0x138>
    1a52:	84 2b       	or	r24, r20
    1a54:	8c 93       	st	X, r24
    1a56:	40 c0       	rjmp	.+128    	; 0x1ad8 <DIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    1a58:	a4 e3       	ldi	r26, 0x34	; 52
    1a5a:	b0 e0       	ldi	r27, 0x00	; 0
    1a5c:	e4 e3       	ldi	r30, 0x34	; 52
    1a5e:	f0 e0       	ldi	r31, 0x00	; 0
    1a60:	80 81       	ld	r24, Z
    1a62:	48 2f       	mov	r20, r24
    1a64:	8a 81       	ldd	r24, Y+2	; 0x02
    1a66:	28 2f       	mov	r18, r24
    1a68:	30 e0       	ldi	r19, 0x00	; 0
    1a6a:	81 e0       	ldi	r24, 0x01	; 1
    1a6c:	90 e0       	ldi	r25, 0x00	; 0
    1a6e:	02 2e       	mov	r0, r18
    1a70:	02 c0       	rjmp	.+4      	; 0x1a76 <DIO_setupPinDirection+0x164>
    1a72:	88 0f       	add	r24, r24
    1a74:	99 1f       	adc	r25, r25
    1a76:	0a 94       	dec	r0
    1a78:	e2 f7       	brpl	.-8      	; 0x1a72 <DIO_setupPinDirection+0x160>
    1a7a:	80 95       	com	r24
    1a7c:	84 23       	and	r24, r20
    1a7e:	8c 93       	st	X, r24
    1a80:	2b c0       	rjmp	.+86     	; 0x1ad8 <DIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    1a82:	8b 81       	ldd	r24, Y+3	; 0x03
    1a84:	81 30       	cpi	r24, 0x01	; 1
    1a86:	a1 f4       	brne	.+40     	; 0x1ab0 <DIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    1a88:	a1 e3       	ldi	r26, 0x31	; 49
    1a8a:	b0 e0       	ldi	r27, 0x00	; 0
    1a8c:	e1 e3       	ldi	r30, 0x31	; 49
    1a8e:	f0 e0       	ldi	r31, 0x00	; 0
    1a90:	80 81       	ld	r24, Z
    1a92:	48 2f       	mov	r20, r24
    1a94:	8a 81       	ldd	r24, Y+2	; 0x02
    1a96:	28 2f       	mov	r18, r24
    1a98:	30 e0       	ldi	r19, 0x00	; 0
    1a9a:	81 e0       	ldi	r24, 0x01	; 1
    1a9c:	90 e0       	ldi	r25, 0x00	; 0
    1a9e:	02 2e       	mov	r0, r18
    1aa0:	02 c0       	rjmp	.+4      	; 0x1aa6 <DIO_setupPinDirection+0x194>
    1aa2:	88 0f       	add	r24, r24
    1aa4:	99 1f       	adc	r25, r25
    1aa6:	0a 94       	dec	r0
    1aa8:	e2 f7       	brpl	.-8      	; 0x1aa2 <DIO_setupPinDirection+0x190>
    1aaa:	84 2b       	or	r24, r20
    1aac:	8c 93       	st	X, r24
    1aae:	14 c0       	rjmp	.+40     	; 0x1ad8 <DIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    1ab0:	a1 e3       	ldi	r26, 0x31	; 49
    1ab2:	b0 e0       	ldi	r27, 0x00	; 0
    1ab4:	e1 e3       	ldi	r30, 0x31	; 49
    1ab6:	f0 e0       	ldi	r31, 0x00	; 0
    1ab8:	80 81       	ld	r24, Z
    1aba:	48 2f       	mov	r20, r24
    1abc:	8a 81       	ldd	r24, Y+2	; 0x02
    1abe:	28 2f       	mov	r18, r24
    1ac0:	30 e0       	ldi	r19, 0x00	; 0
    1ac2:	81 e0       	ldi	r24, 0x01	; 1
    1ac4:	90 e0       	ldi	r25, 0x00	; 0
    1ac6:	02 2e       	mov	r0, r18
    1ac8:	02 c0       	rjmp	.+4      	; 0x1ace <DIO_setupPinDirection+0x1bc>
    1aca:	88 0f       	add	r24, r24
    1acc:	99 1f       	adc	r25, r25
    1ace:	0a 94       	dec	r0
    1ad0:	e2 f7       	brpl	.-8      	; 0x1aca <DIO_setupPinDirection+0x1b8>
    1ad2:	80 95       	com	r24
    1ad4:	84 23       	and	r24, r20
    1ad6:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1ad8:	0f 90       	pop	r0
    1ada:	0f 90       	pop	r0
    1adc:	0f 90       	pop	r0
    1ade:	0f 90       	pop	r0
    1ae0:	0f 90       	pop	r0
    1ae2:	cf 91       	pop	r28
    1ae4:	df 91       	pop	r29
    1ae6:	08 95       	ret

00001ae8 <DIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void DIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1ae8:	df 93       	push	r29
    1aea:	cf 93       	push	r28
    1aec:	00 d0       	rcall	.+0      	; 0x1aee <DIO_writePin+0x6>
    1aee:	00 d0       	rcall	.+0      	; 0x1af0 <DIO_writePin+0x8>
    1af0:	0f 92       	push	r0
    1af2:	cd b7       	in	r28, 0x3d	; 61
    1af4:	de b7       	in	r29, 0x3e	; 62
    1af6:	89 83       	std	Y+1, r24	; 0x01
    1af8:	6a 83       	std	Y+2, r22	; 0x02
    1afa:	4b 83       	std	Y+3, r20	; 0x03
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1afc:	8a 81       	ldd	r24, Y+2	; 0x02
    1afe:	88 30       	cpi	r24, 0x08	; 8
    1b00:	08 f0       	brcs	.+2      	; 0x1b04 <DIO_writePin+0x1c>
    1b02:	d5 c0       	rjmp	.+426    	; 0x1cae <DIO_writePin+0x1c6>
    1b04:	89 81       	ldd	r24, Y+1	; 0x01
    1b06:	84 30       	cpi	r24, 0x04	; 4
    1b08:	08 f0       	brcs	.+2      	; 0x1b0c <DIO_writePin+0x24>
    1b0a:	d1 c0       	rjmp	.+418    	; 0x1cae <DIO_writePin+0x1c6>
	{
		/* Do Nothing */
	}
	else
	{
		switch(port_num)
    1b0c:	89 81       	ldd	r24, Y+1	; 0x01
    1b0e:	28 2f       	mov	r18, r24
    1b10:	30 e0       	ldi	r19, 0x00	; 0
    1b12:	3d 83       	std	Y+5, r19	; 0x05
    1b14:	2c 83       	std	Y+4, r18	; 0x04
    1b16:	8c 81       	ldd	r24, Y+4	; 0x04
    1b18:	9d 81       	ldd	r25, Y+5	; 0x05
    1b1a:	81 30       	cpi	r24, 0x01	; 1
    1b1c:	91 05       	cpc	r25, r1
    1b1e:	09 f4       	brne	.+2      	; 0x1b22 <DIO_writePin+0x3a>
    1b20:	43 c0       	rjmp	.+134    	; 0x1ba8 <DIO_writePin+0xc0>
    1b22:	2c 81       	ldd	r18, Y+4	; 0x04
    1b24:	3d 81       	ldd	r19, Y+5	; 0x05
    1b26:	22 30       	cpi	r18, 0x02	; 2
    1b28:	31 05       	cpc	r19, r1
    1b2a:	2c f4       	brge	.+10     	; 0x1b36 <DIO_writePin+0x4e>
    1b2c:	8c 81       	ldd	r24, Y+4	; 0x04
    1b2e:	9d 81       	ldd	r25, Y+5	; 0x05
    1b30:	00 97       	sbiw	r24, 0x00	; 0
    1b32:	71 f0       	breq	.+28     	; 0x1b50 <DIO_writePin+0x68>
    1b34:	bc c0       	rjmp	.+376    	; 0x1cae <DIO_writePin+0x1c6>
    1b36:	2c 81       	ldd	r18, Y+4	; 0x04
    1b38:	3d 81       	ldd	r19, Y+5	; 0x05
    1b3a:	22 30       	cpi	r18, 0x02	; 2
    1b3c:	31 05       	cpc	r19, r1
    1b3e:	09 f4       	brne	.+2      	; 0x1b42 <DIO_writePin+0x5a>
    1b40:	5f c0       	rjmp	.+190    	; 0x1c00 <DIO_writePin+0x118>
    1b42:	8c 81       	ldd	r24, Y+4	; 0x04
    1b44:	9d 81       	ldd	r25, Y+5	; 0x05
    1b46:	83 30       	cpi	r24, 0x03	; 3
    1b48:	91 05       	cpc	r25, r1
    1b4a:	09 f4       	brne	.+2      	; 0x1b4e <DIO_writePin+0x66>
    1b4c:	85 c0       	rjmp	.+266    	; 0x1c58 <DIO_writePin+0x170>
    1b4e:	af c0       	rjmp	.+350    	; 0x1cae <DIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    1b50:	8b 81       	ldd	r24, Y+3	; 0x03
    1b52:	81 30       	cpi	r24, 0x01	; 1
    1b54:	a1 f4       	brne	.+40     	; 0x1b7e <DIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    1b56:	ab e3       	ldi	r26, 0x3B	; 59
    1b58:	b0 e0       	ldi	r27, 0x00	; 0
    1b5a:	eb e3       	ldi	r30, 0x3B	; 59
    1b5c:	f0 e0       	ldi	r31, 0x00	; 0
    1b5e:	80 81       	ld	r24, Z
    1b60:	48 2f       	mov	r20, r24
    1b62:	8a 81       	ldd	r24, Y+2	; 0x02
    1b64:	28 2f       	mov	r18, r24
    1b66:	30 e0       	ldi	r19, 0x00	; 0
    1b68:	81 e0       	ldi	r24, 0x01	; 1
    1b6a:	90 e0       	ldi	r25, 0x00	; 0
    1b6c:	02 2e       	mov	r0, r18
    1b6e:	02 c0       	rjmp	.+4      	; 0x1b74 <DIO_writePin+0x8c>
    1b70:	88 0f       	add	r24, r24
    1b72:	99 1f       	adc	r25, r25
    1b74:	0a 94       	dec	r0
    1b76:	e2 f7       	brpl	.-8      	; 0x1b70 <DIO_writePin+0x88>
    1b78:	84 2b       	or	r24, r20
    1b7a:	8c 93       	st	X, r24
    1b7c:	98 c0       	rjmp	.+304    	; 0x1cae <DIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    1b7e:	ab e3       	ldi	r26, 0x3B	; 59
    1b80:	b0 e0       	ldi	r27, 0x00	; 0
    1b82:	eb e3       	ldi	r30, 0x3B	; 59
    1b84:	f0 e0       	ldi	r31, 0x00	; 0
    1b86:	80 81       	ld	r24, Z
    1b88:	48 2f       	mov	r20, r24
    1b8a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b8c:	28 2f       	mov	r18, r24
    1b8e:	30 e0       	ldi	r19, 0x00	; 0
    1b90:	81 e0       	ldi	r24, 0x01	; 1
    1b92:	90 e0       	ldi	r25, 0x00	; 0
    1b94:	02 2e       	mov	r0, r18
    1b96:	02 c0       	rjmp	.+4      	; 0x1b9c <DIO_writePin+0xb4>
    1b98:	88 0f       	add	r24, r24
    1b9a:	99 1f       	adc	r25, r25
    1b9c:	0a 94       	dec	r0
    1b9e:	e2 f7       	brpl	.-8      	; 0x1b98 <DIO_writePin+0xb0>
    1ba0:	80 95       	com	r24
    1ba2:	84 23       	and	r24, r20
    1ba4:	8c 93       	st	X, r24
    1ba6:	83 c0       	rjmp	.+262    	; 0x1cae <DIO_writePin+0x1c6>
			}
			break;

		case PORTB_ID:
			if(value == LOGIC_HIGH)
    1ba8:	8b 81       	ldd	r24, Y+3	; 0x03
    1baa:	81 30       	cpi	r24, 0x01	; 1
    1bac:	a1 f4       	brne	.+40     	; 0x1bd6 <DIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1bae:	a8 e3       	ldi	r26, 0x38	; 56
    1bb0:	b0 e0       	ldi	r27, 0x00	; 0
    1bb2:	e8 e3       	ldi	r30, 0x38	; 56
    1bb4:	f0 e0       	ldi	r31, 0x00	; 0
    1bb6:	80 81       	ld	r24, Z
    1bb8:	48 2f       	mov	r20, r24
    1bba:	8a 81       	ldd	r24, Y+2	; 0x02
    1bbc:	28 2f       	mov	r18, r24
    1bbe:	30 e0       	ldi	r19, 0x00	; 0
    1bc0:	81 e0       	ldi	r24, 0x01	; 1
    1bc2:	90 e0       	ldi	r25, 0x00	; 0
    1bc4:	02 2e       	mov	r0, r18
    1bc6:	02 c0       	rjmp	.+4      	; 0x1bcc <DIO_writePin+0xe4>
    1bc8:	88 0f       	add	r24, r24
    1bca:	99 1f       	adc	r25, r25
    1bcc:	0a 94       	dec	r0
    1bce:	e2 f7       	brpl	.-8      	; 0x1bc8 <DIO_writePin+0xe0>
    1bd0:	84 2b       	or	r24, r20
    1bd2:	8c 93       	st	X, r24
    1bd4:	6c c0       	rjmp	.+216    	; 0x1cae <DIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    1bd6:	a8 e3       	ldi	r26, 0x38	; 56
    1bd8:	b0 e0       	ldi	r27, 0x00	; 0
    1bda:	e8 e3       	ldi	r30, 0x38	; 56
    1bdc:	f0 e0       	ldi	r31, 0x00	; 0
    1bde:	80 81       	ld	r24, Z
    1be0:	48 2f       	mov	r20, r24
    1be2:	8a 81       	ldd	r24, Y+2	; 0x02
    1be4:	28 2f       	mov	r18, r24
    1be6:	30 e0       	ldi	r19, 0x00	; 0
    1be8:	81 e0       	ldi	r24, 0x01	; 1
    1bea:	90 e0       	ldi	r25, 0x00	; 0
    1bec:	02 2e       	mov	r0, r18
    1bee:	02 c0       	rjmp	.+4      	; 0x1bf4 <DIO_writePin+0x10c>
    1bf0:	88 0f       	add	r24, r24
    1bf2:	99 1f       	adc	r25, r25
    1bf4:	0a 94       	dec	r0
    1bf6:	e2 f7       	brpl	.-8      	; 0x1bf0 <DIO_writePin+0x108>
    1bf8:	80 95       	com	r24
    1bfa:	84 23       	and	r24, r20
    1bfc:	8c 93       	st	X, r24
    1bfe:	57 c0       	rjmp	.+174    	; 0x1cae <DIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1c00:	8b 81       	ldd	r24, Y+3	; 0x03
    1c02:	81 30       	cpi	r24, 0x01	; 1
    1c04:	a1 f4       	brne	.+40     	; 0x1c2e <DIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    1c06:	a5 e3       	ldi	r26, 0x35	; 53
    1c08:	b0 e0       	ldi	r27, 0x00	; 0
    1c0a:	e5 e3       	ldi	r30, 0x35	; 53
    1c0c:	f0 e0       	ldi	r31, 0x00	; 0
    1c0e:	80 81       	ld	r24, Z
    1c10:	48 2f       	mov	r20, r24
    1c12:	8a 81       	ldd	r24, Y+2	; 0x02
    1c14:	28 2f       	mov	r18, r24
    1c16:	30 e0       	ldi	r19, 0x00	; 0
    1c18:	81 e0       	ldi	r24, 0x01	; 1
    1c1a:	90 e0       	ldi	r25, 0x00	; 0
    1c1c:	02 2e       	mov	r0, r18
    1c1e:	02 c0       	rjmp	.+4      	; 0x1c24 <DIO_writePin+0x13c>
    1c20:	88 0f       	add	r24, r24
    1c22:	99 1f       	adc	r25, r25
    1c24:	0a 94       	dec	r0
    1c26:	e2 f7       	brpl	.-8      	; 0x1c20 <DIO_writePin+0x138>
    1c28:	84 2b       	or	r24, r20
    1c2a:	8c 93       	st	X, r24
    1c2c:	40 c0       	rjmp	.+128    	; 0x1cae <DIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    1c2e:	a5 e3       	ldi	r26, 0x35	; 53
    1c30:	b0 e0       	ldi	r27, 0x00	; 0
    1c32:	e5 e3       	ldi	r30, 0x35	; 53
    1c34:	f0 e0       	ldi	r31, 0x00	; 0
    1c36:	80 81       	ld	r24, Z
    1c38:	48 2f       	mov	r20, r24
    1c3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c3c:	28 2f       	mov	r18, r24
    1c3e:	30 e0       	ldi	r19, 0x00	; 0
    1c40:	81 e0       	ldi	r24, 0x01	; 1
    1c42:	90 e0       	ldi	r25, 0x00	; 0
    1c44:	02 2e       	mov	r0, r18
    1c46:	02 c0       	rjmp	.+4      	; 0x1c4c <DIO_writePin+0x164>
    1c48:	88 0f       	add	r24, r24
    1c4a:	99 1f       	adc	r25, r25
    1c4c:	0a 94       	dec	r0
    1c4e:	e2 f7       	brpl	.-8      	; 0x1c48 <DIO_writePin+0x160>
    1c50:	80 95       	com	r24
    1c52:	84 23       	and	r24, r20
    1c54:	8c 93       	st	X, r24
    1c56:	2b c0       	rjmp	.+86     	; 0x1cae <DIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1c58:	8b 81       	ldd	r24, Y+3	; 0x03
    1c5a:	81 30       	cpi	r24, 0x01	; 1
    1c5c:	a1 f4       	brne	.+40     	; 0x1c86 <DIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    1c5e:	a2 e3       	ldi	r26, 0x32	; 50
    1c60:	b0 e0       	ldi	r27, 0x00	; 0
    1c62:	e2 e3       	ldi	r30, 0x32	; 50
    1c64:	f0 e0       	ldi	r31, 0x00	; 0
    1c66:	80 81       	ld	r24, Z
    1c68:	48 2f       	mov	r20, r24
    1c6a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c6c:	28 2f       	mov	r18, r24
    1c6e:	30 e0       	ldi	r19, 0x00	; 0
    1c70:	81 e0       	ldi	r24, 0x01	; 1
    1c72:	90 e0       	ldi	r25, 0x00	; 0
    1c74:	02 2e       	mov	r0, r18
    1c76:	02 c0       	rjmp	.+4      	; 0x1c7c <DIO_writePin+0x194>
    1c78:	88 0f       	add	r24, r24
    1c7a:	99 1f       	adc	r25, r25
    1c7c:	0a 94       	dec	r0
    1c7e:	e2 f7       	brpl	.-8      	; 0x1c78 <DIO_writePin+0x190>
    1c80:	84 2b       	or	r24, r20
    1c82:	8c 93       	st	X, r24
    1c84:	14 c0       	rjmp	.+40     	; 0x1cae <DIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    1c86:	a2 e3       	ldi	r26, 0x32	; 50
    1c88:	b0 e0       	ldi	r27, 0x00	; 0
    1c8a:	e2 e3       	ldi	r30, 0x32	; 50
    1c8c:	f0 e0       	ldi	r31, 0x00	; 0
    1c8e:	80 81       	ld	r24, Z
    1c90:	48 2f       	mov	r20, r24
    1c92:	8a 81       	ldd	r24, Y+2	; 0x02
    1c94:	28 2f       	mov	r18, r24
    1c96:	30 e0       	ldi	r19, 0x00	; 0
    1c98:	81 e0       	ldi	r24, 0x01	; 1
    1c9a:	90 e0       	ldi	r25, 0x00	; 0
    1c9c:	02 2e       	mov	r0, r18
    1c9e:	02 c0       	rjmp	.+4      	; 0x1ca4 <DIO_writePin+0x1bc>
    1ca0:	88 0f       	add	r24, r24
    1ca2:	99 1f       	adc	r25, r25
    1ca4:	0a 94       	dec	r0
    1ca6:	e2 f7       	brpl	.-8      	; 0x1ca0 <DIO_writePin+0x1b8>
    1ca8:	80 95       	com	r24
    1caa:	84 23       	and	r24, r20
    1cac:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1cae:	0f 90       	pop	r0
    1cb0:	0f 90       	pop	r0
    1cb2:	0f 90       	pop	r0
    1cb4:	0f 90       	pop	r0
    1cb6:	0f 90       	pop	r0
    1cb8:	cf 91       	pop	r28
    1cba:	df 91       	pop	r29
    1cbc:	08 95       	ret

00001cbe <DIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 DIO_readPin(uint8 port_num, uint8 pin_num)
{
    1cbe:	df 93       	push	r29
    1cc0:	cf 93       	push	r28
    1cc2:	00 d0       	rcall	.+0      	; 0x1cc4 <DIO_readPin+0x6>
    1cc4:	00 d0       	rcall	.+0      	; 0x1cc6 <DIO_readPin+0x8>
    1cc6:	0f 92       	push	r0
    1cc8:	cd b7       	in	r28, 0x3d	; 61
    1cca:	de b7       	in	r29, 0x3e	; 62
    1ccc:	8a 83       	std	Y+2, r24	; 0x02
    1cce:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1cd0:	19 82       	std	Y+1, r1	; 0x01

	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1cd2:	8b 81       	ldd	r24, Y+3	; 0x03
    1cd4:	88 30       	cpi	r24, 0x08	; 8
    1cd6:	08 f0       	brcs	.+2      	; 0x1cda <DIO_readPin+0x1c>
    1cd8:	84 c0       	rjmp	.+264    	; 0x1de2 <DIO_readPin+0x124>
    1cda:	8a 81       	ldd	r24, Y+2	; 0x02
    1cdc:	84 30       	cpi	r24, 0x04	; 4
    1cde:	08 f0       	brcs	.+2      	; 0x1ce2 <DIO_readPin+0x24>
    1ce0:	80 c0       	rjmp	.+256    	; 0x1de2 <DIO_readPin+0x124>
	{
		/* Do Nothing */
	}
	else
	{
		switch(port_num)
    1ce2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ce4:	28 2f       	mov	r18, r24
    1ce6:	30 e0       	ldi	r19, 0x00	; 0
    1ce8:	3d 83       	std	Y+5, r19	; 0x05
    1cea:	2c 83       	std	Y+4, r18	; 0x04
    1cec:	4c 81       	ldd	r20, Y+4	; 0x04
    1cee:	5d 81       	ldd	r21, Y+5	; 0x05
    1cf0:	41 30       	cpi	r20, 0x01	; 1
    1cf2:	51 05       	cpc	r21, r1
    1cf4:	79 f1       	breq	.+94     	; 0x1d54 <DIO_readPin+0x96>
    1cf6:	8c 81       	ldd	r24, Y+4	; 0x04
    1cf8:	9d 81       	ldd	r25, Y+5	; 0x05
    1cfa:	82 30       	cpi	r24, 0x02	; 2
    1cfc:	91 05       	cpc	r25, r1
    1cfe:	34 f4       	brge	.+12     	; 0x1d0c <DIO_readPin+0x4e>
    1d00:	2c 81       	ldd	r18, Y+4	; 0x04
    1d02:	3d 81       	ldd	r19, Y+5	; 0x05
    1d04:	21 15       	cp	r18, r1
    1d06:	31 05       	cpc	r19, r1
    1d08:	69 f0       	breq	.+26     	; 0x1d24 <DIO_readPin+0x66>
    1d0a:	6b c0       	rjmp	.+214    	; 0x1de2 <DIO_readPin+0x124>
    1d0c:	4c 81       	ldd	r20, Y+4	; 0x04
    1d0e:	5d 81       	ldd	r21, Y+5	; 0x05
    1d10:	42 30       	cpi	r20, 0x02	; 2
    1d12:	51 05       	cpc	r21, r1
    1d14:	b9 f1       	breq	.+110    	; 0x1d84 <DIO_readPin+0xc6>
    1d16:	8c 81       	ldd	r24, Y+4	; 0x04
    1d18:	9d 81       	ldd	r25, Y+5	; 0x05
    1d1a:	83 30       	cpi	r24, 0x03	; 3
    1d1c:	91 05       	cpc	r25, r1
    1d1e:	09 f4       	brne	.+2      	; 0x1d22 <DIO_readPin+0x64>
    1d20:	49 c0       	rjmp	.+146    	; 0x1db4 <DIO_readPin+0xf6>
    1d22:	5f c0       	rjmp	.+190    	; 0x1de2 <DIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1d24:	e9 e3       	ldi	r30, 0x39	; 57
    1d26:	f0 e0       	ldi	r31, 0x00	; 0
    1d28:	80 81       	ld	r24, Z
    1d2a:	28 2f       	mov	r18, r24
    1d2c:	30 e0       	ldi	r19, 0x00	; 0
    1d2e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d30:	88 2f       	mov	r24, r24
    1d32:	90 e0       	ldi	r25, 0x00	; 0
    1d34:	a9 01       	movw	r20, r18
    1d36:	02 c0       	rjmp	.+4      	; 0x1d3c <DIO_readPin+0x7e>
    1d38:	55 95       	asr	r21
    1d3a:	47 95       	ror	r20
    1d3c:	8a 95       	dec	r24
    1d3e:	e2 f7       	brpl	.-8      	; 0x1d38 <DIO_readPin+0x7a>
    1d40:	ca 01       	movw	r24, r20
    1d42:	81 70       	andi	r24, 0x01	; 1
    1d44:	90 70       	andi	r25, 0x00	; 0
    1d46:	88 23       	and	r24, r24
    1d48:	19 f0       	breq	.+6      	; 0x1d50 <DIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    1d4a:	81 e0       	ldi	r24, 0x01	; 1
    1d4c:	89 83       	std	Y+1, r24	; 0x01
    1d4e:	49 c0       	rjmp	.+146    	; 0x1de2 <DIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1d50:	19 82       	std	Y+1, r1	; 0x01
    1d52:	47 c0       	rjmp	.+142    	; 0x1de2 <DIO_readPin+0x124>
			}
			break;

		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1d54:	e6 e3       	ldi	r30, 0x36	; 54
    1d56:	f0 e0       	ldi	r31, 0x00	; 0
    1d58:	80 81       	ld	r24, Z
    1d5a:	28 2f       	mov	r18, r24
    1d5c:	30 e0       	ldi	r19, 0x00	; 0
    1d5e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d60:	88 2f       	mov	r24, r24
    1d62:	90 e0       	ldi	r25, 0x00	; 0
    1d64:	a9 01       	movw	r20, r18
    1d66:	02 c0       	rjmp	.+4      	; 0x1d6c <DIO_readPin+0xae>
    1d68:	55 95       	asr	r21
    1d6a:	47 95       	ror	r20
    1d6c:	8a 95       	dec	r24
    1d6e:	e2 f7       	brpl	.-8      	; 0x1d68 <DIO_readPin+0xaa>
    1d70:	ca 01       	movw	r24, r20
    1d72:	81 70       	andi	r24, 0x01	; 1
    1d74:	90 70       	andi	r25, 0x00	; 0
    1d76:	88 23       	and	r24, r24
    1d78:	19 f0       	breq	.+6      	; 0x1d80 <DIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1d7a:	81 e0       	ldi	r24, 0x01	; 1
    1d7c:	89 83       	std	Y+1, r24	; 0x01
    1d7e:	31 c0       	rjmp	.+98     	; 0x1de2 <DIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1d80:	19 82       	std	Y+1, r1	; 0x01
    1d82:	2f c0       	rjmp	.+94     	; 0x1de2 <DIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1d84:	e3 e3       	ldi	r30, 0x33	; 51
    1d86:	f0 e0       	ldi	r31, 0x00	; 0
    1d88:	80 81       	ld	r24, Z
    1d8a:	28 2f       	mov	r18, r24
    1d8c:	30 e0       	ldi	r19, 0x00	; 0
    1d8e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d90:	88 2f       	mov	r24, r24
    1d92:	90 e0       	ldi	r25, 0x00	; 0
    1d94:	a9 01       	movw	r20, r18
    1d96:	02 c0       	rjmp	.+4      	; 0x1d9c <DIO_readPin+0xde>
    1d98:	55 95       	asr	r21
    1d9a:	47 95       	ror	r20
    1d9c:	8a 95       	dec	r24
    1d9e:	e2 f7       	brpl	.-8      	; 0x1d98 <DIO_readPin+0xda>
    1da0:	ca 01       	movw	r24, r20
    1da2:	81 70       	andi	r24, 0x01	; 1
    1da4:	90 70       	andi	r25, 0x00	; 0
    1da6:	88 23       	and	r24, r24
    1da8:	19 f0       	breq	.+6      	; 0x1db0 <DIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1daa:	81 e0       	ldi	r24, 0x01	; 1
    1dac:	89 83       	std	Y+1, r24	; 0x01
    1dae:	19 c0       	rjmp	.+50     	; 0x1de2 <DIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1db0:	19 82       	std	Y+1, r1	; 0x01
    1db2:	17 c0       	rjmp	.+46     	; 0x1de2 <DIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1db4:	e0 e3       	ldi	r30, 0x30	; 48
    1db6:	f0 e0       	ldi	r31, 0x00	; 0
    1db8:	80 81       	ld	r24, Z
    1dba:	28 2f       	mov	r18, r24
    1dbc:	30 e0       	ldi	r19, 0x00	; 0
    1dbe:	8b 81       	ldd	r24, Y+3	; 0x03
    1dc0:	88 2f       	mov	r24, r24
    1dc2:	90 e0       	ldi	r25, 0x00	; 0
    1dc4:	a9 01       	movw	r20, r18
    1dc6:	02 c0       	rjmp	.+4      	; 0x1dcc <DIO_readPin+0x10e>
    1dc8:	55 95       	asr	r21
    1dca:	47 95       	ror	r20
    1dcc:	8a 95       	dec	r24
    1dce:	e2 f7       	brpl	.-8      	; 0x1dc8 <DIO_readPin+0x10a>
    1dd0:	ca 01       	movw	r24, r20
    1dd2:	81 70       	andi	r24, 0x01	; 1
    1dd4:	90 70       	andi	r25, 0x00	; 0
    1dd6:	88 23       	and	r24, r24
    1dd8:	19 f0       	breq	.+6      	; 0x1de0 <DIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1dda:	81 e0       	ldi	r24, 0x01	; 1
    1ddc:	89 83       	std	Y+1, r24	; 0x01
    1dde:	01 c0       	rjmp	.+2      	; 0x1de2 <DIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1de0:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}
	return pin_value;
    1de2:	89 81       	ldd	r24, Y+1	; 0x01
}
    1de4:	0f 90       	pop	r0
    1de6:	0f 90       	pop	r0
    1de8:	0f 90       	pop	r0
    1dea:	0f 90       	pop	r0
    1dec:	0f 90       	pop	r0
    1dee:	cf 91       	pop	r28
    1df0:	df 91       	pop	r29
    1df2:	08 95       	ret

00001df4 <DIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void DIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1df4:	df 93       	push	r29
    1df6:	cf 93       	push	r28
    1df8:	00 d0       	rcall	.+0      	; 0x1dfa <DIO_setupPortDirection+0x6>
    1dfa:	00 d0       	rcall	.+0      	; 0x1dfc <DIO_setupPortDirection+0x8>
    1dfc:	cd b7       	in	r28, 0x3d	; 61
    1dfe:	de b7       	in	r29, 0x3e	; 62
    1e00:	89 83       	std	Y+1, r24	; 0x01
    1e02:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1e04:	89 81       	ldd	r24, Y+1	; 0x01
    1e06:	84 30       	cpi	r24, 0x04	; 4
    1e08:	90 f5       	brcc	.+100    	; 0x1e6e <DIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1e0a:	89 81       	ldd	r24, Y+1	; 0x01
    1e0c:	28 2f       	mov	r18, r24
    1e0e:	30 e0       	ldi	r19, 0x00	; 0
    1e10:	3c 83       	std	Y+4, r19	; 0x04
    1e12:	2b 83       	std	Y+3, r18	; 0x03
    1e14:	8b 81       	ldd	r24, Y+3	; 0x03
    1e16:	9c 81       	ldd	r25, Y+4	; 0x04
    1e18:	81 30       	cpi	r24, 0x01	; 1
    1e1a:	91 05       	cpc	r25, r1
    1e1c:	d1 f0       	breq	.+52     	; 0x1e52 <DIO_setupPortDirection+0x5e>
    1e1e:	2b 81       	ldd	r18, Y+3	; 0x03
    1e20:	3c 81       	ldd	r19, Y+4	; 0x04
    1e22:	22 30       	cpi	r18, 0x02	; 2
    1e24:	31 05       	cpc	r19, r1
    1e26:	2c f4       	brge	.+10     	; 0x1e32 <DIO_setupPortDirection+0x3e>
    1e28:	8b 81       	ldd	r24, Y+3	; 0x03
    1e2a:	9c 81       	ldd	r25, Y+4	; 0x04
    1e2c:	00 97       	sbiw	r24, 0x00	; 0
    1e2e:	61 f0       	breq	.+24     	; 0x1e48 <DIO_setupPortDirection+0x54>
    1e30:	1e c0       	rjmp	.+60     	; 0x1e6e <DIO_setupPortDirection+0x7a>
    1e32:	2b 81       	ldd	r18, Y+3	; 0x03
    1e34:	3c 81       	ldd	r19, Y+4	; 0x04
    1e36:	22 30       	cpi	r18, 0x02	; 2
    1e38:	31 05       	cpc	r19, r1
    1e3a:	81 f0       	breq	.+32     	; 0x1e5c <DIO_setupPortDirection+0x68>
    1e3c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e3e:	9c 81       	ldd	r25, Y+4	; 0x04
    1e40:	83 30       	cpi	r24, 0x03	; 3
    1e42:	91 05       	cpc	r25, r1
    1e44:	81 f0       	breq	.+32     	; 0x1e66 <DIO_setupPortDirection+0x72>
    1e46:	13 c0       	rjmp	.+38     	; 0x1e6e <DIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1e48:	ea e3       	ldi	r30, 0x3A	; 58
    1e4a:	f0 e0       	ldi	r31, 0x00	; 0
    1e4c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e4e:	80 83       	st	Z, r24
    1e50:	0e c0       	rjmp	.+28     	; 0x1e6e <DIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1e52:	e7 e3       	ldi	r30, 0x37	; 55
    1e54:	f0 e0       	ldi	r31, 0x00	; 0
    1e56:	8a 81       	ldd	r24, Y+2	; 0x02
    1e58:	80 83       	st	Z, r24
    1e5a:	09 c0       	rjmp	.+18     	; 0x1e6e <DIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1e5c:	e4 e3       	ldi	r30, 0x34	; 52
    1e5e:	f0 e0       	ldi	r31, 0x00	; 0
    1e60:	8a 81       	ldd	r24, Y+2	; 0x02
    1e62:	80 83       	st	Z, r24
    1e64:	04 c0       	rjmp	.+8      	; 0x1e6e <DIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1e66:	e1 e3       	ldi	r30, 0x31	; 49
    1e68:	f0 e0       	ldi	r31, 0x00	; 0
    1e6a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e6c:	80 83       	st	Z, r24
			break;
		}
	}
}
    1e6e:	0f 90       	pop	r0
    1e70:	0f 90       	pop	r0
    1e72:	0f 90       	pop	r0
    1e74:	0f 90       	pop	r0
    1e76:	cf 91       	pop	r28
    1e78:	df 91       	pop	r29
    1e7a:	08 95       	ret

00001e7c <DIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void DIO_writePort(uint8 port_num, uint8 value)
{
    1e7c:	df 93       	push	r29
    1e7e:	cf 93       	push	r28
    1e80:	00 d0       	rcall	.+0      	; 0x1e82 <DIO_writePort+0x6>
    1e82:	00 d0       	rcall	.+0      	; 0x1e84 <DIO_writePort+0x8>
    1e84:	cd b7       	in	r28, 0x3d	; 61
    1e86:	de b7       	in	r29, 0x3e	; 62
    1e88:	89 83       	std	Y+1, r24	; 0x01
    1e8a:	6a 83       	std	Y+2, r22	; 0x02
	if((port_num >= NUM_OF_PORTS))
    1e8c:	89 81       	ldd	r24, Y+1	; 0x01
    1e8e:	84 30       	cpi	r24, 0x04	; 4
    1e90:	90 f5       	brcc	.+100    	; 0x1ef6 <DIO_writePort+0x7a>
	{
		/* Do Nothing */
	}
	else
	{
		switch(port_num)
    1e92:	89 81       	ldd	r24, Y+1	; 0x01
    1e94:	28 2f       	mov	r18, r24
    1e96:	30 e0       	ldi	r19, 0x00	; 0
    1e98:	3c 83       	std	Y+4, r19	; 0x04
    1e9a:	2b 83       	std	Y+3, r18	; 0x03
    1e9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e9e:	9c 81       	ldd	r25, Y+4	; 0x04
    1ea0:	81 30       	cpi	r24, 0x01	; 1
    1ea2:	91 05       	cpc	r25, r1
    1ea4:	d1 f0       	breq	.+52     	; 0x1eda <DIO_writePort+0x5e>
    1ea6:	2b 81       	ldd	r18, Y+3	; 0x03
    1ea8:	3c 81       	ldd	r19, Y+4	; 0x04
    1eaa:	22 30       	cpi	r18, 0x02	; 2
    1eac:	31 05       	cpc	r19, r1
    1eae:	2c f4       	brge	.+10     	; 0x1eba <DIO_writePort+0x3e>
    1eb0:	8b 81       	ldd	r24, Y+3	; 0x03
    1eb2:	9c 81       	ldd	r25, Y+4	; 0x04
    1eb4:	00 97       	sbiw	r24, 0x00	; 0
    1eb6:	61 f0       	breq	.+24     	; 0x1ed0 <DIO_writePort+0x54>
    1eb8:	1e c0       	rjmp	.+60     	; 0x1ef6 <DIO_writePort+0x7a>
    1eba:	2b 81       	ldd	r18, Y+3	; 0x03
    1ebc:	3c 81       	ldd	r19, Y+4	; 0x04
    1ebe:	22 30       	cpi	r18, 0x02	; 2
    1ec0:	31 05       	cpc	r19, r1
    1ec2:	81 f0       	breq	.+32     	; 0x1ee4 <DIO_writePort+0x68>
    1ec4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ec6:	9c 81       	ldd	r25, Y+4	; 0x04
    1ec8:	83 30       	cpi	r24, 0x03	; 3
    1eca:	91 05       	cpc	r25, r1
    1ecc:	81 f0       	breq	.+32     	; 0x1eee <DIO_writePort+0x72>
    1ece:	13 c0       	rjmp	.+38     	; 0x1ef6 <DIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1ed0:	eb e3       	ldi	r30, 0x3B	; 59
    1ed2:	f0 e0       	ldi	r31, 0x00	; 0
    1ed4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ed6:	80 83       	st	Z, r24
    1ed8:	0e c0       	rjmp	.+28     	; 0x1ef6 <DIO_writePort+0x7a>
			break;

		case PORTB_ID:
			PORTB = value;
    1eda:	e8 e3       	ldi	r30, 0x38	; 56
    1edc:	f0 e0       	ldi	r31, 0x00	; 0
    1ede:	8a 81       	ldd	r24, Y+2	; 0x02
    1ee0:	80 83       	st	Z, r24
    1ee2:	09 c0       	rjmp	.+18     	; 0x1ef6 <DIO_writePort+0x7a>
			break;

		case PORTC_ID:
			PORTC = value;
    1ee4:	e5 e3       	ldi	r30, 0x35	; 53
    1ee6:	f0 e0       	ldi	r31, 0x00	; 0
    1ee8:	8a 81       	ldd	r24, Y+2	; 0x02
    1eea:	80 83       	st	Z, r24
    1eec:	04 c0       	rjmp	.+8      	; 0x1ef6 <DIO_writePort+0x7a>
			break;

		case PORTD_ID:
			PORTD = value;
    1eee:	e2 e3       	ldi	r30, 0x32	; 50
    1ef0:	f0 e0       	ldi	r31, 0x00	; 0
    1ef2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef4:	80 83       	st	Z, r24
			break;
		}
	}
}
    1ef6:	0f 90       	pop	r0
    1ef8:	0f 90       	pop	r0
    1efa:	0f 90       	pop	r0
    1efc:	0f 90       	pop	r0
    1efe:	cf 91       	pop	r28
    1f00:	df 91       	pop	r29
    1f02:	08 95       	ret

00001f04 <DIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 DIO_readPort(uint8 port_num)
{	uint8 value = LOGIC_LOW;
    1f04:	df 93       	push	r29
    1f06:	cf 93       	push	r28
    1f08:	00 d0       	rcall	.+0      	; 0x1f0a <DIO_readPort+0x6>
    1f0a:	00 d0       	rcall	.+0      	; 0x1f0c <DIO_readPort+0x8>
    1f0c:	cd b7       	in	r28, 0x3d	; 61
    1f0e:	de b7       	in	r29, 0x3e	; 62
    1f10:	8a 83       	std	Y+2, r24	; 0x02
    1f12:	19 82       	std	Y+1, r1	; 0x01

	if((port_num >= NUM_OF_PORTS))
    1f14:	8a 81       	ldd	r24, Y+2	; 0x02
    1f16:	84 30       	cpi	r24, 0x04	; 4
    1f18:	90 f5       	brcc	.+100    	; 0x1f7e <DIO_readPort+0x7a>
	{
		/* Do Nothing */
	}
	else
	{
		switch(port_num)
    1f1a:	8a 81       	ldd	r24, Y+2	; 0x02
    1f1c:	28 2f       	mov	r18, r24
    1f1e:	30 e0       	ldi	r19, 0x00	; 0
    1f20:	3c 83       	std	Y+4, r19	; 0x04
    1f22:	2b 83       	std	Y+3, r18	; 0x03
    1f24:	8b 81       	ldd	r24, Y+3	; 0x03
    1f26:	9c 81       	ldd	r25, Y+4	; 0x04
    1f28:	81 30       	cpi	r24, 0x01	; 1
    1f2a:	91 05       	cpc	r25, r1
    1f2c:	d1 f0       	breq	.+52     	; 0x1f62 <DIO_readPort+0x5e>
    1f2e:	2b 81       	ldd	r18, Y+3	; 0x03
    1f30:	3c 81       	ldd	r19, Y+4	; 0x04
    1f32:	22 30       	cpi	r18, 0x02	; 2
    1f34:	31 05       	cpc	r19, r1
    1f36:	2c f4       	brge	.+10     	; 0x1f42 <DIO_readPort+0x3e>
    1f38:	8b 81       	ldd	r24, Y+3	; 0x03
    1f3a:	9c 81       	ldd	r25, Y+4	; 0x04
    1f3c:	00 97       	sbiw	r24, 0x00	; 0
    1f3e:	61 f0       	breq	.+24     	; 0x1f58 <DIO_readPort+0x54>
    1f40:	1e c0       	rjmp	.+60     	; 0x1f7e <DIO_readPort+0x7a>
    1f42:	2b 81       	ldd	r18, Y+3	; 0x03
    1f44:	3c 81       	ldd	r19, Y+4	; 0x04
    1f46:	22 30       	cpi	r18, 0x02	; 2
    1f48:	31 05       	cpc	r19, r1
    1f4a:	81 f0       	breq	.+32     	; 0x1f6c <DIO_readPort+0x68>
    1f4c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f4e:	9c 81       	ldd	r25, Y+4	; 0x04
    1f50:	83 30       	cpi	r24, 0x03	; 3
    1f52:	91 05       	cpc	r25, r1
    1f54:	81 f0       	breq	.+32     	; 0x1f76 <DIO_readPort+0x72>
    1f56:	13 c0       	rjmp	.+38     	; 0x1f7e <DIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    1f58:	e9 e3       	ldi	r30, 0x39	; 57
    1f5a:	f0 e0       	ldi	r31, 0x00	; 0
    1f5c:	80 81       	ld	r24, Z
    1f5e:	89 83       	std	Y+1, r24	; 0x01
    1f60:	0e c0       	rjmp	.+28     	; 0x1f7e <DIO_readPort+0x7a>
			break;

		case PORTB_ID:
			value = PINB;
    1f62:	e6 e3       	ldi	r30, 0x36	; 54
    1f64:	f0 e0       	ldi	r31, 0x00	; 0
    1f66:	80 81       	ld	r24, Z
    1f68:	89 83       	std	Y+1, r24	; 0x01
    1f6a:	09 c0       	rjmp	.+18     	; 0x1f7e <DIO_readPort+0x7a>
			break;

		case PORTC_ID:
			value = PINC;
    1f6c:	e3 e3       	ldi	r30, 0x33	; 51
    1f6e:	f0 e0       	ldi	r31, 0x00	; 0
    1f70:	80 81       	ld	r24, Z
    1f72:	89 83       	std	Y+1, r24	; 0x01
    1f74:	04 c0       	rjmp	.+8      	; 0x1f7e <DIO_readPort+0x7a>
			break;

		case PORTD_ID:
			value = PIND;
    1f76:	e0 e3       	ldi	r30, 0x30	; 48
    1f78:	f0 e0       	ldi	r31, 0x00	; 0
    1f7a:	80 81       	ld	r24, Z
    1f7c:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}
	return value;
    1f7e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f80:	0f 90       	pop	r0
    1f82:	0f 90       	pop	r0
    1f84:	0f 90       	pop	r0
    1f86:	0f 90       	pop	r0
    1f88:	cf 91       	pop	r28
    1f8a:	df 91       	pop	r29
    1f8c:	08 95       	ret

00001f8e <DIO_togglePin>:

void DIO_togglePin(uint8 port_num, uint8 pin_num)
{
    1f8e:	df 93       	push	r29
    1f90:	cf 93       	push	r28
    1f92:	00 d0       	rcall	.+0      	; 0x1f94 <DIO_togglePin+0x6>
    1f94:	00 d0       	rcall	.+0      	; 0x1f96 <DIO_togglePin+0x8>
    1f96:	cd b7       	in	r28, 0x3d	; 61
    1f98:	de b7       	in	r29, 0x3e	; 62
    1f9a:	89 83       	std	Y+1, r24	; 0x01
    1f9c:	6a 83       	std	Y+2, r22	; 0x02
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1f9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1fa0:	88 30       	cpi	r24, 0x08	; 8
    1fa2:	08 f0       	brcs	.+2      	; 0x1fa6 <DIO_togglePin+0x18>
    1fa4:	72 c0       	rjmp	.+228    	; 0x208a <DIO_togglePin+0xfc>
    1fa6:	89 81       	ldd	r24, Y+1	; 0x01
    1fa8:	84 30       	cpi	r24, 0x04	; 4
    1faa:	08 f0       	brcs	.+2      	; 0x1fae <DIO_togglePin+0x20>
    1fac:	6e c0       	rjmp	.+220    	; 0x208a <DIO_togglePin+0xfc>
	{
		/* Do Nothing */
	}
	else
	{
		switch(port_num)
    1fae:	89 81       	ldd	r24, Y+1	; 0x01
    1fb0:	28 2f       	mov	r18, r24
    1fb2:	30 e0       	ldi	r19, 0x00	; 0
    1fb4:	3c 83       	std	Y+4, r19	; 0x04
    1fb6:	2b 83       	std	Y+3, r18	; 0x03
    1fb8:	8b 81       	ldd	r24, Y+3	; 0x03
    1fba:	9c 81       	ldd	r25, Y+4	; 0x04
    1fbc:	81 30       	cpi	r24, 0x01	; 1
    1fbe:	91 05       	cpc	r25, r1
    1fc0:	49 f1       	breq	.+82     	; 0x2014 <DIO_togglePin+0x86>
    1fc2:	2b 81       	ldd	r18, Y+3	; 0x03
    1fc4:	3c 81       	ldd	r19, Y+4	; 0x04
    1fc6:	22 30       	cpi	r18, 0x02	; 2
    1fc8:	31 05       	cpc	r19, r1
    1fca:	2c f4       	brge	.+10     	; 0x1fd6 <DIO_togglePin+0x48>
    1fcc:	8b 81       	ldd	r24, Y+3	; 0x03
    1fce:	9c 81       	ldd	r25, Y+4	; 0x04
    1fd0:	00 97       	sbiw	r24, 0x00	; 0
    1fd2:	61 f0       	breq	.+24     	; 0x1fec <DIO_togglePin+0x5e>
    1fd4:	5a c0       	rjmp	.+180    	; 0x208a <DIO_togglePin+0xfc>
    1fd6:	2b 81       	ldd	r18, Y+3	; 0x03
    1fd8:	3c 81       	ldd	r19, Y+4	; 0x04
    1fda:	22 30       	cpi	r18, 0x02	; 2
    1fdc:	31 05       	cpc	r19, r1
    1fde:	71 f1       	breq	.+92     	; 0x203c <DIO_togglePin+0xae>
    1fe0:	8b 81       	ldd	r24, Y+3	; 0x03
    1fe2:	9c 81       	ldd	r25, Y+4	; 0x04
    1fe4:	83 30       	cpi	r24, 0x03	; 3
    1fe6:	91 05       	cpc	r25, r1
    1fe8:	e9 f1       	breq	.+122    	; 0x2064 <DIO_togglePin+0xd6>
    1fea:	4f c0       	rjmp	.+158    	; 0x208a <DIO_togglePin+0xfc>
		{
		case PORTA_ID:
			TOGGLE_BIT(PORTA,pin_num);
    1fec:	ab e3       	ldi	r26, 0x3B	; 59
    1fee:	b0 e0       	ldi	r27, 0x00	; 0
    1ff0:	eb e3       	ldi	r30, 0x3B	; 59
    1ff2:	f0 e0       	ldi	r31, 0x00	; 0
    1ff4:	80 81       	ld	r24, Z
    1ff6:	48 2f       	mov	r20, r24
    1ff8:	8a 81       	ldd	r24, Y+2	; 0x02
    1ffa:	28 2f       	mov	r18, r24
    1ffc:	30 e0       	ldi	r19, 0x00	; 0
    1ffe:	81 e0       	ldi	r24, 0x01	; 1
    2000:	90 e0       	ldi	r25, 0x00	; 0
    2002:	02 2e       	mov	r0, r18
    2004:	02 c0       	rjmp	.+4      	; 0x200a <DIO_togglePin+0x7c>
    2006:	88 0f       	add	r24, r24
    2008:	99 1f       	adc	r25, r25
    200a:	0a 94       	dec	r0
    200c:	e2 f7       	brpl	.-8      	; 0x2006 <DIO_togglePin+0x78>
    200e:	84 27       	eor	r24, r20
    2010:	8c 93       	st	X, r24
    2012:	3b c0       	rjmp	.+118    	; 0x208a <DIO_togglePin+0xfc>
			break;

		case PORTB_ID:
			TOGGLE_BIT(PORTB,pin_num);
    2014:	a8 e3       	ldi	r26, 0x38	; 56
    2016:	b0 e0       	ldi	r27, 0x00	; 0
    2018:	e8 e3       	ldi	r30, 0x38	; 56
    201a:	f0 e0       	ldi	r31, 0x00	; 0
    201c:	80 81       	ld	r24, Z
    201e:	48 2f       	mov	r20, r24
    2020:	8a 81       	ldd	r24, Y+2	; 0x02
    2022:	28 2f       	mov	r18, r24
    2024:	30 e0       	ldi	r19, 0x00	; 0
    2026:	81 e0       	ldi	r24, 0x01	; 1
    2028:	90 e0       	ldi	r25, 0x00	; 0
    202a:	02 2e       	mov	r0, r18
    202c:	02 c0       	rjmp	.+4      	; 0x2032 <DIO_togglePin+0xa4>
    202e:	88 0f       	add	r24, r24
    2030:	99 1f       	adc	r25, r25
    2032:	0a 94       	dec	r0
    2034:	e2 f7       	brpl	.-8      	; 0x202e <DIO_togglePin+0xa0>
    2036:	84 27       	eor	r24, r20
    2038:	8c 93       	st	X, r24
    203a:	27 c0       	rjmp	.+78     	; 0x208a <DIO_togglePin+0xfc>
			break;
		case PORTC_ID:
			TOGGLE_BIT(PORTC,pin_num);
    203c:	a5 e3       	ldi	r26, 0x35	; 53
    203e:	b0 e0       	ldi	r27, 0x00	; 0
    2040:	e5 e3       	ldi	r30, 0x35	; 53
    2042:	f0 e0       	ldi	r31, 0x00	; 0
    2044:	80 81       	ld	r24, Z
    2046:	48 2f       	mov	r20, r24
    2048:	8a 81       	ldd	r24, Y+2	; 0x02
    204a:	28 2f       	mov	r18, r24
    204c:	30 e0       	ldi	r19, 0x00	; 0
    204e:	81 e0       	ldi	r24, 0x01	; 1
    2050:	90 e0       	ldi	r25, 0x00	; 0
    2052:	02 2e       	mov	r0, r18
    2054:	02 c0       	rjmp	.+4      	; 0x205a <DIO_togglePin+0xcc>
    2056:	88 0f       	add	r24, r24
    2058:	99 1f       	adc	r25, r25
    205a:	0a 94       	dec	r0
    205c:	e2 f7       	brpl	.-8      	; 0x2056 <DIO_togglePin+0xc8>
    205e:	84 27       	eor	r24, r20
    2060:	8c 93       	st	X, r24
    2062:	13 c0       	rjmp	.+38     	; 0x208a <DIO_togglePin+0xfc>
			break;
		case PORTD_ID:
			TOGGLE_BIT(PORTD,pin_num);
    2064:	a2 e3       	ldi	r26, 0x32	; 50
    2066:	b0 e0       	ldi	r27, 0x00	; 0
    2068:	e2 e3       	ldi	r30, 0x32	; 50
    206a:	f0 e0       	ldi	r31, 0x00	; 0
    206c:	80 81       	ld	r24, Z
    206e:	48 2f       	mov	r20, r24
    2070:	8a 81       	ldd	r24, Y+2	; 0x02
    2072:	28 2f       	mov	r18, r24
    2074:	30 e0       	ldi	r19, 0x00	; 0
    2076:	81 e0       	ldi	r24, 0x01	; 1
    2078:	90 e0       	ldi	r25, 0x00	; 0
    207a:	02 2e       	mov	r0, r18
    207c:	02 c0       	rjmp	.+4      	; 0x2082 <DIO_togglePin+0xf4>
    207e:	88 0f       	add	r24, r24
    2080:	99 1f       	adc	r25, r25
    2082:	0a 94       	dec	r0
    2084:	e2 f7       	brpl	.-8      	; 0x207e <DIO_togglePin+0xf0>
    2086:	84 27       	eor	r24, r20
    2088:	8c 93       	st	X, r24
			break;
		}
	}
}
    208a:	0f 90       	pop	r0
    208c:	0f 90       	pop	r0
    208e:	0f 90       	pop	r0
    2090:	0f 90       	pop	r0
    2092:	cf 91       	pop	r28
    2094:	df 91       	pop	r29
    2096:	08 95       	ret

00002098 <timercallBckFunc>:
/*******************************************************************************
 *                              Function Definitions                           *
 *******************************************************************************/

void timercallBckFunc(void)
{
    2098:	df 93       	push	r29
    209a:	cf 93       	push	r28
    209c:	00 d0       	rcall	.+0      	; 0x209e <timercallBckFunc+0x6>
    209e:	cd b7       	in	r28, 0x3d	; 61
    20a0:	de b7       	in	r29, 0x3e	; 62
	static uint8 counter=0;

	switch(ultrasonicInterval)
    20a2:	80 91 87 01 	lds	r24, 0x0187
    20a6:	28 2f       	mov	r18, r24
    20a8:	30 e0       	ldi	r19, 0x00	; 0
    20aa:	3a 83       	std	Y+2, r19	; 0x02
    20ac:	29 83       	std	Y+1, r18	; 0x01
    20ae:	89 81       	ldd	r24, Y+1	; 0x01
    20b0:	9a 81       	ldd	r25, Y+2	; 0x02
    20b2:	82 30       	cpi	r24, 0x02	; 2
    20b4:	91 05       	cpc	r25, r1
    20b6:	71 f1       	breq	.+92     	; 0x2114 <timercallBckFunc+0x7c>
    20b8:	29 81       	ldd	r18, Y+1	; 0x01
    20ba:	3a 81       	ldd	r19, Y+2	; 0x02
    20bc:	23 30       	cpi	r18, 0x03	; 3
    20be:	31 05       	cpc	r19, r1
    20c0:	34 f4       	brge	.+12     	; 0x20ce <timercallBckFunc+0x36>
    20c2:	89 81       	ldd	r24, Y+1	; 0x01
    20c4:	9a 81       	ldd	r25, Y+2	; 0x02
    20c6:	81 30       	cpi	r24, 0x01	; 1
    20c8:	91 05       	cpc	r25, r1
    20ca:	69 f0       	breq	.+26     	; 0x20e6 <timercallBckFunc+0x4e>
    20cc:	7a c0       	rjmp	.+244    	; 0x21c2 <timercallBckFunc+0x12a>
    20ce:	29 81       	ldd	r18, Y+1	; 0x01
    20d0:	3a 81       	ldd	r19, Y+2	; 0x02
    20d2:	23 30       	cpi	r18, 0x03	; 3
    20d4:	31 05       	cpc	r19, r1
    20d6:	d9 f1       	breq	.+118    	; 0x214e <timercallBckFunc+0xb6>
    20d8:	89 81       	ldd	r24, Y+1	; 0x01
    20da:	9a 81       	ldd	r25, Y+2	; 0x02
    20dc:	84 30       	cpi	r24, 0x04	; 4
    20de:	91 05       	cpc	r25, r1
    20e0:	09 f4       	brne	.+2      	; 0x20e4 <timercallBckFunc+0x4c>
    20e2:	52 c0       	rjmp	.+164    	; 0x2188 <timercallBckFunc+0xf0>
    20e4:	6e c0       	rjmp	.+220    	; 0x21c2 <timercallBckFunc+0x12a>
	case LOW_RISK_DISTANCE:
		//we need to make the buzzer on for 400ms and off for 100ms
		//to make it on for 100ms we need the timer to overflow 6 times
		//to make it off for 100ms we need the timer to overflow 6 times
		//so the buzzer will toggle when counter is 24
		Parking_LED_default();
    20e6:	0e 94 55 11 	call	0x22aa	; 0x22aa <Parking_LED_default>
		//	Buzzer_on(WARNING_FRONT_PORT_ID,WARNING_FRONT_BUZZER_PIN_ID);
		//	LED_ON(WARNING_FRONT_PORT_ID,WARNING_FRONT_LOW_RISK_LED_PIN_ID);

		if(counter == 24)
    20ea:	80 91 88 01 	lds	r24, 0x0188
    20ee:	88 31       	cpi	r24, 0x18	; 24
    20f0:	59 f4       	brne	.+22     	; 0x2108 <timercallBckFunc+0x70>
		{
			BUZZER_TOGGLE(WARNING_FRONT_PORT_ID,WARNING_FRONT_BUZZER_PIN_ID);
    20f2:	80 e0       	ldi	r24, 0x00	; 0
    20f4:	67 e0       	ldi	r22, 0x07	; 7
    20f6:	0e 94 72 16 	call	0x2ce4	; 0x2ce4 <BUZZER_TOGGLE>
			LED_TOGGLE(WARNING_FRONT_PORT_ID,WARNING_FRONT_LOW_RISK_LED_PIN_ID);
    20fa:	80 e0       	ldi	r24, 0x00	; 0
    20fc:	64 e0       	ldi	r22, 0x04	; 4
    20fe:	0e 94 1a 16 	call	0x2c34	; 0x2c34 <LED_TOGGLE>
			counter = 0;
    2102:	10 92 88 01 	sts	0x0188, r1
    2106:	65 c0       	rjmp	.+202    	; 0x21d2 <timercallBckFunc+0x13a>
		}
		else
		{
			counter++;
    2108:	80 91 88 01 	lds	r24, 0x0188
    210c:	8f 5f       	subi	r24, 0xFF	; 255
    210e:	80 93 88 01 	sts	0x0188, r24
    2112:	5f c0       	rjmp	.+190    	; 0x21d2 <timercallBckFunc+0x13a>
		break;

	case MODERATE_RISK_DISTANCE:
		//we need to make the buzzer toggle each 300ms
		//so it will toggle when counter is 18
		Parking_LED_default();
    2114:	0e 94 55 11 	call	0x22aa	; 0x22aa <Parking_LED_default>

		//	Buzzer_on(WARNING_FRONT_PORT_ID,WARNING_FRONT_BUZZER_PIN_ID);
		//	LED_ON(WARNING_FRONT_PORT_ID,WARNING_FRONT_MODERATE_RISK_LED_PIN_ID);

		if(counter > 18)
    2118:	80 91 88 01 	lds	r24, 0x0188
    211c:	83 31       	cpi	r24, 0x13	; 19
    211e:	10 f0       	brcs	.+4      	; 0x2124 <timercallBckFunc+0x8c>
		{
			counter = 0;
    2120:	10 92 88 01 	sts	0x0188, r1
		}
		if(counter == 18)
    2124:	80 91 88 01 	lds	r24, 0x0188
    2128:	82 31       	cpi	r24, 0x12	; 18
    212a:	59 f4       	brne	.+22     	; 0x2142 <timercallBckFunc+0xaa>
		{
			BUZZER_TOGGLE(WARNING_FRONT_PORT_ID,WARNING_FRONT_BUZZER_PIN_ID);
    212c:	80 e0       	ldi	r24, 0x00	; 0
    212e:	67 e0       	ldi	r22, 0x07	; 7
    2130:	0e 94 72 16 	call	0x2ce4	; 0x2ce4 <BUZZER_TOGGLE>
			LED_TOGGLE(WARNING_FRONT_PORT_ID,WARNING_FRONT_MODERATE_RISK_LED_PIN_ID);
    2134:	80 e0       	ldi	r24, 0x00	; 0
    2136:	65 e0       	ldi	r22, 0x05	; 5
    2138:	0e 94 1a 16 	call	0x2c34	; 0x2c34 <LED_TOGGLE>
			counter = 0;
    213c:	10 92 88 01 	sts	0x0188, r1
    2140:	48 c0       	rjmp	.+144    	; 0x21d2 <timercallBckFunc+0x13a>
		}
		else
		{
			counter++;
    2142:	80 91 88 01 	lds	r24, 0x0188
    2146:	8f 5f       	subi	r24, 0xFF	; 255
    2148:	80 93 88 01 	sts	0x0188, r24
    214c:	42 c0       	rjmp	.+132    	; 0x21d2 <timercallBckFunc+0x13a>
		break;

	case HIGH_RISK_DISTANCE:
		//we need to make the buzzer toggle each 200ms
		//so it will toggle when counter is 12
		Parking_LED_default();
    214e:	0e 94 55 11 	call	0x22aa	; 0x22aa <Parking_LED_default>
		//	Buzzer_on(WARNING_FRONT_PORT_ID,WARNING_FRONT_BUZZER_PIN_ID);
		//	LED_ON(WARNING_FRONT_PORT_ID,WARNING_FRONT_HIGH_RISK_LED_PIN_ID);

		if(counter > 12)
    2152:	80 91 88 01 	lds	r24, 0x0188
    2156:	8d 30       	cpi	r24, 0x0D	; 13
    2158:	10 f0       	brcs	.+4      	; 0x215e <timercallBckFunc+0xc6>
		{
			counter = 0;
    215a:	10 92 88 01 	sts	0x0188, r1
		}
		if(counter == 12)
    215e:	80 91 88 01 	lds	r24, 0x0188
    2162:	8c 30       	cpi	r24, 0x0C	; 12
    2164:	59 f4       	brne	.+22     	; 0x217c <timercallBckFunc+0xe4>
		{
			BUZZER_TOGGLE(WARNING_FRONT_PORT_ID,WARNING_FRONT_BUZZER_PIN_ID);
    2166:	80 e0       	ldi	r24, 0x00	; 0
    2168:	67 e0       	ldi	r22, 0x07	; 7
    216a:	0e 94 72 16 	call	0x2ce4	; 0x2ce4 <BUZZER_TOGGLE>
			LED_TOGGLE(WARNING_FRONT_PORT_ID,WARNING_FRONT_HIGH_RISK_LED_PIN_ID);
    216e:	80 e0       	ldi	r24, 0x00	; 0
    2170:	66 e0       	ldi	r22, 0x06	; 6
    2172:	0e 94 1a 16 	call	0x2c34	; 0x2c34 <LED_TOGGLE>
			counter = 0;
    2176:	10 92 88 01 	sts	0x0188, r1
    217a:	2b c0       	rjmp	.+86     	; 0x21d2 <timercallBckFunc+0x13a>
		}
		else
		{
			counter++;
    217c:	80 91 88 01 	lds	r24, 0x0188
    2180:	8f 5f       	subi	r24, 0xFF	; 255
    2182:	80 93 88 01 	sts	0x0188, r24
    2186:	25 c0       	rjmp	.+74     	; 0x21d2 <timercallBckFunc+0x13a>
		break;

	case EXTREME_RISK_DISTANCE:
		//we need to make the buzzer toggle each 100ms
		//so it will toggle when counter is 6
		Parking_LED_default();
    2188:	0e 94 55 11 	call	0x22aa	; 0x22aa <Parking_LED_default>
		//	Buzzer_on(WARNING_FRONT_PORT_ID,WARNING_FRONT_BUZZER_PIN_ID);
		//	LED_ON(WARNING_FRONT_PORT_ID,WARNING_FRONT_HIGH_RISK_LED_PIN_ID);

		if(counter > 6)
    218c:	80 91 88 01 	lds	r24, 0x0188
    2190:	87 30       	cpi	r24, 0x07	; 7
    2192:	10 f0       	brcs	.+4      	; 0x2198 <timercallBckFunc+0x100>
		{
			counter = 0;
    2194:	10 92 88 01 	sts	0x0188, r1
		}
		if(counter == 6)
    2198:	80 91 88 01 	lds	r24, 0x0188
    219c:	86 30       	cpi	r24, 0x06	; 6
    219e:	59 f4       	brne	.+22     	; 0x21b6 <timercallBckFunc+0x11e>
		{
			BUZZER_TOGGLE(WARNING_FRONT_PORT_ID,WARNING_FRONT_BUZZER_PIN_ID);
    21a0:	80 e0       	ldi	r24, 0x00	; 0
    21a2:	67 e0       	ldi	r22, 0x07	; 7
    21a4:	0e 94 72 16 	call	0x2ce4	; 0x2ce4 <BUZZER_TOGGLE>
			LED_TOGGLE(WARNING_FRONT_PORT_ID,WARNING_FRONT_HIGH_RISK_LED_PIN_ID);
    21a8:	80 e0       	ldi	r24, 0x00	; 0
    21aa:	66 e0       	ldi	r22, 0x06	; 6
    21ac:	0e 94 1a 16 	call	0x2c34	; 0x2c34 <LED_TOGGLE>
			counter = 0;
    21b0:	10 92 88 01 	sts	0x0188, r1
    21b4:	0e c0       	rjmp	.+28     	; 0x21d2 <timercallBckFunc+0x13a>
		}
		else
		{
			counter++;
    21b6:	80 91 88 01 	lds	r24, 0x0188
    21ba:	8f 5f       	subi	r24, 0xFF	; 255
    21bc:	80 93 88 01 	sts	0x0188, r24
    21c0:	08 c0       	rjmp	.+16     	; 0x21d2 <timercallBckFunc+0x13a>
		}
		break;

	default:
		Parking_LED_default();
    21c2:	0e 94 55 11 	call	0x22aa	; 0x22aa <Parking_LED_default>
		BUZZER_OFF(WARNING_FRONT_PORT_ID,WARNING_FRONT_BUZZER_PIN_ID);
    21c6:	80 e0       	ldi	r24, 0x00	; 0
    21c8:	67 e0       	ldi	r22, 0x07	; 7
    21ca:	0e 94 61 16 	call	0x2cc2	; 0x2cc2 <BUZZER_OFF>
		counter = 0;
    21ce:	10 92 88 01 	sts	0x0188, r1
		break;
	}
}
    21d2:	0f 90       	pop	r0
    21d4:	0f 90       	pop	r0
    21d6:	cf 91       	pop	r28
    21d8:	df 91       	pop	r29
    21da:	08 95       	ret

000021dc <warning>:

void warning(uint16 Distance)
{
    21dc:	df 93       	push	r29
    21de:	cf 93       	push	r28
    21e0:	00 d0       	rcall	.+0      	; 0x21e2 <warning+0x6>
    21e2:	cd b7       	in	r28, 0x3d	; 61
    21e4:	de b7       	in	r29, 0x3e	; 62
    21e6:	9a 83       	std	Y+2, r25	; 0x02
    21e8:	89 83       	std	Y+1, r24	; 0x01
	if(Distance <= LOW_RISK_DISTANCE_UPPER_LIMIT && Distance > LOW_RISK_DISTANCE_LOWER_LIMIT)
    21ea:	89 81       	ldd	r24, Y+1	; 0x01
    21ec:	9a 81       	ldd	r25, Y+2	; 0x02
    21ee:	89 32       	cpi	r24, 0x29	; 41
    21f0:	91 05       	cpc	r25, r1
    21f2:	60 f4       	brcc	.+24     	; 0x220c <warning+0x30>
    21f4:	89 81       	ldd	r24, Y+1	; 0x01
    21f6:	9a 81       	ldd	r25, Y+2	; 0x02
    21f8:	8f 31       	cpi	r24, 0x1F	; 31
    21fa:	91 05       	cpc	r25, r1
    21fc:	38 f0       	brcs	.+14     	; 0x220c <warning+0x30>
	{
		ultrasonicInterval = LOW_RISK_DISTANCE;
    21fe:	81 e0       	ldi	r24, 0x01	; 1
    2200:	80 93 87 01 	sts	0x0187, r24
		Timer_reset(Timer0);
    2204:	80 e0       	ldi	r24, 0x00	; 0
    2206:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <Timer_reset>
    220a:	33 c0       	rjmp	.+102    	; 0x2272 <warning+0x96>
	}
	else if(Distance <= MODERATE_RISK_DISTANCE_UPPER_LIMIT && Distance > MODERATE_RISK_DISTANCE_LOWER_LIMIT)
    220c:	89 81       	ldd	r24, Y+1	; 0x01
    220e:	9a 81       	ldd	r25, Y+2	; 0x02
    2210:	8f 31       	cpi	r24, 0x1F	; 31
    2212:	91 05       	cpc	r25, r1
    2214:	60 f4       	brcc	.+24     	; 0x222e <warning+0x52>
    2216:	89 81       	ldd	r24, Y+1	; 0x01
    2218:	9a 81       	ldd	r25, Y+2	; 0x02
    221a:	85 31       	cpi	r24, 0x15	; 21
    221c:	91 05       	cpc	r25, r1
    221e:	38 f0       	brcs	.+14     	; 0x222e <warning+0x52>
	{
		ultrasonicInterval = MODERATE_RISK_DISTANCE;
    2220:	82 e0       	ldi	r24, 0x02	; 2
    2222:	80 93 87 01 	sts	0x0187, r24
		Timer_reset(Timer0);
    2226:	80 e0       	ldi	r24, 0x00	; 0
    2228:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <Timer_reset>
    222c:	22 c0       	rjmp	.+68     	; 0x2272 <warning+0x96>
	}
	else if(Distance <= HIGH_RISK_DISTANCE_UPPER_LIMIT && Distance > HIGH_RISK_DISTANCE_LOWER_LIMIT)
    222e:	89 81       	ldd	r24, Y+1	; 0x01
    2230:	9a 81       	ldd	r25, Y+2	; 0x02
    2232:	85 31       	cpi	r24, 0x15	; 21
    2234:	91 05       	cpc	r25, r1
    2236:	60 f4       	brcc	.+24     	; 0x2250 <warning+0x74>
    2238:	89 81       	ldd	r24, Y+1	; 0x01
    223a:	9a 81       	ldd	r25, Y+2	; 0x02
    223c:	8b 30       	cpi	r24, 0x0B	; 11
    223e:	91 05       	cpc	r25, r1
    2240:	38 f0       	brcs	.+14     	; 0x2250 <warning+0x74>
	{
		ultrasonicInterval = HIGH_RISK_DISTANCE;
    2242:	83 e0       	ldi	r24, 0x03	; 3
    2244:	80 93 87 01 	sts	0x0187, r24
		Timer_reset(Timer0);
    2248:	80 e0       	ldi	r24, 0x00	; 0
    224a:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <Timer_reset>
    224e:	11 c0       	rjmp	.+34     	; 0x2272 <warning+0x96>
	}
	else if(Distance <= EXTREME_RISK_DISTANCE_UPPER_LIMIT)
    2250:	89 81       	ldd	r24, Y+1	; 0x01
    2252:	9a 81       	ldd	r25, Y+2	; 0x02
    2254:	8b 30       	cpi	r24, 0x0B	; 11
    2256:	91 05       	cpc	r25, r1
    2258:	38 f4       	brcc	.+14     	; 0x2268 <warning+0x8c>
	{
		ultrasonicInterval = EXTREME_RISK_DISTANCE;
    225a:	84 e0       	ldi	r24, 0x04	; 4
    225c:	80 93 87 01 	sts	0x0187, r24
		Timer_reset(Timer0);
    2260:	80 e0       	ldi	r24, 0x00	; 0
    2262:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <Timer_reset>
    2266:	05 c0       	rjmp	.+10     	; 0x2272 <warning+0x96>
	}
	else
	{
		ultrasonicInterval = SAFE_DISTANCE;
    2268:	10 92 87 01 	sts	0x0187, r1
		Timer_reset(Timer0);
    226c:	80 e0       	ldi	r24, 0x00	; 0
    226e:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <Timer_reset>
	}
}
    2272:	0f 90       	pop	r0
    2274:	0f 90       	pop	r0
    2276:	cf 91       	pop	r28
    2278:	df 91       	pop	r29
    227a:	08 95       	ret

0000227c <Parking_LED_init>:

void Parking_LED_init(void)
{
    227c:	df 93       	push	r29
    227e:	cf 93       	push	r28
    2280:	cd b7       	in	r28, 0x3d	; 61
    2282:	de b7       	in	r29, 0x3e	; 62
	LED_init(WARNING_FRONT_PORT_ID,WARNING_FRONT_LOW_RISK_LED_PIN_ID);
    2284:	80 e0       	ldi	r24, 0x00	; 0
    2286:	64 e0       	ldi	r22, 0x04	; 4
    2288:	0e 94 e2 15 	call	0x2bc4	; 0x2bc4 <LED_init>
	LED_init(WARNING_FRONT_PORT_ID,WARNING_FRONT_MODERATE_RISK_LED_PIN_ID);
    228c:	80 e0       	ldi	r24, 0x00	; 0
    228e:	65 e0       	ldi	r22, 0x05	; 5
    2290:	0e 94 e2 15 	call	0x2bc4	; 0x2bc4 <LED_init>
	LED_init(WARNING_FRONT_PORT_ID,WARNING_FRONT_HIGH_RISK_LED_PIN_ID);
    2294:	80 e0       	ldi	r24, 0x00	; 0
    2296:	66 e0       	ldi	r22, 0x06	; 6
    2298:	0e 94 e2 15 	call	0x2bc4	; 0x2bc4 <LED_init>
	BUZZER_init(WARNING_FRONT_PORT_ID,WARNING_FRONT_BUZZER_PIN_ID);
    229c:	80 e0       	ldi	r24, 0x00	; 0
    229e:	67 e0       	ldi	r22, 0x07	; 7
    22a0:	0e 94 3a 16 	call	0x2c74	; 0x2c74 <BUZZER_init>
}
    22a4:	cf 91       	pop	r28
    22a6:	df 91       	pop	r29
    22a8:	08 95       	ret

000022aa <Parking_LED_default>:

void Parking_LED_default(void)
{
    22aa:	df 93       	push	r29
    22ac:	cf 93       	push	r28
    22ae:	cd b7       	in	r28, 0x3d	; 61
    22b0:	de b7       	in	r29, 0x3e	; 62
	LED_OFF(WARNING_FRONT_PORT_ID,WARNING_FRONT_LOW_RISK_LED_PIN_ID);
    22b2:	80 e0       	ldi	r24, 0x00	; 0
    22b4:	64 e0       	ldi	r22, 0x04	; 4
    22b6:	0e 94 09 16 	call	0x2c12	; 0x2c12 <LED_OFF>
	LED_OFF(WARNING_FRONT_PORT_ID,WARNING_FRONT_MODERATE_RISK_LED_PIN_ID);
    22ba:	80 e0       	ldi	r24, 0x00	; 0
    22bc:	65 e0       	ldi	r22, 0x05	; 5
    22be:	0e 94 09 16 	call	0x2c12	; 0x2c12 <LED_OFF>
	LED_OFF(WARNING_FRONT_PORT_ID,WARNING_FRONT_HIGH_RISK_LED_PIN_ID);
    22c2:	80 e0       	ldi	r24, 0x00	; 0
    22c4:	66 e0       	ldi	r22, 0x06	; 6
    22c6:	0e 94 09 16 	call	0x2c12	; 0x2c12 <LED_OFF>
}
    22ca:	cf 91       	pop	r28
    22cc:	df 91       	pop	r29
    22ce:	08 95       	ret

000022d0 <Temp_state>:

void Temp_state(void){
    22d0:	df 93       	push	r29
    22d2:	cf 93       	push	r28
    22d4:	cd b7       	in	r28, 0x3d	; 61
    22d6:	de b7       	in	r29, 0x3e	; 62
	if (g_BMP180_readings.temperature >= TEMPERATURE_SEVERE)
    22d8:	80 91 7a 01 	lds	r24, 0x017A
    22dc:	90 91 7b 01 	lds	r25, 0x017B
    22e0:	a0 91 7c 01 	lds	r26, 0x017C
    22e4:	b0 91 7d 01 	lds	r27, 0x017D
    22e8:	88 32       	cpi	r24, 0x28	; 40
    22ea:	91 05       	cpc	r25, r1
    22ec:	a1 05       	cpc	r26, r1
    22ee:	b1 05       	cpc	r27, r1
    22f0:	24 f0       	brlt	.+8      	; 0x22fa <Temp_state+0x2a>
	{
		g_temperature_state = SEVERE;
    22f2:	82 e0       	ldi	r24, 0x02	; 2
    22f4:	80 93 86 01 	sts	0x0186, r24
    22f8:	37 c0       	rjmp	.+110    	; 0x2368 <Temp_state+0x98>
	}
	else if ((g_BMP180_readings.temperature >= TEMPERATURE_MODERATE) && (g_BMP180_readings.temperature < TEMPERATURE_SEVERE))
    22fa:	80 91 7a 01 	lds	r24, 0x017A
    22fe:	90 91 7b 01 	lds	r25, 0x017B
    2302:	a0 91 7c 01 	lds	r26, 0x017C
    2306:	b0 91 7d 01 	lds	r27, 0x017D
    230a:	84 31       	cpi	r24, 0x14	; 20
    230c:	91 05       	cpc	r25, r1
    230e:	a1 05       	cpc	r26, r1
    2310:	b1 05       	cpc	r27, r1
    2312:	8c f0       	brlt	.+34     	; 0x2336 <Temp_state+0x66>
    2314:	80 91 7a 01 	lds	r24, 0x017A
    2318:	90 91 7b 01 	lds	r25, 0x017B
    231c:	a0 91 7c 01 	lds	r26, 0x017C
    2320:	b0 91 7d 01 	lds	r27, 0x017D
    2324:	88 32       	cpi	r24, 0x28	; 40
    2326:	91 05       	cpc	r25, r1
    2328:	a1 05       	cpc	r26, r1
    232a:	b1 05       	cpc	r27, r1
    232c:	24 f4       	brge	.+8      	; 0x2336 <Temp_state+0x66>
	{
		g_temperature_state = MODERATE;
    232e:	81 e0       	ldi	r24, 0x01	; 1
    2330:	80 93 86 01 	sts	0x0186, r24
    2334:	19 c0       	rjmp	.+50     	; 0x2368 <Temp_state+0x98>
	}
	else if ((g_BMP180_readings.temperature >= TEMPERATURE_SAFE) && (g_BMP180_readings.temperature < TEMPERATURE_MODERATE))
    2336:	80 91 7a 01 	lds	r24, 0x017A
    233a:	90 91 7b 01 	lds	r25, 0x017B
    233e:	a0 91 7c 01 	lds	r26, 0x017C
    2342:	b0 91 7d 01 	lds	r27, 0x017D
    2346:	bb 23       	and	r27, r27
    2348:	7c f0       	brlt	.+30     	; 0x2368 <Temp_state+0x98>
    234a:	80 91 7a 01 	lds	r24, 0x017A
    234e:	90 91 7b 01 	lds	r25, 0x017B
    2352:	a0 91 7c 01 	lds	r26, 0x017C
    2356:	b0 91 7d 01 	lds	r27, 0x017D
    235a:	84 31       	cpi	r24, 0x14	; 20
    235c:	91 05       	cpc	r25, r1
    235e:	a1 05       	cpc	r26, r1
    2360:	b1 05       	cpc	r27, r1
    2362:	14 f4       	brge	.+4      	; 0x2368 <Temp_state+0x98>
	{
		g_temperature_state = SAFE;
    2364:	10 92 86 01 	sts	0x0186, r1
	}
}
    2368:	cf 91       	pop	r28
    236a:	df 91       	pop	r29
    236c:	08 95       	ret

0000236e <Press_state>:

void Press_state(void)
{
    236e:	df 93       	push	r29
    2370:	cf 93       	push	r28
    2372:	cd b7       	in	r28, 0x3d	; 61
    2374:	de b7       	in	r29, 0x3e	; 62
	if (g_BMP180_readings.pressure >= PRESSURE_SEVERE)
    2376:	80 91 7e 01 	lds	r24, 0x017E
    237a:	90 91 7f 01 	lds	r25, 0x017F
    237e:	a0 91 80 01 	lds	r26, 0x0180
    2382:	b0 91 81 01 	lds	r27, 0x0181
    2386:	8c 3b       	cpi	r24, 0xBC	; 188
    2388:	22 e0       	ldi	r18, 0x02	; 2
    238a:	92 07       	cpc	r25, r18
    238c:	20 e0       	ldi	r18, 0x00	; 0
    238e:	a2 07       	cpc	r26, r18
    2390:	20 e0       	ldi	r18, 0x00	; 0
    2392:	b2 07       	cpc	r27, r18
    2394:	24 f0       	brlt	.+8      	; 0x239e <Press_state+0x30>
	{
		g_pressure_state = SEVERE;
    2396:	82 e0       	ldi	r24, 0x02	; 2
    2398:	80 93 85 01 	sts	0x0185, r24
    239c:	46 c0       	rjmp	.+140    	; 0x242a <Press_state+0xbc>
	}
	else if ((g_BMP180_readings.pressure >= PRESSURE_MODERATE) && (g_BMP180_readings.pressure < PRESSURE_SEVERE))
    239e:	80 91 7e 01 	lds	r24, 0x017E
    23a2:	90 91 7f 01 	lds	r25, 0x017F
    23a6:	a0 91 80 01 	lds	r26, 0x0180
    23aa:	b0 91 81 01 	lds	r27, 0x0181
    23ae:	84 3f       	cpi	r24, 0xF4	; 244
    23b0:	21 e0       	ldi	r18, 0x01	; 1
    23b2:	92 07       	cpc	r25, r18
    23b4:	20 e0       	ldi	r18, 0x00	; 0
    23b6:	a2 07       	cpc	r26, r18
    23b8:	20 e0       	ldi	r18, 0x00	; 0
    23ba:	b2 07       	cpc	r27, r18
    23bc:	a4 f0       	brlt	.+40     	; 0x23e6 <Press_state+0x78>
    23be:	80 91 7e 01 	lds	r24, 0x017E
    23c2:	90 91 7f 01 	lds	r25, 0x017F
    23c6:	a0 91 80 01 	lds	r26, 0x0180
    23ca:	b0 91 81 01 	lds	r27, 0x0181
    23ce:	8c 3b       	cpi	r24, 0xBC	; 188
    23d0:	22 e0       	ldi	r18, 0x02	; 2
    23d2:	92 07       	cpc	r25, r18
    23d4:	20 e0       	ldi	r18, 0x00	; 0
    23d6:	a2 07       	cpc	r26, r18
    23d8:	20 e0       	ldi	r18, 0x00	; 0
    23da:	b2 07       	cpc	r27, r18
    23dc:	24 f4       	brge	.+8      	; 0x23e6 <Press_state+0x78>
	{
		g_pressure_state = MODERATE;
    23de:	81 e0       	ldi	r24, 0x01	; 1
    23e0:	80 93 85 01 	sts	0x0185, r24
    23e4:	22 c0       	rjmp	.+68     	; 0x242a <Press_state+0xbc>
	}
	else if ((g_BMP180_readings.pressure >= PRESSURE_SAFE) && (g_BMP180_readings.pressure < PRESSURE_MODERATE))
    23e6:	80 91 7e 01 	lds	r24, 0x017E
    23ea:	90 91 7f 01 	lds	r25, 0x017F
    23ee:	a0 91 80 01 	lds	r26, 0x0180
    23f2:	b0 91 81 01 	lds	r27, 0x0181
    23f6:	8c 32       	cpi	r24, 0x2C	; 44
    23f8:	21 e0       	ldi	r18, 0x01	; 1
    23fa:	92 07       	cpc	r25, r18
    23fc:	20 e0       	ldi	r18, 0x00	; 0
    23fe:	a2 07       	cpc	r26, r18
    2400:	20 e0       	ldi	r18, 0x00	; 0
    2402:	b2 07       	cpc	r27, r18
    2404:	94 f0       	brlt	.+36     	; 0x242a <Press_state+0xbc>
    2406:	80 91 7e 01 	lds	r24, 0x017E
    240a:	90 91 7f 01 	lds	r25, 0x017F
    240e:	a0 91 80 01 	lds	r26, 0x0180
    2412:	b0 91 81 01 	lds	r27, 0x0181
    2416:	84 3f       	cpi	r24, 0xF4	; 244
    2418:	21 e0       	ldi	r18, 0x01	; 1
    241a:	92 07       	cpc	r25, r18
    241c:	20 e0       	ldi	r18, 0x00	; 0
    241e:	a2 07       	cpc	r26, r18
    2420:	20 e0       	ldi	r18, 0x00	; 0
    2422:	b2 07       	cpc	r27, r18
    2424:	14 f4       	brge	.+4      	; 0x242a <Press_state+0xbc>
	{
		g_pressure_state = SAFE;
    2426:	10 92 85 01 	sts	0x0185, r1
	}
}
    242a:	cf 91       	pop	r28
    242c:	df 91       	pop	r29
    242e:	08 95       	ret

00002430 <Action_severe>:

void Action_severe(void)
{
    2430:	df 93       	push	r29
    2432:	cf 93       	push	r28
    2434:	cd b7       	in	r28, 0x3d	; 61
    2436:	de b7       	in	r29, 0x3e	; 62
	BUZZER_ON(BMP_BUZZER_PORT_ID,BMP_BUZZER_PIN_ID);
    2438:	83 e0       	ldi	r24, 0x03	; 3
    243a:	64 e0       	ldi	r22, 0x04	; 4
    243c:	0e 94 50 16 	call	0x2ca0	; 0x2ca0 <BUZZER_ON>
	LED_ON(BMP_LED_PORT_ID,BMP_LED_PIN_ID);
    2440:	83 e0       	ldi	r24, 0x03	; 3
    2442:	63 e0       	ldi	r22, 0x03	; 3
    2444:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <LED_ON>
	if (g_temperature_state == SEVERE || g_temperature_state == MODERATE)
    2448:	80 91 86 01 	lds	r24, 0x0186
    244c:	82 30       	cpi	r24, 0x02	; 2
    244e:	21 f0       	breq	.+8      	; 0x2458 <Action_severe+0x28>
    2450:	80 91 86 01 	lds	r24, 0x0186
    2454:	81 30       	cpi	r24, 0x01	; 1
    2456:	19 f4       	brne	.+6      	; 0x245e <Action_severe+0x2e>
	{
		WATERPUMP_on();
    2458:	0e 94 f0 13 	call	0x27e0	; 0x27e0 <WATERPUMP_on>
    245c:	02 c0       	rjmp	.+4      	; 0x2462 <Action_severe+0x32>
	}
	else
	{
		WATERPUMP_off();
    245e:	0e 94 fc 13 	call	0x27f8	; 0x27f8 <WATERPUMP_off>
	}
	DIO_writePin(SLS_FLAG_PORT_ID, SLS_FLAG_PIN_ID, LOGIC_HIGH);
    2462:	83 e0       	ldi	r24, 0x03	; 3
    2464:	62 e0       	ldi	r22, 0x02	; 2
    2466:	41 e0       	ldi	r20, 0x01	; 1
    2468:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <DIO_writePin>
	//	_delay_ms(5);
	//	DIO_writePin(SLS_FLAG_PORT_ID, SLS_FLAG_PIN_ID, LOGIC_LOW);
}
    246c:	cf 91       	pop	r28
    246e:	df 91       	pop	r29
    2470:	08 95       	ret

00002472 <Action_moderate>:

void Action_moderate(void)
{
    2472:	df 93       	push	r29
    2474:	cf 93       	push	r28
    2476:	cd b7       	in	r28, 0x3d	; 61
    2478:	de b7       	in	r29, 0x3e	; 62
	BUZZER_ON(BMP_BUZZER_PORT_ID,BMP_BUZZER_PIN_ID);
    247a:	83 e0       	ldi	r24, 0x03	; 3
    247c:	64 e0       	ldi	r22, 0x04	; 4
    247e:	0e 94 50 16 	call	0x2ca0	; 0x2ca0 <BUZZER_ON>
	LED_ON(BMP_LED_PORT_ID,BMP_LED_PIN_ID);
    2482:	83 e0       	ldi	r24, 0x03	; 3
    2484:	63 e0       	ldi	r22, 0x03	; 3
    2486:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <LED_ON>
	if (g_temperature_state == SEVERE || g_temperature_state == MODERATE)
    248a:	80 91 86 01 	lds	r24, 0x0186
    248e:	82 30       	cpi	r24, 0x02	; 2
    2490:	21 f0       	breq	.+8      	; 0x249a <Action_moderate+0x28>
    2492:	80 91 86 01 	lds	r24, 0x0186
    2496:	81 30       	cpi	r24, 0x01	; 1
    2498:	19 f4       	brne	.+6      	; 0x24a0 <Action_moderate+0x2e>
	{
		WATERPUMP_on();
    249a:	0e 94 f0 13 	call	0x27e0	; 0x27e0 <WATERPUMP_on>
    249e:	02 c0       	rjmp	.+4      	; 0x24a4 <Action_moderate+0x32>
	}
	else
	{
		WATERPUMP_off();
    24a0:	0e 94 fc 13 	call	0x27f8	; 0x27f8 <WATERPUMP_off>

	}
	DIO_writePin(SLS_FLAG_PORT_ID, SLS_FLAG_PIN_ID, LOGIC_LOW);
    24a4:	83 e0       	ldi	r24, 0x03	; 3
    24a6:	62 e0       	ldi	r22, 0x02	; 2
    24a8:	40 e0       	ldi	r20, 0x00	; 0
    24aa:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <DIO_writePin>
}
    24ae:	cf 91       	pop	r28
    24b0:	df 91       	pop	r29
    24b2:	08 95       	ret

000024b4 <Action_safe>:

void Action_safe(void)
{
    24b4:	df 93       	push	r29
    24b6:	cf 93       	push	r28
    24b8:	cd b7       	in	r28, 0x3d	; 61
    24ba:	de b7       	in	r29, 0x3e	; 62
	BUZZER_OFF(BMP_BUZZER_PORT_ID,BMP_BUZZER_PIN_ID);
    24bc:	83 e0       	ldi	r24, 0x03	; 3
    24be:	64 e0       	ldi	r22, 0x04	; 4
    24c0:	0e 94 61 16 	call	0x2cc2	; 0x2cc2 <BUZZER_OFF>
	LED_OFF(BMP_LED_PORT_ID,BMP_LED_PIN_ID);
    24c4:	83 e0       	ldi	r24, 0x03	; 3
    24c6:	63 e0       	ldi	r22, 0x03	; 3
    24c8:	0e 94 09 16 	call	0x2c12	; 0x2c12 <LED_OFF>
	WATERPUMP_off();
    24cc:	0e 94 fc 13 	call	0x27f8	; 0x27f8 <WATERPUMP_off>
	DIO_writePin(SLS_FLAG_PORT_ID, SLS_FLAG_PIN_ID, LOGIC_LOW);
    24d0:	83 e0       	ldi	r24, 0x03	; 3
    24d2:	62 e0       	ldi	r22, 0x02	; 2
    24d4:	40 e0       	ldi	r20, 0x00	; 0
    24d6:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <DIO_writePin>
}
    24da:	cf 91       	pop	r28
    24dc:	df 91       	pop	r29
    24de:	08 95       	ret

000024e0 <Detection_LED_init>:

void Detection_LED_init(void)
{
    24e0:	df 93       	push	r29
    24e2:	cf 93       	push	r28
    24e4:	cd b7       	in	r28, 0x3d	; 61
    24e6:	de b7       	in	r29, 0x3e	; 62
	LED_init(BMP_BUZZER_PORT_ID,BMP_BUZZER_PIN_ID);
    24e8:	83 e0       	ldi	r24, 0x03	; 3
    24ea:	64 e0       	ldi	r22, 0x04	; 4
    24ec:	0e 94 e2 15 	call	0x2bc4	; 0x2bc4 <LED_init>
	BUZZER_init(BMP_LED_PORT_ID,BMP_LED_PIN_ID);
    24f0:	83 e0       	ldi	r24, 0x03	; 3
    24f2:	63 e0       	ldi	r22, 0x03	; 3
    24f4:	0e 94 3a 16 	call	0x2c74	; 0x2c74 <BUZZER_init>
}
    24f8:	cf 91       	pop	r28
    24fa:	df 91       	pop	r29
    24fc:	08 95       	ret

000024fe <main>:

int main()
{
    24fe:	df 93       	push	r29
    2500:	cf 93       	push	r28
    2502:	cd b7       	in	r28, 0x3d	; 61
    2504:	de b7       	in	r29, 0x3e	; 62
    2506:	aa 97       	sbiw	r28, 0x2a	; 42
    2508:	0f b6       	in	r0, 0x3f	; 63
    250a:	f8 94       	cli
    250c:	de bf       	out	0x3e, r29	; 62
    250e:	0f be       	out	0x3f, r0	; 63
    2510:	cd bf       	out	0x3d, r28	; 61
	Timer_configuration Timer0_Configuration={Timer0,Normal,TIMER_INITIAL_VALUE,NO_COMPARE_VALUE,Prescaler_1024,timercallBckFunc};
    2512:	ce 01       	movw	r24, r28
    2514:	4d 96       	adiw	r24, 0x1d	; 29
    2516:	9f a3       	std	Y+39, r25	; 0x27
    2518:	8e a3       	std	Y+38, r24	; 0x26
    251a:	e8 e6       	ldi	r30, 0x68	; 104
    251c:	f1 e0       	ldi	r31, 0x01	; 1
    251e:	f9 a7       	std	Y+41, r31	; 0x29
    2520:	e8 a7       	std	Y+40, r30	; 0x28
    2522:	f9 e0       	ldi	r31, 0x09	; 9
    2524:	fa a7       	std	Y+42, r31	; 0x2a
    2526:	e8 a5       	ldd	r30, Y+40	; 0x28
    2528:	f9 a5       	ldd	r31, Y+41	; 0x29
    252a:	00 80       	ld	r0, Z
    252c:	88 a5       	ldd	r24, Y+40	; 0x28
    252e:	99 a5       	ldd	r25, Y+41	; 0x29
    2530:	01 96       	adiw	r24, 0x01	; 1
    2532:	99 a7       	std	Y+41, r25	; 0x29
    2534:	88 a7       	std	Y+40, r24	; 0x28
    2536:	ee a1       	ldd	r30, Y+38	; 0x26
    2538:	ff a1       	ldd	r31, Y+39	; 0x27
    253a:	00 82       	st	Z, r0
    253c:	8e a1       	ldd	r24, Y+38	; 0x26
    253e:	9f a1       	ldd	r25, Y+39	; 0x27
    2540:	01 96       	adiw	r24, 0x01	; 1
    2542:	9f a3       	std	Y+39, r25	; 0x27
    2544:	8e a3       	std	Y+38, r24	; 0x26
    2546:	9a a5       	ldd	r25, Y+42	; 0x2a
    2548:	91 50       	subi	r25, 0x01	; 1
    254a:	9a a7       	std	Y+42, r25	; 0x2a
    254c:	ea a5       	ldd	r30, Y+42	; 0x2a
    254e:	ee 23       	and	r30, r30
    2550:	51 f7       	brne	.-44     	; 0x2526 <main+0x28>
    2552:	80 e0       	ldi	r24, 0x00	; 0
    2554:	90 e0       	ldi	r25, 0x00	; 0
    2556:	aa e7       	ldi	r26, 0x7A	; 122
    2558:	b3 e4       	ldi	r27, 0x43	; 67
    255a:	89 8f       	std	Y+25, r24	; 0x19
    255c:	9a 8f       	std	Y+26, r25	; 0x1a
    255e:	ab 8f       	std	Y+27, r26	; 0x1b
    2560:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2562:	69 8d       	ldd	r22, Y+25	; 0x19
    2564:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2566:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2568:	9c 8d       	ldd	r25, Y+28	; 0x1c
    256a:	20 e0       	ldi	r18, 0x00	; 0
    256c:	30 e0       	ldi	r19, 0x00	; 0
    256e:	4a e7       	ldi	r20, 0x7A	; 122
    2570:	55 e4       	ldi	r21, 0x45	; 69
    2572:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2576:	dc 01       	movw	r26, r24
    2578:	cb 01       	movw	r24, r22
    257a:	8d 8b       	std	Y+21, r24	; 0x15
    257c:	9e 8b       	std	Y+22, r25	; 0x16
    257e:	af 8b       	std	Y+23, r26	; 0x17
    2580:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2582:	6d 89       	ldd	r22, Y+21	; 0x15
    2584:	7e 89       	ldd	r23, Y+22	; 0x16
    2586:	8f 89       	ldd	r24, Y+23	; 0x17
    2588:	98 8d       	ldd	r25, Y+24	; 0x18
    258a:	20 e0       	ldi	r18, 0x00	; 0
    258c:	30 e0       	ldi	r19, 0x00	; 0
    258e:	40 e8       	ldi	r20, 0x80	; 128
    2590:	5f e3       	ldi	r21, 0x3F	; 63
    2592:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2596:	88 23       	and	r24, r24
    2598:	2c f4       	brge	.+10     	; 0x25a4 <main+0xa6>
		__ticks = 1;
    259a:	81 e0       	ldi	r24, 0x01	; 1
    259c:	90 e0       	ldi	r25, 0x00	; 0
    259e:	9c 8b       	std	Y+20, r25	; 0x14
    25a0:	8b 8b       	std	Y+19, r24	; 0x13
    25a2:	3f c0       	rjmp	.+126    	; 0x2622 <main+0x124>
	else if (__tmp > 65535)
    25a4:	6d 89       	ldd	r22, Y+21	; 0x15
    25a6:	7e 89       	ldd	r23, Y+22	; 0x16
    25a8:	8f 89       	ldd	r24, Y+23	; 0x17
    25aa:	98 8d       	ldd	r25, Y+24	; 0x18
    25ac:	20 e0       	ldi	r18, 0x00	; 0
    25ae:	3f ef       	ldi	r19, 0xFF	; 255
    25b0:	4f e7       	ldi	r20, 0x7F	; 127
    25b2:	57 e4       	ldi	r21, 0x47	; 71
    25b4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    25b8:	18 16       	cp	r1, r24
    25ba:	4c f5       	brge	.+82     	; 0x260e <main+0x110>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    25bc:	69 8d       	ldd	r22, Y+25	; 0x19
    25be:	7a 8d       	ldd	r23, Y+26	; 0x1a
    25c0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    25c2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    25c4:	20 e0       	ldi	r18, 0x00	; 0
    25c6:	30 e0       	ldi	r19, 0x00	; 0
    25c8:	40 e2       	ldi	r20, 0x20	; 32
    25ca:	51 e4       	ldi	r21, 0x41	; 65
    25cc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25d0:	dc 01       	movw	r26, r24
    25d2:	cb 01       	movw	r24, r22
    25d4:	bc 01       	movw	r22, r24
    25d6:	cd 01       	movw	r24, r26
    25d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25dc:	dc 01       	movw	r26, r24
    25de:	cb 01       	movw	r24, r22
    25e0:	9c 8b       	std	Y+20, r25	; 0x14
    25e2:	8b 8b       	std	Y+19, r24	; 0x13
    25e4:	0f c0       	rjmp	.+30     	; 0x2604 <main+0x106>
    25e6:	80 e9       	ldi	r24, 0x90	; 144
    25e8:	91 e0       	ldi	r25, 0x01	; 1
    25ea:	9a 8b       	std	Y+18, r25	; 0x12
    25ec:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    25ee:	89 89       	ldd	r24, Y+17	; 0x11
    25f0:	9a 89       	ldd	r25, Y+18	; 0x12
    25f2:	01 97       	sbiw	r24, 0x01	; 1
    25f4:	f1 f7       	brne	.-4      	; 0x25f2 <main+0xf4>
    25f6:	9a 8b       	std	Y+18, r25	; 0x12
    25f8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    25fa:	8b 89       	ldd	r24, Y+19	; 0x13
    25fc:	9c 89       	ldd	r25, Y+20	; 0x14
    25fe:	01 97       	sbiw	r24, 0x01	; 1
    2600:	9c 8b       	std	Y+20, r25	; 0x14
    2602:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2604:	8b 89       	ldd	r24, Y+19	; 0x13
    2606:	9c 89       	ldd	r25, Y+20	; 0x14
    2608:	00 97       	sbiw	r24, 0x00	; 0
    260a:	69 f7       	brne	.-38     	; 0x25e6 <main+0xe8>
    260c:	14 c0       	rjmp	.+40     	; 0x2636 <main+0x138>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    260e:	6d 89       	ldd	r22, Y+21	; 0x15
    2610:	7e 89       	ldd	r23, Y+22	; 0x16
    2612:	8f 89       	ldd	r24, Y+23	; 0x17
    2614:	98 8d       	ldd	r25, Y+24	; 0x18
    2616:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    261a:	dc 01       	movw	r26, r24
    261c:	cb 01       	movw	r24, r22
    261e:	9c 8b       	std	Y+20, r25	; 0x14
    2620:	8b 8b       	std	Y+19, r24	; 0x13
    2622:	8b 89       	ldd	r24, Y+19	; 0x13
    2624:	9c 89       	ldd	r25, Y+20	; 0x14
    2626:	98 8b       	std	Y+16, r25	; 0x10
    2628:	8f 87       	std	Y+15, r24	; 0x0f
    262a:	8f 85       	ldd	r24, Y+15	; 0x0f
    262c:	98 89       	ldd	r25, Y+16	; 0x10
    262e:	01 97       	sbiw	r24, 0x01	; 1
    2630:	f1 f7       	brne	.-4      	; 0x262e <main+0x130>
    2632:	98 8b       	std	Y+16, r25	; 0x10
    2634:	8f 87       	std	Y+15, r24	; 0x0f

	_delay_ms(250);
	TWI_init();
    2636:	0e 94 75 07 	call	0xeea	; 0xeea <TWI_init>
	BMP180_Start();
    263a:	0e 94 05 24 	call	0x480a	; 0x480a <BMP180_Start>

	Detection_LED_init();
    263e:	0e 94 70 12 	call	0x24e0	; 0x24e0 <Detection_LED_init>
	Parking_LED_init();
    2642:	0e 94 3e 11 	call	0x227c	; 0x227c <Parking_LED_init>

	Timer_init(&Timer0_Configuration);
    2646:	ce 01       	movw	r24, r28
    2648:	4d 96       	adiw	r24, 0x1d	; 29
    264a:	0e 94 d7 09 	call	0x13ae	; 0x13ae <Timer_init>
	DIO_setupPinDirection(SLS_FLAG_PORT_ID, SLS_FLAG_PIN_ID, PIN_OUTPUT);
    264e:	83 e0       	ldi	r24, 0x03	; 3
    2650:	62 e0       	ldi	r22, 0x02	; 2
    2652:	41 e0       	ldi	r20, 0x01	; 1
    2654:	0e 94 89 0c 	call	0x1912	; 0x1912 <DIO_setupPinDirection>

	Ultrasonic_init(); /*initializing Ultrasonic*/
    2658:	0e 94 2d 14 	call	0x285a	; 0x285a <Ultrasonic_init>
	WATERPUMP_init();
    265c:	0e 94 df 13 	call	0x27be	; 0x27be <WATERPUMP_init>

	sei();
    2660:	78 94       	sei

	while(1)
	{
		Temp_state();
    2662:	0e 94 68 11 	call	0x22d0	; 0x22d0 <Temp_state>
		Press_state();
    2666:	0e 94 b7 11 	call	0x236e	; 0x236e <Press_state>
		if (g_pressure_state == SEVERE || g_temperature_state == SEVERE)
    266a:	80 91 85 01 	lds	r24, 0x0185
    266e:	82 30       	cpi	r24, 0x02	; 2
    2670:	21 f0       	breq	.+8      	; 0x267a <main+0x17c>
    2672:	80 91 86 01 	lds	r24, 0x0186
    2676:	82 30       	cpi	r24, 0x02	; 2
    2678:	19 f4       	brne	.+6      	; 0x2680 <main+0x182>
		{
			Action_severe();
    267a:	0e 94 18 12 	call	0x2430	; 0x2430 <Action_severe>
    267e:	1c c0       	rjmp	.+56     	; 0x26b8 <main+0x1ba>
		}
		else if (g_pressure_state == MODERATE || g_temperature_state == MODERATE)
    2680:	80 91 85 01 	lds	r24, 0x0185
    2684:	81 30       	cpi	r24, 0x01	; 1
    2686:	21 f0       	breq	.+8      	; 0x2690 <main+0x192>
    2688:	80 91 86 01 	lds	r24, 0x0186
    268c:	81 30       	cpi	r24, 0x01	; 1
    268e:	19 f4       	brne	.+6      	; 0x2696 <main+0x198>
		{
			Action_moderate();
    2690:	0e 94 39 12 	call	0x2472	; 0x2472 <Action_moderate>
    2694:	11 c0       	rjmp	.+34     	; 0x26b8 <main+0x1ba>
		}
		else if (g_pressure_state == SAFE || g_temperature_state == SAFE)
    2696:	80 91 85 01 	lds	r24, 0x0185
    269a:	88 23       	and	r24, r24
    269c:	21 f0       	breq	.+8      	; 0x26a6 <main+0x1a8>
    269e:	80 91 86 01 	lds	r24, 0x0186
    26a2:	88 23       	and	r24, r24
    26a4:	19 f4       	brne	.+6      	; 0x26ac <main+0x1ae>
		{
			Action_safe();
    26a6:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <Action_safe>
    26aa:	06 c0       	rjmp	.+12     	; 0x26b8 <main+0x1ba>
		}
		else
		{
			BUZZER_OFF(BMP_BUZZER_PORT_ID,BMP_BUZZER_PIN_ID);
    26ac:	83 e0       	ldi	r24, 0x03	; 3
    26ae:	64 e0       	ldi	r22, 0x04	; 4
    26b0:	0e 94 61 16 	call	0x2cc2	; 0x2cc2 <BUZZER_OFF>
			WATERPUMP_off();
    26b4:	0e 94 fc 13 	call	0x27f8	; 0x27f8 <WATERPUMP_off>
		}

		g_distance = Ultrasonic_readDistance(); /*storing the measured distance*/
    26b8:	0e 94 28 15 	call	0x2a50	; 0x2a50 <Ultrasonic_readDistance>
    26bc:	90 93 84 01 	sts	0x0184, r25
    26c0:	80 93 83 01 	sts	0x0183, r24
		warning(g_distance);
    26c4:	80 91 83 01 	lds	r24, 0x0183
    26c8:	90 91 84 01 	lds	r25, 0x0184
    26cc:	0e 94 ee 10 	call	0x21dc	; 0x21dc <warning>

		BMP180_calculate(&g_BMP180_readings);
    26d0:	8a e7       	ldi	r24, 0x7A	; 122
    26d2:	91 e0       	ldi	r25, 0x01	; 1
    26d4:	0e 94 e2 23 	call	0x47c4	; 0x47c4 <BMP180_calculate>
    26d8:	80 e0       	ldi	r24, 0x00	; 0
    26da:	90 e0       	ldi	r25, 0x00	; 0
    26dc:	aa e7       	ldi	r26, 0x7A	; 122
    26de:	b4 e4       	ldi	r27, 0x44	; 68
    26e0:	8b 87       	std	Y+11, r24	; 0x0b
    26e2:	9c 87       	std	Y+12, r25	; 0x0c
    26e4:	ad 87       	std	Y+13, r26	; 0x0d
    26e6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    26e8:	6b 85       	ldd	r22, Y+11	; 0x0b
    26ea:	7c 85       	ldd	r23, Y+12	; 0x0c
    26ec:	8d 85       	ldd	r24, Y+13	; 0x0d
    26ee:	9e 85       	ldd	r25, Y+14	; 0x0e
    26f0:	20 e0       	ldi	r18, 0x00	; 0
    26f2:	30 e0       	ldi	r19, 0x00	; 0
    26f4:	4a e7       	ldi	r20, 0x7A	; 122
    26f6:	55 e4       	ldi	r21, 0x45	; 69
    26f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    26fc:	dc 01       	movw	r26, r24
    26fe:	cb 01       	movw	r24, r22
    2700:	8f 83       	std	Y+7, r24	; 0x07
    2702:	98 87       	std	Y+8, r25	; 0x08
    2704:	a9 87       	std	Y+9, r26	; 0x09
    2706:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2708:	6f 81       	ldd	r22, Y+7	; 0x07
    270a:	78 85       	ldd	r23, Y+8	; 0x08
    270c:	89 85       	ldd	r24, Y+9	; 0x09
    270e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2710:	20 e0       	ldi	r18, 0x00	; 0
    2712:	30 e0       	ldi	r19, 0x00	; 0
    2714:	40 e8       	ldi	r20, 0x80	; 128
    2716:	5f e3       	ldi	r21, 0x3F	; 63
    2718:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    271c:	88 23       	and	r24, r24
    271e:	2c f4       	brge	.+10     	; 0x272a <main+0x22c>
		__ticks = 1;
    2720:	81 e0       	ldi	r24, 0x01	; 1
    2722:	90 e0       	ldi	r25, 0x00	; 0
    2724:	9e 83       	std	Y+6, r25	; 0x06
    2726:	8d 83       	std	Y+5, r24	; 0x05
    2728:	3f c0       	rjmp	.+126    	; 0x27a8 <main+0x2aa>
	else if (__tmp > 65535)
    272a:	6f 81       	ldd	r22, Y+7	; 0x07
    272c:	78 85       	ldd	r23, Y+8	; 0x08
    272e:	89 85       	ldd	r24, Y+9	; 0x09
    2730:	9a 85       	ldd	r25, Y+10	; 0x0a
    2732:	20 e0       	ldi	r18, 0x00	; 0
    2734:	3f ef       	ldi	r19, 0xFF	; 255
    2736:	4f e7       	ldi	r20, 0x7F	; 127
    2738:	57 e4       	ldi	r21, 0x47	; 71
    273a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    273e:	18 16       	cp	r1, r24
    2740:	4c f5       	brge	.+82     	; 0x2794 <main+0x296>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2742:	6b 85       	ldd	r22, Y+11	; 0x0b
    2744:	7c 85       	ldd	r23, Y+12	; 0x0c
    2746:	8d 85       	ldd	r24, Y+13	; 0x0d
    2748:	9e 85       	ldd	r25, Y+14	; 0x0e
    274a:	20 e0       	ldi	r18, 0x00	; 0
    274c:	30 e0       	ldi	r19, 0x00	; 0
    274e:	40 e2       	ldi	r20, 0x20	; 32
    2750:	51 e4       	ldi	r21, 0x41	; 65
    2752:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2756:	dc 01       	movw	r26, r24
    2758:	cb 01       	movw	r24, r22
    275a:	bc 01       	movw	r22, r24
    275c:	cd 01       	movw	r24, r26
    275e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2762:	dc 01       	movw	r26, r24
    2764:	cb 01       	movw	r24, r22
    2766:	9e 83       	std	Y+6, r25	; 0x06
    2768:	8d 83       	std	Y+5, r24	; 0x05
    276a:	0f c0       	rjmp	.+30     	; 0x278a <main+0x28c>
    276c:	80 e9       	ldi	r24, 0x90	; 144
    276e:	91 e0       	ldi	r25, 0x01	; 1
    2770:	9c 83       	std	Y+4, r25	; 0x04
    2772:	8b 83       	std	Y+3, r24	; 0x03
    2774:	8b 81       	ldd	r24, Y+3	; 0x03
    2776:	9c 81       	ldd	r25, Y+4	; 0x04
    2778:	01 97       	sbiw	r24, 0x01	; 1
    277a:	f1 f7       	brne	.-4      	; 0x2778 <main+0x27a>
    277c:	9c 83       	std	Y+4, r25	; 0x04
    277e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2780:	8d 81       	ldd	r24, Y+5	; 0x05
    2782:	9e 81       	ldd	r25, Y+6	; 0x06
    2784:	01 97       	sbiw	r24, 0x01	; 1
    2786:	9e 83       	std	Y+6, r25	; 0x06
    2788:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    278a:	8d 81       	ldd	r24, Y+5	; 0x05
    278c:	9e 81       	ldd	r25, Y+6	; 0x06
    278e:	00 97       	sbiw	r24, 0x00	; 0
    2790:	69 f7       	brne	.-38     	; 0x276c <main+0x26e>
    2792:	67 cf       	rjmp	.-306    	; 0x2662 <main+0x164>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2794:	6f 81       	ldd	r22, Y+7	; 0x07
    2796:	78 85       	ldd	r23, Y+8	; 0x08
    2798:	89 85       	ldd	r24, Y+9	; 0x09
    279a:	9a 85       	ldd	r25, Y+10	; 0x0a
    279c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27a0:	dc 01       	movw	r26, r24
    27a2:	cb 01       	movw	r24, r22
    27a4:	9e 83       	std	Y+6, r25	; 0x06
    27a6:	8d 83       	std	Y+5, r24	; 0x05
    27a8:	8d 81       	ldd	r24, Y+5	; 0x05
    27aa:	9e 81       	ldd	r25, Y+6	; 0x06
    27ac:	9a 83       	std	Y+2, r25	; 0x02
    27ae:	89 83       	std	Y+1, r24	; 0x01
    27b0:	89 81       	ldd	r24, Y+1	; 0x01
    27b2:	9a 81       	ldd	r25, Y+2	; 0x02
    27b4:	01 97       	sbiw	r24, 0x01	; 1
    27b6:	f1 f7       	brne	.-4      	; 0x27b4 <main+0x2b6>
    27b8:	9a 83       	std	Y+2, r25	; 0x02
    27ba:	89 83       	std	Y+1, r24	; 0x01
    27bc:	52 cf       	rjmp	.-348    	; 0x2662 <main+0x164>

000027be <WATERPUMP_init>:

#include "../../MCAL/DIO/dio.h"
#include "../../ECUAL/WATERPUMP/waterpump.h"

void WATERPUMP_init(void)
{
    27be:	df 93       	push	r29
    27c0:	cf 93       	push	r28
    27c2:	cd b7       	in	r28, 0x3d	; 61
    27c4:	de b7       	in	r29, 0x3e	; 62
	DIO_setupPinDirection(PUMP_PORT,PUMP_PIN,PIN_OUTPUT);
    27c6:	80 e0       	ldi	r24, 0x00	; 0
    27c8:	60 e0       	ldi	r22, 0x00	; 0
    27ca:	41 e0       	ldi	r20, 0x01	; 1
    27cc:	0e 94 89 0c 	call	0x1912	; 0x1912 <DIO_setupPinDirection>
	DIO_writePin(PUMP_PORT,PUMP_PIN,LOGIC_LOW);
    27d0:	80 e0       	ldi	r24, 0x00	; 0
    27d2:	60 e0       	ldi	r22, 0x00	; 0
    27d4:	40 e0       	ldi	r20, 0x00	; 0
    27d6:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <DIO_writePin>
}
    27da:	cf 91       	pop	r28
    27dc:	df 91       	pop	r29
    27de:	08 95       	ret

000027e0 <WATERPUMP_on>:

void WATERPUMP_on(void)
{
    27e0:	df 93       	push	r29
    27e2:	cf 93       	push	r28
    27e4:	cd b7       	in	r28, 0x3d	; 61
    27e6:	de b7       	in	r29, 0x3e	; 62
	DIO_writePin(PUMP_PORT,PUMP_PIN,LOGIC_HIGH);
    27e8:	80 e0       	ldi	r24, 0x00	; 0
    27ea:	60 e0       	ldi	r22, 0x00	; 0
    27ec:	41 e0       	ldi	r20, 0x01	; 1
    27ee:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <DIO_writePin>
}
    27f2:	cf 91       	pop	r28
    27f4:	df 91       	pop	r29
    27f6:	08 95       	ret

000027f8 <WATERPUMP_off>:

void WATERPUMP_off(void)
{
    27f8:	df 93       	push	r29
    27fa:	cf 93       	push	r28
    27fc:	cd b7       	in	r28, 0x3d	; 61
    27fe:	de b7       	in	r29, 0x3e	; 62
	DIO_writePin(PUMP_PORT,PUMP_PIN,LOGIC_LOW);
    2800:	80 e0       	ldi	r24, 0x00	; 0
    2802:	60 e0       	ldi	r22, 0x00	; 0
    2804:	40 e0       	ldi	r20, 0x00	; 0
    2806:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <DIO_writePin>
}
    280a:	cf 91       	pop	r28
    280c:	df 91       	pop	r29
    280e:	08 95       	ret

00002810 <Ultrasonic_edgeProcessing>:
 * [Args]          : NONE
 *******************************************************************************/

void Ultrasonic_edgeProcessing(void)

{
    2810:	df 93       	push	r29
    2812:	cf 93       	push	r28
    2814:	cd b7       	in	r28, 0x3d	; 61
    2816:	de b7       	in	r29, 0x3e	; 62
		g_edgeCount++;
    2818:	80 91 89 01 	lds	r24, 0x0189
    281c:	8f 5f       	subi	r24, 0xFF	; 255
    281e:	80 93 89 01 	sts	0x0189, r24
		if(g_edgeCount == 1)
    2822:	80 91 89 01 	lds	r24, 0x0189
    2826:	81 30       	cpi	r24, 0x01	; 1
    2828:	31 f4       	brne	.+12     	; 0x2836 <Ultrasonic_edgeProcessing+0x26>
		{
			/*
			 * Clear the timer counter register to start measurements from the
			 * first detected rising edge
			 */
			Icu_clearTimerValue();
    282a:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <Icu_clearTimerValue>
			/* Detect falling edge */
			Icu_setEdgeDetectionType(FALLING);
    282e:	80 e0       	ldi	r24, 0x00	; 0
    2830:	0e 94 38 0c 	call	0x1870	; 0x1870 <Icu_setEdgeDetectionType>
    2834:	0f c0       	rjmp	.+30     	; 0x2854 <Ultrasonic_edgeProcessing+0x44>
		}
		else if(g_edgeCount == 2)
    2836:	80 91 89 01 	lds	r24, 0x0189
    283a:	82 30       	cpi	r24, 0x02	; 2
    283c:	59 f4       	brne	.+22     	; 0x2854 <Ultrasonic_edgeProcessing+0x44>
		{
			/* storing the value of the 'ICR1' register in the g_timerValue variable where it's global *
		 	* as it will be used again in another function which is called "ULTRASONIC_readDistance". */

			g_timeHigh = Icu_getInputCaptureValue();
    283e:	0e 94 57 0c 	call	0x18ae	; 0x18ae <Icu_getInputCaptureValue>
    2842:	90 93 8b 01 	sts	0x018B, r25
    2846:	80 93 8a 01 	sts	0x018A, r24
			/* Detect rising edge */
			

			Icu_setEdgeDetectionType(RISING);
    284a:	81 e0       	ldi	r24, 0x01	; 1
    284c:	0e 94 38 0c 	call	0x1870	; 0x1870 <Icu_setEdgeDetectionType>
			g_edgeCount=0;
    2850:	10 92 89 01 	sts	0x0189, r1
		}


}
    2854:	cf 91       	pop	r28
    2856:	df 91       	pop	r29
    2858:	08 95       	ret

0000285a <Ultrasonic_init>:
 *
 * [Args]          : NONE
 *******************************************************************************/

void Ultrasonic_init(void)
{
    285a:	df 93       	push	r29
    285c:	cf 93       	push	r28
    285e:	00 d0       	rcall	.+0      	; 0x2860 <Ultrasonic_init+0x6>
    2860:	cd b7       	in	r28, 0x3d	; 61
    2862:	de b7       	in	r29, 0x3e	; 62
	Icu_ConfigType Icu_Config = {F_CPU_8,RISING};
    2864:	82 e0       	ldi	r24, 0x02	; 2
    2866:	89 83       	std	Y+1, r24	; 0x01
    2868:	81 e0       	ldi	r24, 0x01	; 1
    286a:	8a 83       	std	Y+2, r24	; 0x02
	/* Set the Call back function pointer in the ICU driver */
	Icu_setCallBack(Ultrasonic_edgeProcessing);
    286c:	88 e0       	ldi	r24, 0x08	; 8
    286e:	94 e1       	ldi	r25, 0x14	; 20
    2870:	0e 94 26 0c 	call	0x184c	; 0x184c <Icu_setCallBack>
	/* Initialize the ICU driver */
	Icu_init(&Icu_Config);
    2874:	ce 01       	movw	r24, r28
    2876:	01 96       	adiw	r24, 0x01	; 1
    2878:	0e 94 ca 0b 	call	0x1794	; 0x1794 <Icu_init>
	/*setup the direction of the trigger pin as output pin through the gpio driver*/
	DIO_setupPinDirection(PORTB_ID,PIN5_ID,PIN_OUTPUT);
    287c:	81 e0       	ldi	r24, 0x01	; 1
    287e:	65 e0       	ldi	r22, 0x05	; 5
    2880:	41 e0       	ldi	r20, 0x01	; 1
    2882:	0e 94 89 0c 	call	0x1912	; 0x1912 <DIO_setupPinDirection>
	/*disabling trigger pin*/
	DIO_writePin(PORTB_ID,PIN5_ID,LOGIC_LOW);
    2886:	81 e0       	ldi	r24, 0x01	; 1
    2888:	65 e0       	ldi	r22, 0x05	; 5
    288a:	40 e0       	ldi	r20, 0x00	; 0
    288c:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <DIO_writePin>

}
    2890:	0f 90       	pop	r0
    2892:	0f 90       	pop	r0
    2894:	cf 91       	pop	r28
    2896:	df 91       	pop	r29
    2898:	08 95       	ret

0000289a <Ultrasonic_Trigger>:
 * [Description]   : Send the Trigger pulse to the ultrasonic
 *
 * [Args]          : NONE
 *******************************************************************************/
void Ultrasonic_Trigger(void)
{
    289a:	df 93       	push	r29
    289c:	cf 93       	push	r28
    289e:	cd b7       	in	r28, 0x3d	; 61
    28a0:	de b7       	in	r29, 0x3e	; 62
    28a2:	68 97       	sbiw	r28, 0x18	; 24
    28a4:	0f b6       	in	r0, 0x3f	; 63
    28a6:	f8 94       	cli
    28a8:	de bf       	out	0x3e, r29	; 62
    28aa:	0f be       	out	0x3f, r0	; 63
    28ac:	cd bf       	out	0x3d, r28	; 61
	DIO_writePin(PORTB_ID,PIN5_ID,1);
    28ae:	81 e0       	ldi	r24, 0x01	; 1
    28b0:	65 e0       	ldi	r22, 0x05	; 5
    28b2:	41 e0       	ldi	r20, 0x01	; 1
    28b4:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <DIO_writePin>
    28b8:	80 e0       	ldi	r24, 0x00	; 0
    28ba:	90 e0       	ldi	r25, 0x00	; 0
    28bc:	a0 e8       	ldi	r26, 0x80	; 128
    28be:	bf e3       	ldi	r27, 0x3F	; 63
    28c0:	8d 8b       	std	Y+21, r24	; 0x15
    28c2:	9e 8b       	std	Y+22, r25	; 0x16
    28c4:	af 8b       	std	Y+23, r26	; 0x17
    28c6:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    28c8:	6d 89       	ldd	r22, Y+21	; 0x15
    28ca:	7e 89       	ldd	r23, Y+22	; 0x16
    28cc:	8f 89       	ldd	r24, Y+23	; 0x17
    28ce:	98 8d       	ldd	r25, Y+24	; 0x18
    28d0:	2b ea       	ldi	r18, 0xAB	; 171
    28d2:	3a ea       	ldi	r19, 0xAA	; 170
    28d4:	4a ea       	ldi	r20, 0xAA	; 170
    28d6:	50 e4       	ldi	r21, 0x40	; 64
    28d8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28dc:	dc 01       	movw	r26, r24
    28de:	cb 01       	movw	r24, r22
    28e0:	89 8b       	std	Y+17, r24	; 0x11
    28e2:	9a 8b       	std	Y+18, r25	; 0x12
    28e4:	ab 8b       	std	Y+19, r26	; 0x13
    28e6:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    28e8:	69 89       	ldd	r22, Y+17	; 0x11
    28ea:	7a 89       	ldd	r23, Y+18	; 0x12
    28ec:	8b 89       	ldd	r24, Y+19	; 0x13
    28ee:	9c 89       	ldd	r25, Y+20	; 0x14
    28f0:	20 e0       	ldi	r18, 0x00	; 0
    28f2:	30 e0       	ldi	r19, 0x00	; 0
    28f4:	40 e8       	ldi	r20, 0x80	; 128
    28f6:	5f e3       	ldi	r21, 0x3F	; 63
    28f8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    28fc:	88 23       	and	r24, r24
    28fe:	1c f4       	brge	.+6      	; 0x2906 <Ultrasonic_Trigger+0x6c>
		__ticks = 1;
    2900:	81 e0       	ldi	r24, 0x01	; 1
    2902:	88 8b       	std	Y+16, r24	; 0x10
    2904:	91 c0       	rjmp	.+290    	; 0x2a28 <Ultrasonic_Trigger+0x18e>
	else if (__tmp > 255)
    2906:	69 89       	ldd	r22, Y+17	; 0x11
    2908:	7a 89       	ldd	r23, Y+18	; 0x12
    290a:	8b 89       	ldd	r24, Y+19	; 0x13
    290c:	9c 89       	ldd	r25, Y+20	; 0x14
    290e:	20 e0       	ldi	r18, 0x00	; 0
    2910:	30 e0       	ldi	r19, 0x00	; 0
    2912:	4f e7       	ldi	r20, 0x7F	; 127
    2914:	53 e4       	ldi	r21, 0x43	; 67
    2916:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    291a:	18 16       	cp	r1, r24
    291c:	0c f0       	brlt	.+2      	; 0x2920 <Ultrasonic_Trigger+0x86>
    291e:	7b c0       	rjmp	.+246    	; 0x2a16 <Ultrasonic_Trigger+0x17c>
	{
		_delay_ms(__us / 1000.0);
    2920:	6d 89       	ldd	r22, Y+21	; 0x15
    2922:	7e 89       	ldd	r23, Y+22	; 0x16
    2924:	8f 89       	ldd	r24, Y+23	; 0x17
    2926:	98 8d       	ldd	r25, Y+24	; 0x18
    2928:	20 e0       	ldi	r18, 0x00	; 0
    292a:	30 e0       	ldi	r19, 0x00	; 0
    292c:	4a e7       	ldi	r20, 0x7A	; 122
    292e:	54 e4       	ldi	r21, 0x44	; 68
    2930:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2934:	dc 01       	movw	r26, r24
    2936:	cb 01       	movw	r24, r22
    2938:	8c 87       	std	Y+12, r24	; 0x0c
    293a:	9d 87       	std	Y+13, r25	; 0x0d
    293c:	ae 87       	std	Y+14, r26	; 0x0e
    293e:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2940:	6c 85       	ldd	r22, Y+12	; 0x0c
    2942:	7d 85       	ldd	r23, Y+13	; 0x0d
    2944:	8e 85       	ldd	r24, Y+14	; 0x0e
    2946:	9f 85       	ldd	r25, Y+15	; 0x0f
    2948:	20 e0       	ldi	r18, 0x00	; 0
    294a:	30 e0       	ldi	r19, 0x00	; 0
    294c:	4a e7       	ldi	r20, 0x7A	; 122
    294e:	55 e4       	ldi	r21, 0x45	; 69
    2950:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2954:	dc 01       	movw	r26, r24
    2956:	cb 01       	movw	r24, r22
    2958:	88 87       	std	Y+8, r24	; 0x08
    295a:	99 87       	std	Y+9, r25	; 0x09
    295c:	aa 87       	std	Y+10, r26	; 0x0a
    295e:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    2960:	68 85       	ldd	r22, Y+8	; 0x08
    2962:	79 85       	ldd	r23, Y+9	; 0x09
    2964:	8a 85       	ldd	r24, Y+10	; 0x0a
    2966:	9b 85       	ldd	r25, Y+11	; 0x0b
    2968:	20 e0       	ldi	r18, 0x00	; 0
    296a:	30 e0       	ldi	r19, 0x00	; 0
    296c:	40 e8       	ldi	r20, 0x80	; 128
    296e:	5f e3       	ldi	r21, 0x3F	; 63
    2970:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2974:	88 23       	and	r24, r24
    2976:	2c f4       	brge	.+10     	; 0x2982 <Ultrasonic_Trigger+0xe8>
		__ticks = 1;
    2978:	81 e0       	ldi	r24, 0x01	; 1
    297a:	90 e0       	ldi	r25, 0x00	; 0
    297c:	9f 83       	std	Y+7, r25	; 0x07
    297e:	8e 83       	std	Y+6, r24	; 0x06
    2980:	3f c0       	rjmp	.+126    	; 0x2a00 <Ultrasonic_Trigger+0x166>
	else if (__tmp > 65535)
    2982:	68 85       	ldd	r22, Y+8	; 0x08
    2984:	79 85       	ldd	r23, Y+9	; 0x09
    2986:	8a 85       	ldd	r24, Y+10	; 0x0a
    2988:	9b 85       	ldd	r25, Y+11	; 0x0b
    298a:	20 e0       	ldi	r18, 0x00	; 0
    298c:	3f ef       	ldi	r19, 0xFF	; 255
    298e:	4f e7       	ldi	r20, 0x7F	; 127
    2990:	57 e4       	ldi	r21, 0x47	; 71
    2992:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2996:	18 16       	cp	r1, r24
    2998:	4c f5       	brge	.+82     	; 0x29ec <Ultrasonic_Trigger+0x152>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    299a:	6c 85       	ldd	r22, Y+12	; 0x0c
    299c:	7d 85       	ldd	r23, Y+13	; 0x0d
    299e:	8e 85       	ldd	r24, Y+14	; 0x0e
    29a0:	9f 85       	ldd	r25, Y+15	; 0x0f
    29a2:	20 e0       	ldi	r18, 0x00	; 0
    29a4:	30 e0       	ldi	r19, 0x00	; 0
    29a6:	40 e2       	ldi	r20, 0x20	; 32
    29a8:	51 e4       	ldi	r21, 0x41	; 65
    29aa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29ae:	dc 01       	movw	r26, r24
    29b0:	cb 01       	movw	r24, r22
    29b2:	bc 01       	movw	r22, r24
    29b4:	cd 01       	movw	r24, r26
    29b6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29ba:	dc 01       	movw	r26, r24
    29bc:	cb 01       	movw	r24, r22
    29be:	9f 83       	std	Y+7, r25	; 0x07
    29c0:	8e 83       	std	Y+6, r24	; 0x06
    29c2:	0f c0       	rjmp	.+30     	; 0x29e2 <Ultrasonic_Trigger+0x148>
    29c4:	80 e9       	ldi	r24, 0x90	; 144
    29c6:	91 e0       	ldi	r25, 0x01	; 1
    29c8:	9d 83       	std	Y+5, r25	; 0x05
    29ca:	8c 83       	std	Y+4, r24	; 0x04
    29cc:	8c 81       	ldd	r24, Y+4	; 0x04
    29ce:	9d 81       	ldd	r25, Y+5	; 0x05
    29d0:	01 97       	sbiw	r24, 0x01	; 1
    29d2:	f1 f7       	brne	.-4      	; 0x29d0 <Ultrasonic_Trigger+0x136>
    29d4:	9d 83       	std	Y+5, r25	; 0x05
    29d6:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    29d8:	8e 81       	ldd	r24, Y+6	; 0x06
    29da:	9f 81       	ldd	r25, Y+7	; 0x07
    29dc:	01 97       	sbiw	r24, 0x01	; 1
    29de:	9f 83       	std	Y+7, r25	; 0x07
    29e0:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    29e2:	8e 81       	ldd	r24, Y+6	; 0x06
    29e4:	9f 81       	ldd	r25, Y+7	; 0x07
    29e6:	00 97       	sbiw	r24, 0x00	; 0
    29e8:	69 f7       	brne	.-38     	; 0x29c4 <Ultrasonic_Trigger+0x12a>
    29ea:	24 c0       	rjmp	.+72     	; 0x2a34 <Ultrasonic_Trigger+0x19a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    29ec:	68 85       	ldd	r22, Y+8	; 0x08
    29ee:	79 85       	ldd	r23, Y+9	; 0x09
    29f0:	8a 85       	ldd	r24, Y+10	; 0x0a
    29f2:	9b 85       	ldd	r25, Y+11	; 0x0b
    29f4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29f8:	dc 01       	movw	r26, r24
    29fa:	cb 01       	movw	r24, r22
    29fc:	9f 83       	std	Y+7, r25	; 0x07
    29fe:	8e 83       	std	Y+6, r24	; 0x06
    2a00:	8e 81       	ldd	r24, Y+6	; 0x06
    2a02:	9f 81       	ldd	r25, Y+7	; 0x07
    2a04:	9b 83       	std	Y+3, r25	; 0x03
    2a06:	8a 83       	std	Y+2, r24	; 0x02
    2a08:	8a 81       	ldd	r24, Y+2	; 0x02
    2a0a:	9b 81       	ldd	r25, Y+3	; 0x03
    2a0c:	01 97       	sbiw	r24, 0x01	; 1
    2a0e:	f1 f7       	brne	.-4      	; 0x2a0c <Ultrasonic_Trigger+0x172>
    2a10:	9b 83       	std	Y+3, r25	; 0x03
    2a12:	8a 83       	std	Y+2, r24	; 0x02
    2a14:	0f c0       	rjmp	.+30     	; 0x2a34 <Ultrasonic_Trigger+0x19a>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2a16:	69 89       	ldd	r22, Y+17	; 0x11
    2a18:	7a 89       	ldd	r23, Y+18	; 0x12
    2a1a:	8b 89       	ldd	r24, Y+19	; 0x13
    2a1c:	9c 89       	ldd	r25, Y+20	; 0x14
    2a1e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a22:	dc 01       	movw	r26, r24
    2a24:	cb 01       	movw	r24, r22
    2a26:	88 8b       	std	Y+16, r24	; 0x10
    2a28:	88 89       	ldd	r24, Y+16	; 0x10
    2a2a:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2a2c:	89 81       	ldd	r24, Y+1	; 0x01
    2a2e:	8a 95       	dec	r24
    2a30:	f1 f7       	brne	.-4      	; 0x2a2e <Ultrasonic_Trigger+0x194>
    2a32:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(1);
	DIO_writePin(PORTB_ID,PIN5_ID,0);
    2a34:	81 e0       	ldi	r24, 0x01	; 1
    2a36:	65 e0       	ldi	r22, 0x05	; 5
    2a38:	40 e0       	ldi	r20, 0x00	; 0
    2a3a:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <DIO_writePin>

}
    2a3e:	68 96       	adiw	r28, 0x18	; 24
    2a40:	0f b6       	in	r0, 0x3f	; 63
    2a42:	f8 94       	cli
    2a44:	de bf       	out	0x3e, r29	; 62
    2a46:	0f be       	out	0x3f, r0	; 63
    2a48:	cd bf       	out	0x3d, r28	; 61
    2a4a:	cf 91       	pop	r28
    2a4c:	df 91       	pop	r29
    2a4e:	08 95       	ret

00002a50 <Ultrasonic_readDistance>:
 * [Returns]       : Distance (The measured distance in Centimeter).
 * [NOTE]          : The calculated distance will be updated when use another prescaler and CPU freq
 *******************************************************************************/

uint16 Ultrasonic_readDistance(void)
{
    2a50:	df 93       	push	r29
    2a52:	cf 93       	push	r28
    2a54:	00 d0       	rcall	.+0      	; 0x2a56 <Ultrasonic_readDistance+0x6>
    2a56:	cd b7       	in	r28, 0x3d	; 61
    2a58:	de b7       	in	r29, 0x3e	; 62
	static uint32 distance;
	/*for calibrating the reading due to ultrasonic tolerance*/
	static uint32 distance_calibration;

	/*enabling triggering*/
	Ultrasonic_Trigger();
    2a5a:	0e 94 4d 14 	call	0x289a	; 0x289a <Ultrasonic_Trigger>
				 in this case i will work with no prescaler so prescaler=1
				 distance is divided by 2 because it is distance of going and return back*/

	/******** distance =(g_timeHigh*0.01715)*(Prescaler/FCPU)+1  ***********/

	 distance = (g_timeHigh*0.01715)/2+1;
    2a5e:	80 91 8a 01 	lds	r24, 0x018A
    2a62:	90 91 8b 01 	lds	r25, 0x018B
    2a66:	cc 01       	movw	r24, r24
    2a68:	a0 e0       	ldi	r26, 0x00	; 0
    2a6a:	b0 e0       	ldi	r27, 0x00	; 0
    2a6c:	bc 01       	movw	r22, r24
    2a6e:	cd 01       	movw	r24, r26
    2a70:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    2a74:	dc 01       	movw	r26, r24
    2a76:	cb 01       	movw	r24, r22
    2a78:	bc 01       	movw	r22, r24
    2a7a:	cd 01       	movw	r24, r26
    2a7c:	28 e2       	ldi	r18, 0x28	; 40
    2a7e:	3e e7       	ldi	r19, 0x7E	; 126
    2a80:	4c e8       	ldi	r20, 0x8C	; 140
    2a82:	5c e3       	ldi	r21, 0x3C	; 60
    2a84:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a88:	dc 01       	movw	r26, r24
    2a8a:	cb 01       	movw	r24, r22
    2a8c:	bc 01       	movw	r22, r24
    2a8e:	cd 01       	movw	r24, r26
    2a90:	20 e0       	ldi	r18, 0x00	; 0
    2a92:	30 e0       	ldi	r19, 0x00	; 0
    2a94:	40 e0       	ldi	r20, 0x00	; 0
    2a96:	50 e4       	ldi	r21, 0x40	; 64
    2a98:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2a9c:	dc 01       	movw	r26, r24
    2a9e:	cb 01       	movw	r24, r22
    2aa0:	bc 01       	movw	r22, r24
    2aa2:	cd 01       	movw	r24, r26
    2aa4:	20 e0       	ldi	r18, 0x00	; 0
    2aa6:	30 e0       	ldi	r19, 0x00	; 0
    2aa8:	40 e8       	ldi	r20, 0x80	; 128
    2aaa:	5f e3       	ldi	r21, 0x3F	; 63
    2aac:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    2ab0:	dc 01       	movw	r26, r24
    2ab2:	cb 01       	movw	r24, r22
    2ab4:	bc 01       	movw	r22, r24
    2ab6:	cd 01       	movw	r24, r26
    2ab8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2abc:	dc 01       	movw	r26, r24
    2abe:	cb 01       	movw	r24, r22
    2ac0:	80 93 90 01 	sts	0x0190, r24
    2ac4:	90 93 91 01 	sts	0x0191, r25
    2ac8:	a0 93 92 01 	sts	0x0192, r26
    2acc:	b0 93 93 01 	sts	0x0193, r27
	 /* (+1) because of ultrasonic tolerence*/
	 /*Also for calibration*/

	 if(distance>=342){
    2ad0:	80 91 90 01 	lds	r24, 0x0190
    2ad4:	90 91 91 01 	lds	r25, 0x0191
    2ad8:	a0 91 92 01 	lds	r26, 0x0192
    2adc:	b0 91 93 01 	lds	r27, 0x0193
    2ae0:	86 35       	cpi	r24, 0x56	; 86
    2ae2:	21 e0       	ldi	r18, 0x01	; 1
    2ae4:	92 07       	cpc	r25, r18
    2ae6:	20 e0       	ldi	r18, 0x00	; 0
    2ae8:	a2 07       	cpc	r26, r18
    2aea:	20 e0       	ldi	r18, 0x00	; 0
    2aec:	b2 07       	cpc	r27, r18
    2aee:	f0 f0       	brcs	.+60     	; 0x2b2c <Ultrasonic_readDistance+0xdc>
	 		distance_calibration=distance+2;
    2af0:	80 91 90 01 	lds	r24, 0x0190
    2af4:	90 91 91 01 	lds	r25, 0x0191
    2af8:	a0 91 92 01 	lds	r26, 0x0192
    2afc:	b0 91 93 01 	lds	r27, 0x0193
    2b00:	02 96       	adiw	r24, 0x02	; 2
    2b02:	a1 1d       	adc	r26, r1
    2b04:	b1 1d       	adc	r27, r1
    2b06:	80 93 8c 01 	sts	0x018C, r24
    2b0a:	90 93 8d 01 	sts	0x018D, r25
    2b0e:	a0 93 8e 01 	sts	0x018E, r26
    2b12:	b0 93 8f 01 	sts	0x018F, r27
	 		return distance_calibration;
    2b16:	80 91 8c 01 	lds	r24, 0x018C
    2b1a:	90 91 8d 01 	lds	r25, 0x018D
    2b1e:	a0 91 8e 01 	lds	r26, 0x018E
    2b22:	b0 91 8f 01 	lds	r27, 0x018F
    2b26:	9a 83       	std	Y+2, r25	; 0x02
    2b28:	89 83       	std	Y+1, r24	; 0x01
    2b2a:	45 c0       	rjmp	.+138    	; 0x2bb6 <Ultrasonic_readDistance+0x166>
	 	}
	 	else if(distance>=154&&distance<342){
    2b2c:	80 91 90 01 	lds	r24, 0x0190
    2b30:	90 91 91 01 	lds	r25, 0x0191
    2b34:	a0 91 92 01 	lds	r26, 0x0192
    2b38:	b0 91 93 01 	lds	r27, 0x0193
    2b3c:	8a 39       	cpi	r24, 0x9A	; 154
    2b3e:	91 05       	cpc	r25, r1
    2b40:	a1 05       	cpc	r26, r1
    2b42:	b1 05       	cpc	r27, r1
    2b44:	70 f1       	brcs	.+92     	; 0x2ba2 <Ultrasonic_readDistance+0x152>
    2b46:	80 91 90 01 	lds	r24, 0x0190
    2b4a:	90 91 91 01 	lds	r25, 0x0191
    2b4e:	a0 91 92 01 	lds	r26, 0x0192
    2b52:	b0 91 93 01 	lds	r27, 0x0193
    2b56:	86 35       	cpi	r24, 0x56	; 86
    2b58:	21 e0       	ldi	r18, 0x01	; 1
    2b5a:	92 07       	cpc	r25, r18
    2b5c:	20 e0       	ldi	r18, 0x00	; 0
    2b5e:	a2 07       	cpc	r26, r18
    2b60:	20 e0       	ldi	r18, 0x00	; 0
    2b62:	b2 07       	cpc	r27, r18
    2b64:	f0 f4       	brcc	.+60     	; 0x2ba2 <Ultrasonic_readDistance+0x152>
	 		distance_calibration=distance+1;
    2b66:	80 91 90 01 	lds	r24, 0x0190
    2b6a:	90 91 91 01 	lds	r25, 0x0191
    2b6e:	a0 91 92 01 	lds	r26, 0x0192
    2b72:	b0 91 93 01 	lds	r27, 0x0193
    2b76:	01 96       	adiw	r24, 0x01	; 1
    2b78:	a1 1d       	adc	r26, r1
    2b7a:	b1 1d       	adc	r27, r1
    2b7c:	80 93 8c 01 	sts	0x018C, r24
    2b80:	90 93 8d 01 	sts	0x018D, r25
    2b84:	a0 93 8e 01 	sts	0x018E, r26
    2b88:	b0 93 8f 01 	sts	0x018F, r27
	 		return distance_calibration;
    2b8c:	80 91 8c 01 	lds	r24, 0x018C
    2b90:	90 91 8d 01 	lds	r25, 0x018D
    2b94:	a0 91 8e 01 	lds	r26, 0x018E
    2b98:	b0 91 8f 01 	lds	r27, 0x018F
    2b9c:	9a 83       	std	Y+2, r25	; 0x02
    2b9e:	89 83       	std	Y+1, r24	; 0x01
    2ba0:	0a c0       	rjmp	.+20     	; 0x2bb6 <Ultrasonic_readDistance+0x166>
	 	}

	 	else{
	 	return distance;}
    2ba2:	80 91 90 01 	lds	r24, 0x0190
    2ba6:	90 91 91 01 	lds	r25, 0x0191
    2baa:	a0 91 92 01 	lds	r26, 0x0192
    2bae:	b0 91 93 01 	lds	r27, 0x0193
    2bb2:	9a 83       	std	Y+2, r25	; 0x02
    2bb4:	89 83       	std	Y+1, r24	; 0x01
    2bb6:	89 81       	ldd	r24, Y+1	; 0x01
    2bb8:	9a 81       	ldd	r25, Y+2	; 0x02

	 	return 1;



}
    2bba:	0f 90       	pop	r0
    2bbc:	0f 90       	pop	r0
    2bbe:	cf 91       	pop	r28
    2bc0:	df 91       	pop	r29
    2bc2:	08 95       	ret

00002bc4 <LED_init>:

#include "led.h"
#include <util/delay.h>

void LED_init(uint8 port_number, uint8 pin_number)
{
    2bc4:	df 93       	push	r29
    2bc6:	cf 93       	push	r28
    2bc8:	00 d0       	rcall	.+0      	; 0x2bca <LED_init+0x6>
    2bca:	cd b7       	in	r28, 0x3d	; 61
    2bcc:	de b7       	in	r29, 0x3e	; 62
    2bce:	89 83       	std	Y+1, r24	; 0x01
    2bd0:	6a 83       	std	Y+2, r22	; 0x02
	DIO_setupPinDirection(port_number,pin_number,PIN_OUTPUT);
    2bd2:	89 81       	ldd	r24, Y+1	; 0x01
    2bd4:	6a 81       	ldd	r22, Y+2	; 0x02
    2bd6:	41 e0       	ldi	r20, 0x01	; 1
    2bd8:	0e 94 89 0c 	call	0x1912	; 0x1912 <DIO_setupPinDirection>
	DIO_writePin(port_number,pin_number, LOGIC_LOW); /*Initiate LEDs to OFF*/
    2bdc:	89 81       	ldd	r24, Y+1	; 0x01
    2bde:	6a 81       	ldd	r22, Y+2	; 0x02
    2be0:	40 e0       	ldi	r20, 0x00	; 0
    2be2:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <DIO_writePin>
}
    2be6:	0f 90       	pop	r0
    2be8:	0f 90       	pop	r0
    2bea:	cf 91       	pop	r28
    2bec:	df 91       	pop	r29
    2bee:	08 95       	ret

00002bf0 <LED_ON>:
 * Function to turn on LED.
 * It depends on DIO driver, as it take port number and pin number,
 * then turn on the required pin (LED).
 */
void LED_ON(uint8 port_number, uint8 pin_number)
{
    2bf0:	df 93       	push	r29
    2bf2:	cf 93       	push	r28
    2bf4:	00 d0       	rcall	.+0      	; 0x2bf6 <LED_ON+0x6>
    2bf6:	cd b7       	in	r28, 0x3d	; 61
    2bf8:	de b7       	in	r29, 0x3e	; 62
    2bfa:	89 83       	std	Y+1, r24	; 0x01
    2bfc:	6a 83       	std	Y+2, r22	; 0x02
	DIO_writePin(port_number,pin_number, LOGIC_HIGH);
    2bfe:	89 81       	ldd	r24, Y+1	; 0x01
    2c00:	6a 81       	ldd	r22, Y+2	; 0x02
    2c02:	41 e0       	ldi	r20, 0x01	; 1
    2c04:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <DIO_writePin>
}
    2c08:	0f 90       	pop	r0
    2c0a:	0f 90       	pop	r0
    2c0c:	cf 91       	pop	r28
    2c0e:	df 91       	pop	r29
    2c10:	08 95       	ret

00002c12 <LED_OFF>:
 * Function to turn off LED.
 * It depends on DIO driver, as it take port number and pin number,
 * then turn off the required pin (LED).
 */
void LED_OFF(uint8 port_number, uint8 pin_number)
{
    2c12:	df 93       	push	r29
    2c14:	cf 93       	push	r28
    2c16:	00 d0       	rcall	.+0      	; 0x2c18 <LED_OFF+0x6>
    2c18:	cd b7       	in	r28, 0x3d	; 61
    2c1a:	de b7       	in	r29, 0x3e	; 62
    2c1c:	89 83       	std	Y+1, r24	; 0x01
    2c1e:	6a 83       	std	Y+2, r22	; 0x02
	DIO_writePin(port_number,pin_number, LOGIC_LOW);
    2c20:	89 81       	ldd	r24, Y+1	; 0x01
    2c22:	6a 81       	ldd	r22, Y+2	; 0x02
    2c24:	40 e0       	ldi	r20, 0x00	; 0
    2c26:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <DIO_writePin>
}
    2c2a:	0f 90       	pop	r0
    2c2c:	0f 90       	pop	r0
    2c2e:	cf 91       	pop	r28
    2c30:	df 91       	pop	r29
    2c32:	08 95       	ret

00002c34 <LED_TOGGLE>:
 * Function to toggle LED.
 * It depends on DIO driver, as it take port number and pin number,
 * then toggle the required pin (LED).
 */
void LED_TOGGLE(uint8 port_number, uint8 pin_number)
{
    2c34:	df 93       	push	r29
    2c36:	cf 93       	push	r28
    2c38:	00 d0       	rcall	.+0      	; 0x2c3a <LED_TOGGLE+0x6>
    2c3a:	cd b7       	in	r28, 0x3d	; 61
    2c3c:	de b7       	in	r29, 0x3e	; 62
    2c3e:	89 83       	std	Y+1, r24	; 0x01
    2c40:	6a 83       	std	Y+2, r22	; 0x02
	DIO_togglePin(port_number,pin_number);
    2c42:	89 81       	ldd	r24, Y+1	; 0x01
    2c44:	6a 81       	ldd	r22, Y+2	; 0x02
    2c46:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <DIO_togglePin>
}
    2c4a:	0f 90       	pop	r0
    2c4c:	0f 90       	pop	r0
    2c4e:	cf 91       	pop	r28
    2c50:	df 91       	pop	r29
    2c52:	08 95       	ret

00002c54 <LED_IS_ON>:
/*
 * Description :
 * Function to check if the LED is on.
*/
uint8 LED_IS_ON(uint8 port_number, uint8 pin_number)
{
    2c54:	df 93       	push	r29
    2c56:	cf 93       	push	r28
    2c58:	00 d0       	rcall	.+0      	; 0x2c5a <LED_IS_ON+0x6>
    2c5a:	cd b7       	in	r28, 0x3d	; 61
    2c5c:	de b7       	in	r29, 0x3e	; 62
    2c5e:	89 83       	std	Y+1, r24	; 0x01
    2c60:	6a 83       	std	Y+2, r22	; 0x02
	return DIO_readPin(port_number,pin_number);
    2c62:	89 81       	ldd	r24, Y+1	; 0x01
    2c64:	6a 81       	ldd	r22, Y+2	; 0x02
    2c66:	0e 94 5f 0e 	call	0x1cbe	; 0x1cbe <DIO_readPin>
}
    2c6a:	0f 90       	pop	r0
    2c6c:	0f 90       	pop	r0
    2c6e:	cf 91       	pop	r28
    2c70:	df 91       	pop	r29
    2c72:	08 95       	ret

00002c74 <BUZZER_init>:
 * Inputs: No inputs
 * Outputs: No outputs.
 */

void BUZZER_init(uint8 port_number, uint8 pin_number)
{
    2c74:	df 93       	push	r29
    2c76:	cf 93       	push	r28
    2c78:	00 d0       	rcall	.+0      	; 0x2c7a <BUZZER_init+0x6>
    2c7a:	cd b7       	in	r28, 0x3d	; 61
    2c7c:	de b7       	in	r29, 0x3e	; 62
    2c7e:	89 83       	std	Y+1, r24	; 0x01
    2c80:	6a 83       	std	Y+2, r22	; 0x02
	DIO_setupPinDirection(port_number,pin_number,PIN_OUTPUT);
    2c82:	89 81       	ldd	r24, Y+1	; 0x01
    2c84:	6a 81       	ldd	r22, Y+2	; 0x02
    2c86:	41 e0       	ldi	r20, 0x01	; 1
    2c88:	0e 94 89 0c 	call	0x1912	; 0x1912 <DIO_setupPinDirection>
	DIO_writePin(port_number,pin_number,LOGIC_LOW);
    2c8c:	89 81       	ldd	r24, Y+1	; 0x01
    2c8e:	6a 81       	ldd	r22, Y+2	; 0x02
    2c90:	40 e0       	ldi	r20, 0x00	; 0
    2c92:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <DIO_writePin>
}
    2c96:	0f 90       	pop	r0
    2c98:	0f 90       	pop	r0
    2c9a:	cf 91       	pop	r28
    2c9c:	df 91       	pop	r29
    2c9e:	08 95       	ret

00002ca0 <BUZZER_ON>:
 * Inputs: No inputs
 * Outputs: No outputs.
 */

void BUZZER_ON(uint8 port_number, uint8 pin_number)
{
    2ca0:	df 93       	push	r29
    2ca2:	cf 93       	push	r28
    2ca4:	00 d0       	rcall	.+0      	; 0x2ca6 <BUZZER_ON+0x6>
    2ca6:	cd b7       	in	r28, 0x3d	; 61
    2ca8:	de b7       	in	r29, 0x3e	; 62
    2caa:	89 83       	std	Y+1, r24	; 0x01
    2cac:	6a 83       	std	Y+2, r22	; 0x02
	DIO_writePin(port_number,pin_number,LOGIC_HIGH);
    2cae:	89 81       	ldd	r24, Y+1	; 0x01
    2cb0:	6a 81       	ldd	r22, Y+2	; 0x02
    2cb2:	41 e0       	ldi	r20, 0x01	; 1
    2cb4:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <DIO_writePin>
}
    2cb8:	0f 90       	pop	r0
    2cba:	0f 90       	pop	r0
    2cbc:	cf 91       	pop	r28
    2cbe:	df 91       	pop	r29
    2cc0:	08 95       	ret

00002cc2 <BUZZER_OFF>:
 * Description : Function to turn the Buzzer Off.
 * Inputs: No inputs
 * Outputs: No outputs.
 */
void BUZZER_OFF(uint8 port_number, uint8 pin_number)
{
    2cc2:	df 93       	push	r29
    2cc4:	cf 93       	push	r28
    2cc6:	00 d0       	rcall	.+0      	; 0x2cc8 <BUZZER_OFF+0x6>
    2cc8:	cd b7       	in	r28, 0x3d	; 61
    2cca:	de b7       	in	r29, 0x3e	; 62
    2ccc:	89 83       	std	Y+1, r24	; 0x01
    2cce:	6a 83       	std	Y+2, r22	; 0x02
	DIO_writePin(port_number,pin_number,LOGIC_LOW);
    2cd0:	89 81       	ldd	r24, Y+1	; 0x01
    2cd2:	6a 81       	ldd	r22, Y+2	; 0x02
    2cd4:	40 e0       	ldi	r20, 0x00	; 0
    2cd6:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <DIO_writePin>
}
    2cda:	0f 90       	pop	r0
    2cdc:	0f 90       	pop	r0
    2cde:	cf 91       	pop	r28
    2ce0:	df 91       	pop	r29
    2ce2:	08 95       	ret

00002ce4 <BUZZER_TOGGLE>:

void BUZZER_TOGGLE(uint8 port_number, uint8 pin_number)
{
    2ce4:	df 93       	push	r29
    2ce6:	cf 93       	push	r28
    2ce8:	00 d0       	rcall	.+0      	; 0x2cea <BUZZER_TOGGLE+0x6>
    2cea:	cd b7       	in	r28, 0x3d	; 61
    2cec:	de b7       	in	r29, 0x3e	; 62
    2cee:	89 83       	std	Y+1, r24	; 0x01
    2cf0:	6a 83       	std	Y+2, r22	; 0x02
	DIO_togglePin(port_number,pin_number);
    2cf2:	89 81       	ldd	r24, Y+1	; 0x01
    2cf4:	6a 81       	ldd	r22, Y+2	; 0x02
    2cf6:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <DIO_togglePin>
}
    2cfa:	0f 90       	pop	r0
    2cfc:	0f 90       	pop	r0
    2cfe:	cf 91       	pop	r28
    2d00:	df 91       	pop	r29
    2d02:	08 95       	ret

00002d04 <BMP180_ReadCalb>:
/* Variables used in the below functions */
sint32 X1 = 0, X2 = 0, B5 = 0, UT = 0;
sint32 X3 = 0, B3 = 0, B6 = 0, P = 0, UP = 0;
uint32 B4 = 0, B7 = 0;
void delay(void);
void BMP180_ReadCalb(void) {
    2d04:	0f 93       	push	r16
    2d06:	1f 93       	push	r17
    2d08:	df 93       	push	r29
    2d0a:	cf 93       	push	r28
    2d0c:	cd b7       	in	r28, 0x3d	; 61
    2d0e:	de b7       	in	r29, 0x3e	; 62
    2d10:	c2 59       	subi	r28, 0x92	; 146
    2d12:	d0 40       	sbci	r29, 0x00	; 0
    2d14:	0f b6       	in	r0, 0x3f	; 63
    2d16:	f8 94       	cli
    2d18:	de bf       	out	0x3e, r29	; 62
    2d1a:	0f be       	out	0x3f, r0	; 63
    2d1c:	cd bf       	out	0x3d, r28	; 61

	uint8_t Callib_Data[22] = { 0 };
    2d1e:	ce 01       	movw	r24, r28
    2d20:	83 58       	subi	r24, 0x83	; 131
    2d22:	9f 4f       	sbci	r25, 0xFF	; 255
    2d24:	26 e1       	ldi	r18, 0x16	; 22
    2d26:	fc 01       	movw	r30, r24
    2d28:	df 01       	movw	r26, r30
    2d2a:	82 2f       	mov	r24, r18
    2d2c:	1d 92       	st	X+, r1
    2d2e:	8a 95       	dec	r24
    2d30:	e9 f7       	brne	.-6      	; 0x2d2c <BMP180_ReadCalb+0x28>
	uint16_t Callib_Start = 0xAA;
    2d32:	fe 01       	movw	r30, r28
    2d34:	e5 58       	subi	r30, 0x85	; 133
    2d36:	ff 4f       	sbci	r31, 0xFF	; 255
    2d38:	8a ea       	ldi	r24, 0xAA	; 170
    2d3a:	90 e0       	ldi	r25, 0x00	; 0
    2d3c:	91 83       	std	Z+1, r25	; 0x01
    2d3e:	80 83       	st	Z, r24

	for (int i = 0; i < 22; i++) {
    2d40:	fe 01       	movw	r30, r28
    2d42:	e7 58       	subi	r30, 0x87	; 135
    2d44:	ff 4f       	sbci	r31, 0xFF	; 255
    2d46:	11 82       	std	Z+1, r1	; 0x01
    2d48:	10 82       	st	Z, r1
    2d4a:	d9 c4       	rjmp	.+2482   	; 0x36fe <BMP180_ReadCalb+0x9fa>
		TWI_Start_Wait(BMP180_ADDRESS_W);// To write
    2d4c:	8e ee       	ldi	r24, 0xEE	; 238
    2d4e:	0e 94 1a 08 	call	0x1034	; 0x1034 <TWI_Start_Wait>
    2d52:	fe 01       	movw	r30, r28
    2d54:	eb 58       	subi	r30, 0x8B	; 139
    2d56:	ff 4f       	sbci	r31, 0xFF	; 255
    2d58:	80 e0       	ldi	r24, 0x00	; 0
    2d5a:	90 e0       	ldi	r25, 0x00	; 0
    2d5c:	a0 e2       	ldi	r26, 0x20	; 32
    2d5e:	b1 e4       	ldi	r27, 0x41	; 65
    2d60:	80 83       	st	Z, r24
    2d62:	91 83       	std	Z+1, r25	; 0x01
    2d64:	a2 83       	std	Z+2, r26	; 0x02
    2d66:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2d68:	8e 01       	movw	r16, r28
    2d6a:	0f 58       	subi	r16, 0x8F	; 143
    2d6c:	1f 4f       	sbci	r17, 0xFF	; 255
    2d6e:	fe 01       	movw	r30, r28
    2d70:	eb 58       	subi	r30, 0x8B	; 139
    2d72:	ff 4f       	sbci	r31, 0xFF	; 255
    2d74:	60 81       	ld	r22, Z
    2d76:	71 81       	ldd	r23, Z+1	; 0x01
    2d78:	82 81       	ldd	r24, Z+2	; 0x02
    2d7a:	93 81       	ldd	r25, Z+3	; 0x03
    2d7c:	2b ea       	ldi	r18, 0xAB	; 171
    2d7e:	3a ea       	ldi	r19, 0xAA	; 170
    2d80:	4a ea       	ldi	r20, 0xAA	; 170
    2d82:	50 e4       	ldi	r21, 0x40	; 64
    2d84:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d88:	dc 01       	movw	r26, r24
    2d8a:	cb 01       	movw	r24, r22
    2d8c:	f8 01       	movw	r30, r16
    2d8e:	80 83       	st	Z, r24
    2d90:	91 83       	std	Z+1, r25	; 0x01
    2d92:	a2 83       	std	Z+2, r26	; 0x02
    2d94:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2d96:	fe 01       	movw	r30, r28
    2d98:	ef 58       	subi	r30, 0x8F	; 143
    2d9a:	ff 4f       	sbci	r31, 0xFF	; 255
    2d9c:	60 81       	ld	r22, Z
    2d9e:	71 81       	ldd	r23, Z+1	; 0x01
    2da0:	82 81       	ldd	r24, Z+2	; 0x02
    2da2:	93 81       	ldd	r25, Z+3	; 0x03
    2da4:	20 e0       	ldi	r18, 0x00	; 0
    2da6:	30 e0       	ldi	r19, 0x00	; 0
    2da8:	40 e8       	ldi	r20, 0x80	; 128
    2daa:	5f e3       	ldi	r21, 0x3F	; 63
    2dac:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2db0:	88 23       	and	r24, r24
    2db2:	34 f4       	brge	.+12     	; 0x2dc0 <BMP180_ReadCalb+0xbc>
		__ticks = 1;
    2db4:	fe 01       	movw	r30, r28
    2db6:	e0 59       	subi	r30, 0x90	; 144
    2db8:	ff 4f       	sbci	r31, 0xFF	; 255
    2dba:	81 e0       	ldi	r24, 0x01	; 1
    2dbc:	80 83       	st	Z, r24
    2dbe:	e0 c0       	rjmp	.+448    	; 0x2f80 <BMP180_ReadCalb+0x27c>
	else if (__tmp > 255)
    2dc0:	fe 01       	movw	r30, r28
    2dc2:	ef 58       	subi	r30, 0x8F	; 143
    2dc4:	ff 4f       	sbci	r31, 0xFF	; 255
    2dc6:	60 81       	ld	r22, Z
    2dc8:	71 81       	ldd	r23, Z+1	; 0x01
    2dca:	82 81       	ldd	r24, Z+2	; 0x02
    2dcc:	93 81       	ldd	r25, Z+3	; 0x03
    2dce:	20 e0       	ldi	r18, 0x00	; 0
    2dd0:	30 e0       	ldi	r19, 0x00	; 0
    2dd2:	4f e7       	ldi	r20, 0x7F	; 127
    2dd4:	53 e4       	ldi	r21, 0x43	; 67
    2dd6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2dda:	18 16       	cp	r1, r24
    2ddc:	0c f0       	brlt	.+2      	; 0x2de0 <BMP180_ReadCalb+0xdc>
    2dde:	c0 c0       	rjmp	.+384    	; 0x2f60 <BMP180_ReadCalb+0x25c>
	{
		_delay_ms(__us / 1000.0);
    2de0:	fe 01       	movw	r30, r28
    2de2:	eb 58       	subi	r30, 0x8B	; 139
    2de4:	ff 4f       	sbci	r31, 0xFF	; 255
    2de6:	60 81       	ld	r22, Z
    2de8:	71 81       	ldd	r23, Z+1	; 0x01
    2dea:	82 81       	ldd	r24, Z+2	; 0x02
    2dec:	93 81       	ldd	r25, Z+3	; 0x03
    2dee:	20 e0       	ldi	r18, 0x00	; 0
    2df0:	30 e0       	ldi	r19, 0x00	; 0
    2df2:	4a e7       	ldi	r20, 0x7A	; 122
    2df4:	54 e4       	ldi	r21, 0x44	; 68
    2df6:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2dfa:	dc 01       	movw	r26, r24
    2dfc:	cb 01       	movw	r24, r22
    2dfe:	fe 01       	movw	r30, r28
    2e00:	e4 59       	subi	r30, 0x94	; 148
    2e02:	ff 4f       	sbci	r31, 0xFF	; 255
    2e04:	80 83       	st	Z, r24
    2e06:	91 83       	std	Z+1, r25	; 0x01
    2e08:	a2 83       	std	Z+2, r26	; 0x02
    2e0a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e0c:	8e 01       	movw	r16, r28
    2e0e:	08 59       	subi	r16, 0x98	; 152
    2e10:	1f 4f       	sbci	r17, 0xFF	; 255
    2e12:	fe 01       	movw	r30, r28
    2e14:	e4 59       	subi	r30, 0x94	; 148
    2e16:	ff 4f       	sbci	r31, 0xFF	; 255
    2e18:	60 81       	ld	r22, Z
    2e1a:	71 81       	ldd	r23, Z+1	; 0x01
    2e1c:	82 81       	ldd	r24, Z+2	; 0x02
    2e1e:	93 81       	ldd	r25, Z+3	; 0x03
    2e20:	20 e0       	ldi	r18, 0x00	; 0
    2e22:	30 e0       	ldi	r19, 0x00	; 0
    2e24:	4a e7       	ldi	r20, 0x7A	; 122
    2e26:	55 e4       	ldi	r21, 0x45	; 69
    2e28:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e2c:	dc 01       	movw	r26, r24
    2e2e:	cb 01       	movw	r24, r22
    2e30:	f8 01       	movw	r30, r16
    2e32:	80 83       	st	Z, r24
    2e34:	91 83       	std	Z+1, r25	; 0x01
    2e36:	a2 83       	std	Z+2, r26	; 0x02
    2e38:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2e3a:	fe 01       	movw	r30, r28
    2e3c:	e8 59       	subi	r30, 0x98	; 152
    2e3e:	ff 4f       	sbci	r31, 0xFF	; 255
    2e40:	60 81       	ld	r22, Z
    2e42:	71 81       	ldd	r23, Z+1	; 0x01
    2e44:	82 81       	ldd	r24, Z+2	; 0x02
    2e46:	93 81       	ldd	r25, Z+3	; 0x03
    2e48:	20 e0       	ldi	r18, 0x00	; 0
    2e4a:	30 e0       	ldi	r19, 0x00	; 0
    2e4c:	40 e8       	ldi	r20, 0x80	; 128
    2e4e:	5f e3       	ldi	r21, 0x3F	; 63
    2e50:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2e54:	88 23       	and	r24, r24
    2e56:	44 f4       	brge	.+16     	; 0x2e68 <BMP180_ReadCalb+0x164>
		__ticks = 1;
    2e58:	fe 01       	movw	r30, r28
    2e5a:	ea 59       	subi	r30, 0x9A	; 154
    2e5c:	ff 4f       	sbci	r31, 0xFF	; 255
    2e5e:	81 e0       	ldi	r24, 0x01	; 1
    2e60:	90 e0       	ldi	r25, 0x00	; 0
    2e62:	91 83       	std	Z+1, r25	; 0x01
    2e64:	80 83       	st	Z, r24
    2e66:	64 c0       	rjmp	.+200    	; 0x2f30 <BMP180_ReadCalb+0x22c>
	else if (__tmp > 65535)
    2e68:	fe 01       	movw	r30, r28
    2e6a:	e8 59       	subi	r30, 0x98	; 152
    2e6c:	ff 4f       	sbci	r31, 0xFF	; 255
    2e6e:	60 81       	ld	r22, Z
    2e70:	71 81       	ldd	r23, Z+1	; 0x01
    2e72:	82 81       	ldd	r24, Z+2	; 0x02
    2e74:	93 81       	ldd	r25, Z+3	; 0x03
    2e76:	20 e0       	ldi	r18, 0x00	; 0
    2e78:	3f ef       	ldi	r19, 0xFF	; 255
    2e7a:	4f e7       	ldi	r20, 0x7F	; 127
    2e7c:	57 e4       	ldi	r21, 0x47	; 71
    2e7e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2e82:	18 16       	cp	r1, r24
    2e84:	0c f0       	brlt	.+2      	; 0x2e88 <BMP180_ReadCalb+0x184>
    2e86:	43 c0       	rjmp	.+134    	; 0x2f0e <BMP180_ReadCalb+0x20a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e88:	fe 01       	movw	r30, r28
    2e8a:	e4 59       	subi	r30, 0x94	; 148
    2e8c:	ff 4f       	sbci	r31, 0xFF	; 255
    2e8e:	60 81       	ld	r22, Z
    2e90:	71 81       	ldd	r23, Z+1	; 0x01
    2e92:	82 81       	ldd	r24, Z+2	; 0x02
    2e94:	93 81       	ldd	r25, Z+3	; 0x03
    2e96:	20 e0       	ldi	r18, 0x00	; 0
    2e98:	30 e0       	ldi	r19, 0x00	; 0
    2e9a:	40 e2       	ldi	r20, 0x20	; 32
    2e9c:	51 e4       	ldi	r21, 0x41	; 65
    2e9e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ea2:	dc 01       	movw	r26, r24
    2ea4:	cb 01       	movw	r24, r22
    2ea6:	8e 01       	movw	r16, r28
    2ea8:	0a 59       	subi	r16, 0x9A	; 154
    2eaa:	1f 4f       	sbci	r17, 0xFF	; 255
    2eac:	bc 01       	movw	r22, r24
    2eae:	cd 01       	movw	r24, r26
    2eb0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2eb4:	dc 01       	movw	r26, r24
    2eb6:	cb 01       	movw	r24, r22
    2eb8:	f8 01       	movw	r30, r16
    2eba:	91 83       	std	Z+1, r25	; 0x01
    2ebc:	80 83       	st	Z, r24
    2ebe:	1f c0       	rjmp	.+62     	; 0x2efe <BMP180_ReadCalb+0x1fa>
    2ec0:	fe 01       	movw	r30, r28
    2ec2:	ec 59       	subi	r30, 0x9C	; 156
    2ec4:	ff 4f       	sbci	r31, 0xFF	; 255
    2ec6:	80 e9       	ldi	r24, 0x90	; 144
    2ec8:	91 e0       	ldi	r25, 0x01	; 1
    2eca:	91 83       	std	Z+1, r25	; 0x01
    2ecc:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2ece:	fe 01       	movw	r30, r28
    2ed0:	ec 59       	subi	r30, 0x9C	; 156
    2ed2:	ff 4f       	sbci	r31, 0xFF	; 255
    2ed4:	80 81       	ld	r24, Z
    2ed6:	91 81       	ldd	r25, Z+1	; 0x01
    2ed8:	01 97       	sbiw	r24, 0x01	; 1
    2eda:	f1 f7       	brne	.-4      	; 0x2ed8 <BMP180_ReadCalb+0x1d4>
    2edc:	fe 01       	movw	r30, r28
    2ede:	ec 59       	subi	r30, 0x9C	; 156
    2ee0:	ff 4f       	sbci	r31, 0xFF	; 255
    2ee2:	91 83       	std	Z+1, r25	; 0x01
    2ee4:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ee6:	de 01       	movw	r26, r28
    2ee8:	aa 59       	subi	r26, 0x9A	; 154
    2eea:	bf 4f       	sbci	r27, 0xFF	; 255
    2eec:	fe 01       	movw	r30, r28
    2eee:	ea 59       	subi	r30, 0x9A	; 154
    2ef0:	ff 4f       	sbci	r31, 0xFF	; 255
    2ef2:	80 81       	ld	r24, Z
    2ef4:	91 81       	ldd	r25, Z+1	; 0x01
    2ef6:	01 97       	sbiw	r24, 0x01	; 1
    2ef8:	11 96       	adiw	r26, 0x01	; 1
    2efa:	9c 93       	st	X, r25
    2efc:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2efe:	fe 01       	movw	r30, r28
    2f00:	ea 59       	subi	r30, 0x9A	; 154
    2f02:	ff 4f       	sbci	r31, 0xFF	; 255
    2f04:	80 81       	ld	r24, Z
    2f06:	91 81       	ldd	r25, Z+1	; 0x01
    2f08:	00 97       	sbiw	r24, 0x00	; 0
    2f0a:	d1 f6       	brne	.-76     	; 0x2ec0 <BMP180_ReadCalb+0x1bc>
    2f0c:	4b c0       	rjmp	.+150    	; 0x2fa4 <BMP180_ReadCalb+0x2a0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2f0e:	8e 01       	movw	r16, r28
    2f10:	0a 59       	subi	r16, 0x9A	; 154
    2f12:	1f 4f       	sbci	r17, 0xFF	; 255
    2f14:	fe 01       	movw	r30, r28
    2f16:	e8 59       	subi	r30, 0x98	; 152
    2f18:	ff 4f       	sbci	r31, 0xFF	; 255
    2f1a:	60 81       	ld	r22, Z
    2f1c:	71 81       	ldd	r23, Z+1	; 0x01
    2f1e:	82 81       	ldd	r24, Z+2	; 0x02
    2f20:	93 81       	ldd	r25, Z+3	; 0x03
    2f22:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f26:	dc 01       	movw	r26, r24
    2f28:	cb 01       	movw	r24, r22
    2f2a:	f8 01       	movw	r30, r16
    2f2c:	91 83       	std	Z+1, r25	; 0x01
    2f2e:	80 83       	st	Z, r24
    2f30:	de 01       	movw	r26, r28
    2f32:	ae 59       	subi	r26, 0x9E	; 158
    2f34:	bf 4f       	sbci	r27, 0xFF	; 255
    2f36:	fe 01       	movw	r30, r28
    2f38:	ea 59       	subi	r30, 0x9A	; 154
    2f3a:	ff 4f       	sbci	r31, 0xFF	; 255
    2f3c:	80 81       	ld	r24, Z
    2f3e:	91 81       	ldd	r25, Z+1	; 0x01
    2f40:	11 96       	adiw	r26, 0x01	; 1
    2f42:	9c 93       	st	X, r25
    2f44:	8e 93       	st	-X, r24
    2f46:	fe 01       	movw	r30, r28
    2f48:	ee 59       	subi	r30, 0x9E	; 158
    2f4a:	ff 4f       	sbci	r31, 0xFF	; 255
    2f4c:	80 81       	ld	r24, Z
    2f4e:	91 81       	ldd	r25, Z+1	; 0x01
    2f50:	01 97       	sbiw	r24, 0x01	; 1
    2f52:	f1 f7       	brne	.-4      	; 0x2f50 <BMP180_ReadCalb+0x24c>
    2f54:	fe 01       	movw	r30, r28
    2f56:	ee 59       	subi	r30, 0x9E	; 158
    2f58:	ff 4f       	sbci	r31, 0xFF	; 255
    2f5a:	91 83       	std	Z+1, r25	; 0x01
    2f5c:	80 83       	st	Z, r24
    2f5e:	22 c0       	rjmp	.+68     	; 0x2fa4 <BMP180_ReadCalb+0x2a0>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2f60:	8e 01       	movw	r16, r28
    2f62:	00 59       	subi	r16, 0x90	; 144
    2f64:	1f 4f       	sbci	r17, 0xFF	; 255
    2f66:	fe 01       	movw	r30, r28
    2f68:	ef 58       	subi	r30, 0x8F	; 143
    2f6a:	ff 4f       	sbci	r31, 0xFF	; 255
    2f6c:	60 81       	ld	r22, Z
    2f6e:	71 81       	ldd	r23, Z+1	; 0x01
    2f70:	82 81       	ldd	r24, Z+2	; 0x02
    2f72:	93 81       	ldd	r25, Z+3	; 0x03
    2f74:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f78:	dc 01       	movw	r26, r24
    2f7a:	cb 01       	movw	r24, r22
    2f7c:	f8 01       	movw	r30, r16
    2f7e:	80 83       	st	Z, r24
    2f80:	de 01       	movw	r26, r28
    2f82:	af 59       	subi	r26, 0x9F	; 159
    2f84:	bf 4f       	sbci	r27, 0xFF	; 255
    2f86:	fe 01       	movw	r30, r28
    2f88:	e0 59       	subi	r30, 0x90	; 144
    2f8a:	ff 4f       	sbci	r31, 0xFF	; 255
    2f8c:	80 81       	ld	r24, Z
    2f8e:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2f90:	fe 01       	movw	r30, r28
    2f92:	ef 59       	subi	r30, 0x9F	; 159
    2f94:	ff 4f       	sbci	r31, 0xFF	; 255
    2f96:	80 81       	ld	r24, Z
    2f98:	8a 95       	dec	r24
    2f9a:	f1 f7       	brne	.-4      	; 0x2f98 <BMP180_ReadCalb+0x294>
    2f9c:	fe 01       	movw	r30, r28
    2f9e:	ef 59       	subi	r30, 0x9F	; 159
    2fa0:	ff 4f       	sbci	r31, 0xFF	; 255
    2fa2:	80 83       	st	Z, r24
		_delay_us(10);
		TWI_WriteByte(Callib_Start + i);
    2fa4:	fe 01       	movw	r30, r28
    2fa6:	e5 58       	subi	r30, 0x85	; 133
    2fa8:	ff 4f       	sbci	r31, 0xFF	; 255
    2faa:	90 81       	ld	r25, Z
    2fac:	fe 01       	movw	r30, r28
    2fae:	e7 58       	subi	r30, 0x87	; 135
    2fb0:	ff 4f       	sbci	r31, 0xFF	; 255
    2fb2:	80 81       	ld	r24, Z
    2fb4:	89 0f       	add	r24, r25
    2fb6:	0e 94 59 08 	call	0x10b2	; 0x10b2 <TWI_WriteByte>
    2fba:	fe 01       	movw	r30, r28
    2fbc:	e3 5a       	subi	r30, 0xA3	; 163
    2fbe:	ff 4f       	sbci	r31, 0xFF	; 255
    2fc0:	80 e0       	ldi	r24, 0x00	; 0
    2fc2:	90 e0       	ldi	r25, 0x00	; 0
    2fc4:	a0 e2       	ldi	r26, 0x20	; 32
    2fc6:	b1 e4       	ldi	r27, 0x41	; 65
    2fc8:	80 83       	st	Z, r24
    2fca:	91 83       	std	Z+1, r25	; 0x01
    2fcc:	a2 83       	std	Z+2, r26	; 0x02
    2fce:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2fd0:	8e 01       	movw	r16, r28
    2fd2:	07 5a       	subi	r16, 0xA7	; 167
    2fd4:	1f 4f       	sbci	r17, 0xFF	; 255
    2fd6:	fe 01       	movw	r30, r28
    2fd8:	e3 5a       	subi	r30, 0xA3	; 163
    2fda:	ff 4f       	sbci	r31, 0xFF	; 255
    2fdc:	60 81       	ld	r22, Z
    2fde:	71 81       	ldd	r23, Z+1	; 0x01
    2fe0:	82 81       	ldd	r24, Z+2	; 0x02
    2fe2:	93 81       	ldd	r25, Z+3	; 0x03
    2fe4:	2b ea       	ldi	r18, 0xAB	; 171
    2fe6:	3a ea       	ldi	r19, 0xAA	; 170
    2fe8:	4a ea       	ldi	r20, 0xAA	; 170
    2fea:	50 e4       	ldi	r21, 0x40	; 64
    2fec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ff0:	dc 01       	movw	r26, r24
    2ff2:	cb 01       	movw	r24, r22
    2ff4:	f8 01       	movw	r30, r16
    2ff6:	80 83       	st	Z, r24
    2ff8:	91 83       	std	Z+1, r25	; 0x01
    2ffa:	a2 83       	std	Z+2, r26	; 0x02
    2ffc:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2ffe:	fe 01       	movw	r30, r28
    3000:	e7 5a       	subi	r30, 0xA7	; 167
    3002:	ff 4f       	sbci	r31, 0xFF	; 255
    3004:	60 81       	ld	r22, Z
    3006:	71 81       	ldd	r23, Z+1	; 0x01
    3008:	82 81       	ldd	r24, Z+2	; 0x02
    300a:	93 81       	ldd	r25, Z+3	; 0x03
    300c:	20 e0       	ldi	r18, 0x00	; 0
    300e:	30 e0       	ldi	r19, 0x00	; 0
    3010:	40 e8       	ldi	r20, 0x80	; 128
    3012:	5f e3       	ldi	r21, 0x3F	; 63
    3014:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3018:	88 23       	and	r24, r24
    301a:	34 f4       	brge	.+12     	; 0x3028 <BMP180_ReadCalb+0x324>
		__ticks = 1;
    301c:	fe 01       	movw	r30, r28
    301e:	e8 5a       	subi	r30, 0xA8	; 168
    3020:	ff 4f       	sbci	r31, 0xFF	; 255
    3022:	81 e0       	ldi	r24, 0x01	; 1
    3024:	80 83       	st	Z, r24
    3026:	e0 c0       	rjmp	.+448    	; 0x31e8 <BMP180_ReadCalb+0x4e4>
	else if (__tmp > 255)
    3028:	fe 01       	movw	r30, r28
    302a:	e7 5a       	subi	r30, 0xA7	; 167
    302c:	ff 4f       	sbci	r31, 0xFF	; 255
    302e:	60 81       	ld	r22, Z
    3030:	71 81       	ldd	r23, Z+1	; 0x01
    3032:	82 81       	ldd	r24, Z+2	; 0x02
    3034:	93 81       	ldd	r25, Z+3	; 0x03
    3036:	20 e0       	ldi	r18, 0x00	; 0
    3038:	30 e0       	ldi	r19, 0x00	; 0
    303a:	4f e7       	ldi	r20, 0x7F	; 127
    303c:	53 e4       	ldi	r21, 0x43	; 67
    303e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3042:	18 16       	cp	r1, r24
    3044:	0c f0       	brlt	.+2      	; 0x3048 <BMP180_ReadCalb+0x344>
    3046:	c0 c0       	rjmp	.+384    	; 0x31c8 <BMP180_ReadCalb+0x4c4>
	{
		_delay_ms(__us / 1000.0);
    3048:	fe 01       	movw	r30, r28
    304a:	e3 5a       	subi	r30, 0xA3	; 163
    304c:	ff 4f       	sbci	r31, 0xFF	; 255
    304e:	60 81       	ld	r22, Z
    3050:	71 81       	ldd	r23, Z+1	; 0x01
    3052:	82 81       	ldd	r24, Z+2	; 0x02
    3054:	93 81       	ldd	r25, Z+3	; 0x03
    3056:	20 e0       	ldi	r18, 0x00	; 0
    3058:	30 e0       	ldi	r19, 0x00	; 0
    305a:	4a e7       	ldi	r20, 0x7A	; 122
    305c:	54 e4       	ldi	r21, 0x44	; 68
    305e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3062:	dc 01       	movw	r26, r24
    3064:	cb 01       	movw	r24, r22
    3066:	fe 01       	movw	r30, r28
    3068:	ec 5a       	subi	r30, 0xAC	; 172
    306a:	ff 4f       	sbci	r31, 0xFF	; 255
    306c:	80 83       	st	Z, r24
    306e:	91 83       	std	Z+1, r25	; 0x01
    3070:	a2 83       	std	Z+2, r26	; 0x02
    3072:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3074:	8e 01       	movw	r16, r28
    3076:	00 5b       	subi	r16, 0xB0	; 176
    3078:	1f 4f       	sbci	r17, 0xFF	; 255
    307a:	fe 01       	movw	r30, r28
    307c:	ec 5a       	subi	r30, 0xAC	; 172
    307e:	ff 4f       	sbci	r31, 0xFF	; 255
    3080:	60 81       	ld	r22, Z
    3082:	71 81       	ldd	r23, Z+1	; 0x01
    3084:	82 81       	ldd	r24, Z+2	; 0x02
    3086:	93 81       	ldd	r25, Z+3	; 0x03
    3088:	20 e0       	ldi	r18, 0x00	; 0
    308a:	30 e0       	ldi	r19, 0x00	; 0
    308c:	4a e7       	ldi	r20, 0x7A	; 122
    308e:	55 e4       	ldi	r21, 0x45	; 69
    3090:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3094:	dc 01       	movw	r26, r24
    3096:	cb 01       	movw	r24, r22
    3098:	f8 01       	movw	r30, r16
    309a:	80 83       	st	Z, r24
    309c:	91 83       	std	Z+1, r25	; 0x01
    309e:	a2 83       	std	Z+2, r26	; 0x02
    30a0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    30a2:	fe 01       	movw	r30, r28
    30a4:	e0 5b       	subi	r30, 0xB0	; 176
    30a6:	ff 4f       	sbci	r31, 0xFF	; 255
    30a8:	60 81       	ld	r22, Z
    30aa:	71 81       	ldd	r23, Z+1	; 0x01
    30ac:	82 81       	ldd	r24, Z+2	; 0x02
    30ae:	93 81       	ldd	r25, Z+3	; 0x03
    30b0:	20 e0       	ldi	r18, 0x00	; 0
    30b2:	30 e0       	ldi	r19, 0x00	; 0
    30b4:	40 e8       	ldi	r20, 0x80	; 128
    30b6:	5f e3       	ldi	r21, 0x3F	; 63
    30b8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    30bc:	88 23       	and	r24, r24
    30be:	44 f4       	brge	.+16     	; 0x30d0 <BMP180_ReadCalb+0x3cc>
		__ticks = 1;
    30c0:	fe 01       	movw	r30, r28
    30c2:	e2 5b       	subi	r30, 0xB2	; 178
    30c4:	ff 4f       	sbci	r31, 0xFF	; 255
    30c6:	81 e0       	ldi	r24, 0x01	; 1
    30c8:	90 e0       	ldi	r25, 0x00	; 0
    30ca:	91 83       	std	Z+1, r25	; 0x01
    30cc:	80 83       	st	Z, r24
    30ce:	64 c0       	rjmp	.+200    	; 0x3198 <BMP180_ReadCalb+0x494>
	else if (__tmp > 65535)
    30d0:	fe 01       	movw	r30, r28
    30d2:	e0 5b       	subi	r30, 0xB0	; 176
    30d4:	ff 4f       	sbci	r31, 0xFF	; 255
    30d6:	60 81       	ld	r22, Z
    30d8:	71 81       	ldd	r23, Z+1	; 0x01
    30da:	82 81       	ldd	r24, Z+2	; 0x02
    30dc:	93 81       	ldd	r25, Z+3	; 0x03
    30de:	20 e0       	ldi	r18, 0x00	; 0
    30e0:	3f ef       	ldi	r19, 0xFF	; 255
    30e2:	4f e7       	ldi	r20, 0x7F	; 127
    30e4:	57 e4       	ldi	r21, 0x47	; 71
    30e6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    30ea:	18 16       	cp	r1, r24
    30ec:	0c f0       	brlt	.+2      	; 0x30f0 <BMP180_ReadCalb+0x3ec>
    30ee:	43 c0       	rjmp	.+134    	; 0x3176 <BMP180_ReadCalb+0x472>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    30f0:	fe 01       	movw	r30, r28
    30f2:	ec 5a       	subi	r30, 0xAC	; 172
    30f4:	ff 4f       	sbci	r31, 0xFF	; 255
    30f6:	60 81       	ld	r22, Z
    30f8:	71 81       	ldd	r23, Z+1	; 0x01
    30fa:	82 81       	ldd	r24, Z+2	; 0x02
    30fc:	93 81       	ldd	r25, Z+3	; 0x03
    30fe:	20 e0       	ldi	r18, 0x00	; 0
    3100:	30 e0       	ldi	r19, 0x00	; 0
    3102:	40 e2       	ldi	r20, 0x20	; 32
    3104:	51 e4       	ldi	r21, 0x41	; 65
    3106:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    310a:	dc 01       	movw	r26, r24
    310c:	cb 01       	movw	r24, r22
    310e:	8e 01       	movw	r16, r28
    3110:	02 5b       	subi	r16, 0xB2	; 178
    3112:	1f 4f       	sbci	r17, 0xFF	; 255
    3114:	bc 01       	movw	r22, r24
    3116:	cd 01       	movw	r24, r26
    3118:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    311c:	dc 01       	movw	r26, r24
    311e:	cb 01       	movw	r24, r22
    3120:	f8 01       	movw	r30, r16
    3122:	91 83       	std	Z+1, r25	; 0x01
    3124:	80 83       	st	Z, r24
    3126:	1f c0       	rjmp	.+62     	; 0x3166 <BMP180_ReadCalb+0x462>
    3128:	fe 01       	movw	r30, r28
    312a:	e4 5b       	subi	r30, 0xB4	; 180
    312c:	ff 4f       	sbci	r31, 0xFF	; 255
    312e:	80 e9       	ldi	r24, 0x90	; 144
    3130:	91 e0       	ldi	r25, 0x01	; 1
    3132:	91 83       	std	Z+1, r25	; 0x01
    3134:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3136:	fe 01       	movw	r30, r28
    3138:	e4 5b       	subi	r30, 0xB4	; 180
    313a:	ff 4f       	sbci	r31, 0xFF	; 255
    313c:	80 81       	ld	r24, Z
    313e:	91 81       	ldd	r25, Z+1	; 0x01
    3140:	01 97       	sbiw	r24, 0x01	; 1
    3142:	f1 f7       	brne	.-4      	; 0x3140 <BMP180_ReadCalb+0x43c>
    3144:	fe 01       	movw	r30, r28
    3146:	e4 5b       	subi	r30, 0xB4	; 180
    3148:	ff 4f       	sbci	r31, 0xFF	; 255
    314a:	91 83       	std	Z+1, r25	; 0x01
    314c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    314e:	de 01       	movw	r26, r28
    3150:	a2 5b       	subi	r26, 0xB2	; 178
    3152:	bf 4f       	sbci	r27, 0xFF	; 255
    3154:	fe 01       	movw	r30, r28
    3156:	e2 5b       	subi	r30, 0xB2	; 178
    3158:	ff 4f       	sbci	r31, 0xFF	; 255
    315a:	80 81       	ld	r24, Z
    315c:	91 81       	ldd	r25, Z+1	; 0x01
    315e:	01 97       	sbiw	r24, 0x01	; 1
    3160:	11 96       	adiw	r26, 0x01	; 1
    3162:	9c 93       	st	X, r25
    3164:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3166:	fe 01       	movw	r30, r28
    3168:	e2 5b       	subi	r30, 0xB2	; 178
    316a:	ff 4f       	sbci	r31, 0xFF	; 255
    316c:	80 81       	ld	r24, Z
    316e:	91 81       	ldd	r25, Z+1	; 0x01
    3170:	00 97       	sbiw	r24, 0x00	; 0
    3172:	d1 f6       	brne	.-76     	; 0x3128 <BMP180_ReadCalb+0x424>
    3174:	4b c0       	rjmp	.+150    	; 0x320c <BMP180_ReadCalb+0x508>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3176:	8e 01       	movw	r16, r28
    3178:	02 5b       	subi	r16, 0xB2	; 178
    317a:	1f 4f       	sbci	r17, 0xFF	; 255
    317c:	fe 01       	movw	r30, r28
    317e:	e0 5b       	subi	r30, 0xB0	; 176
    3180:	ff 4f       	sbci	r31, 0xFF	; 255
    3182:	60 81       	ld	r22, Z
    3184:	71 81       	ldd	r23, Z+1	; 0x01
    3186:	82 81       	ldd	r24, Z+2	; 0x02
    3188:	93 81       	ldd	r25, Z+3	; 0x03
    318a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    318e:	dc 01       	movw	r26, r24
    3190:	cb 01       	movw	r24, r22
    3192:	f8 01       	movw	r30, r16
    3194:	91 83       	std	Z+1, r25	; 0x01
    3196:	80 83       	st	Z, r24
    3198:	de 01       	movw	r26, r28
    319a:	a6 5b       	subi	r26, 0xB6	; 182
    319c:	bf 4f       	sbci	r27, 0xFF	; 255
    319e:	fe 01       	movw	r30, r28
    31a0:	e2 5b       	subi	r30, 0xB2	; 178
    31a2:	ff 4f       	sbci	r31, 0xFF	; 255
    31a4:	80 81       	ld	r24, Z
    31a6:	91 81       	ldd	r25, Z+1	; 0x01
    31a8:	11 96       	adiw	r26, 0x01	; 1
    31aa:	9c 93       	st	X, r25
    31ac:	8e 93       	st	-X, r24
    31ae:	fe 01       	movw	r30, r28
    31b0:	e6 5b       	subi	r30, 0xB6	; 182
    31b2:	ff 4f       	sbci	r31, 0xFF	; 255
    31b4:	80 81       	ld	r24, Z
    31b6:	91 81       	ldd	r25, Z+1	; 0x01
    31b8:	01 97       	sbiw	r24, 0x01	; 1
    31ba:	f1 f7       	brne	.-4      	; 0x31b8 <BMP180_ReadCalb+0x4b4>
    31bc:	fe 01       	movw	r30, r28
    31be:	e6 5b       	subi	r30, 0xB6	; 182
    31c0:	ff 4f       	sbci	r31, 0xFF	; 255
    31c2:	91 83       	std	Z+1, r25	; 0x01
    31c4:	80 83       	st	Z, r24
    31c6:	22 c0       	rjmp	.+68     	; 0x320c <BMP180_ReadCalb+0x508>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    31c8:	8e 01       	movw	r16, r28
    31ca:	08 5a       	subi	r16, 0xA8	; 168
    31cc:	1f 4f       	sbci	r17, 0xFF	; 255
    31ce:	fe 01       	movw	r30, r28
    31d0:	e7 5a       	subi	r30, 0xA7	; 167
    31d2:	ff 4f       	sbci	r31, 0xFF	; 255
    31d4:	60 81       	ld	r22, Z
    31d6:	71 81       	ldd	r23, Z+1	; 0x01
    31d8:	82 81       	ldd	r24, Z+2	; 0x02
    31da:	93 81       	ldd	r25, Z+3	; 0x03
    31dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31e0:	dc 01       	movw	r26, r24
    31e2:	cb 01       	movw	r24, r22
    31e4:	f8 01       	movw	r30, r16
    31e6:	80 83       	st	Z, r24
    31e8:	de 01       	movw	r26, r28
    31ea:	a7 5b       	subi	r26, 0xB7	; 183
    31ec:	bf 4f       	sbci	r27, 0xFF	; 255
    31ee:	fe 01       	movw	r30, r28
    31f0:	e8 5a       	subi	r30, 0xA8	; 168
    31f2:	ff 4f       	sbci	r31, 0xFF	; 255
    31f4:	80 81       	ld	r24, Z
    31f6:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    31f8:	fe 01       	movw	r30, r28
    31fa:	e7 5b       	subi	r30, 0xB7	; 183
    31fc:	ff 4f       	sbci	r31, 0xFF	; 255
    31fe:	80 81       	ld	r24, Z
    3200:	8a 95       	dec	r24
    3202:	f1 f7       	brne	.-4      	; 0x3200 <BMP180_ReadCalb+0x4fc>
    3204:	fe 01       	movw	r30, r28
    3206:	e7 5b       	subi	r30, 0xB7	; 183
    3208:	ff 4f       	sbci	r31, 0xFF	; 255
    320a:	80 83       	st	Z, r24
		_delay_us(10);
		TWI_Repeated_start(BMP180_ADDRESS_R);	// To read
    320c:	8f ee       	ldi	r24, 0xEF	; 239
    320e:	0e 94 dd 07 	call	0xfba	; 0xfba <TWI_Repeated_start>
    3212:	fe 01       	movw	r30, r28
    3214:	eb 5b       	subi	r30, 0xBB	; 187
    3216:	ff 4f       	sbci	r31, 0xFF	; 255
    3218:	80 e0       	ldi	r24, 0x00	; 0
    321a:	90 e0       	ldi	r25, 0x00	; 0
    321c:	a0 e2       	ldi	r26, 0x20	; 32
    321e:	b1 e4       	ldi	r27, 0x41	; 65
    3220:	80 83       	st	Z, r24
    3222:	91 83       	std	Z+1, r25	; 0x01
    3224:	a2 83       	std	Z+2, r26	; 0x02
    3226:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3228:	8e 01       	movw	r16, r28
    322a:	0f 5b       	subi	r16, 0xBF	; 191
    322c:	1f 4f       	sbci	r17, 0xFF	; 255
    322e:	fe 01       	movw	r30, r28
    3230:	eb 5b       	subi	r30, 0xBB	; 187
    3232:	ff 4f       	sbci	r31, 0xFF	; 255
    3234:	60 81       	ld	r22, Z
    3236:	71 81       	ldd	r23, Z+1	; 0x01
    3238:	82 81       	ldd	r24, Z+2	; 0x02
    323a:	93 81       	ldd	r25, Z+3	; 0x03
    323c:	2b ea       	ldi	r18, 0xAB	; 171
    323e:	3a ea       	ldi	r19, 0xAA	; 170
    3240:	4a ea       	ldi	r20, 0xAA	; 170
    3242:	50 e4       	ldi	r21, 0x40	; 64
    3244:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3248:	dc 01       	movw	r26, r24
    324a:	cb 01       	movw	r24, r22
    324c:	f8 01       	movw	r30, r16
    324e:	80 83       	st	Z, r24
    3250:	91 83       	std	Z+1, r25	; 0x01
    3252:	a2 83       	std	Z+2, r26	; 0x02
    3254:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3256:	fe 01       	movw	r30, r28
    3258:	ef 5b       	subi	r30, 0xBF	; 191
    325a:	ff 4f       	sbci	r31, 0xFF	; 255
    325c:	60 81       	ld	r22, Z
    325e:	71 81       	ldd	r23, Z+1	; 0x01
    3260:	82 81       	ldd	r24, Z+2	; 0x02
    3262:	93 81       	ldd	r25, Z+3	; 0x03
    3264:	20 e0       	ldi	r18, 0x00	; 0
    3266:	30 e0       	ldi	r19, 0x00	; 0
    3268:	40 e8       	ldi	r20, 0x80	; 128
    326a:	5f e3       	ldi	r21, 0x3F	; 63
    326c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3270:	88 23       	and	r24, r24
    3272:	34 f4       	brge	.+12     	; 0x3280 <BMP180_ReadCalb+0x57c>
		__ticks = 1;
    3274:	81 e0       	ldi	r24, 0x01	; 1
    3276:	fe 01       	movw	r30, r28
    3278:	e0 5c       	subi	r30, 0xC0	; 192
    327a:	ff 4f       	sbci	r31, 0xFF	; 255
    327c:	80 83       	st	Z, r24
    327e:	9d c0       	rjmp	.+314    	; 0x33ba <BMP180_ReadCalb+0x6b6>
	else if (__tmp > 255)
    3280:	fe 01       	movw	r30, r28
    3282:	ef 5b       	subi	r30, 0xBF	; 191
    3284:	ff 4f       	sbci	r31, 0xFF	; 255
    3286:	60 81       	ld	r22, Z
    3288:	71 81       	ldd	r23, Z+1	; 0x01
    328a:	82 81       	ldd	r24, Z+2	; 0x02
    328c:	93 81       	ldd	r25, Z+3	; 0x03
    328e:	20 e0       	ldi	r18, 0x00	; 0
    3290:	30 e0       	ldi	r19, 0x00	; 0
    3292:	4f e7       	ldi	r20, 0x7F	; 127
    3294:	53 e4       	ldi	r21, 0x43	; 67
    3296:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    329a:	18 16       	cp	r1, r24
    329c:	0c f0       	brlt	.+2      	; 0x32a0 <BMP180_ReadCalb+0x59c>
    329e:	7e c0       	rjmp	.+252    	; 0x339c <BMP180_ReadCalb+0x698>
	{
		_delay_ms(__us / 1000.0);
    32a0:	fe 01       	movw	r30, r28
    32a2:	eb 5b       	subi	r30, 0xBB	; 187
    32a4:	ff 4f       	sbci	r31, 0xFF	; 255
    32a6:	60 81       	ld	r22, Z
    32a8:	71 81       	ldd	r23, Z+1	; 0x01
    32aa:	82 81       	ldd	r24, Z+2	; 0x02
    32ac:	93 81       	ldd	r25, Z+3	; 0x03
    32ae:	20 e0       	ldi	r18, 0x00	; 0
    32b0:	30 e0       	ldi	r19, 0x00	; 0
    32b2:	4a e7       	ldi	r20, 0x7A	; 122
    32b4:	54 e4       	ldi	r21, 0x44	; 68
    32b6:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    32ba:	dc 01       	movw	r26, r24
    32bc:	cb 01       	movw	r24, r22
    32be:	8c af       	std	Y+60, r24	; 0x3c
    32c0:	9d af       	std	Y+61, r25	; 0x3d
    32c2:	ae af       	std	Y+62, r26	; 0x3e
    32c4:	bf af       	std	Y+63, r27	; 0x3f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    32c6:	6c ad       	ldd	r22, Y+60	; 0x3c
    32c8:	7d ad       	ldd	r23, Y+61	; 0x3d
    32ca:	8e ad       	ldd	r24, Y+62	; 0x3e
    32cc:	9f ad       	ldd	r25, Y+63	; 0x3f
    32ce:	20 e0       	ldi	r18, 0x00	; 0
    32d0:	30 e0       	ldi	r19, 0x00	; 0
    32d2:	4a e7       	ldi	r20, 0x7A	; 122
    32d4:	55 e4       	ldi	r21, 0x45	; 69
    32d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32da:	dc 01       	movw	r26, r24
    32dc:	cb 01       	movw	r24, r22
    32de:	88 af       	std	Y+56, r24	; 0x38
    32e0:	99 af       	std	Y+57, r25	; 0x39
    32e2:	aa af       	std	Y+58, r26	; 0x3a
    32e4:	bb af       	std	Y+59, r27	; 0x3b
	if (__tmp < 1.0)
    32e6:	68 ad       	ldd	r22, Y+56	; 0x38
    32e8:	79 ad       	ldd	r23, Y+57	; 0x39
    32ea:	8a ad       	ldd	r24, Y+58	; 0x3a
    32ec:	9b ad       	ldd	r25, Y+59	; 0x3b
    32ee:	20 e0       	ldi	r18, 0x00	; 0
    32f0:	30 e0       	ldi	r19, 0x00	; 0
    32f2:	40 e8       	ldi	r20, 0x80	; 128
    32f4:	5f e3       	ldi	r21, 0x3F	; 63
    32f6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    32fa:	88 23       	and	r24, r24
    32fc:	2c f4       	brge	.+10     	; 0x3308 <BMP180_ReadCalb+0x604>
		__ticks = 1;
    32fe:	81 e0       	ldi	r24, 0x01	; 1
    3300:	90 e0       	ldi	r25, 0x00	; 0
    3302:	9f ab       	std	Y+55, r25	; 0x37
    3304:	8e ab       	std	Y+54, r24	; 0x36
    3306:	3f c0       	rjmp	.+126    	; 0x3386 <BMP180_ReadCalb+0x682>
	else if (__tmp > 65535)
    3308:	68 ad       	ldd	r22, Y+56	; 0x38
    330a:	79 ad       	ldd	r23, Y+57	; 0x39
    330c:	8a ad       	ldd	r24, Y+58	; 0x3a
    330e:	9b ad       	ldd	r25, Y+59	; 0x3b
    3310:	20 e0       	ldi	r18, 0x00	; 0
    3312:	3f ef       	ldi	r19, 0xFF	; 255
    3314:	4f e7       	ldi	r20, 0x7F	; 127
    3316:	57 e4       	ldi	r21, 0x47	; 71
    3318:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    331c:	18 16       	cp	r1, r24
    331e:	4c f5       	brge	.+82     	; 0x3372 <BMP180_ReadCalb+0x66e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3320:	6c ad       	ldd	r22, Y+60	; 0x3c
    3322:	7d ad       	ldd	r23, Y+61	; 0x3d
    3324:	8e ad       	ldd	r24, Y+62	; 0x3e
    3326:	9f ad       	ldd	r25, Y+63	; 0x3f
    3328:	20 e0       	ldi	r18, 0x00	; 0
    332a:	30 e0       	ldi	r19, 0x00	; 0
    332c:	40 e2       	ldi	r20, 0x20	; 32
    332e:	51 e4       	ldi	r21, 0x41	; 65
    3330:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3334:	dc 01       	movw	r26, r24
    3336:	cb 01       	movw	r24, r22
    3338:	bc 01       	movw	r22, r24
    333a:	cd 01       	movw	r24, r26
    333c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3340:	dc 01       	movw	r26, r24
    3342:	cb 01       	movw	r24, r22
    3344:	9f ab       	std	Y+55, r25	; 0x37
    3346:	8e ab       	std	Y+54, r24	; 0x36
    3348:	0f c0       	rjmp	.+30     	; 0x3368 <BMP180_ReadCalb+0x664>
    334a:	80 e9       	ldi	r24, 0x90	; 144
    334c:	91 e0       	ldi	r25, 0x01	; 1
    334e:	9d ab       	std	Y+53, r25	; 0x35
    3350:	8c ab       	std	Y+52, r24	; 0x34
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3352:	8c a9       	ldd	r24, Y+52	; 0x34
    3354:	9d a9       	ldd	r25, Y+53	; 0x35
    3356:	01 97       	sbiw	r24, 0x01	; 1
    3358:	f1 f7       	brne	.-4      	; 0x3356 <BMP180_ReadCalb+0x652>
    335a:	9d ab       	std	Y+53, r25	; 0x35
    335c:	8c ab       	std	Y+52, r24	; 0x34
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    335e:	8e a9       	ldd	r24, Y+54	; 0x36
    3360:	9f a9       	ldd	r25, Y+55	; 0x37
    3362:	01 97       	sbiw	r24, 0x01	; 1
    3364:	9f ab       	std	Y+55, r25	; 0x37
    3366:	8e ab       	std	Y+54, r24	; 0x36
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3368:	8e a9       	ldd	r24, Y+54	; 0x36
    336a:	9f a9       	ldd	r25, Y+55	; 0x37
    336c:	00 97       	sbiw	r24, 0x00	; 0
    336e:	69 f7       	brne	.-38     	; 0x334a <BMP180_ReadCalb+0x646>
    3370:	2d c0       	rjmp	.+90     	; 0x33cc <BMP180_ReadCalb+0x6c8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3372:	68 ad       	ldd	r22, Y+56	; 0x38
    3374:	79 ad       	ldd	r23, Y+57	; 0x39
    3376:	8a ad       	ldd	r24, Y+58	; 0x3a
    3378:	9b ad       	ldd	r25, Y+59	; 0x3b
    337a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    337e:	dc 01       	movw	r26, r24
    3380:	cb 01       	movw	r24, r22
    3382:	9f ab       	std	Y+55, r25	; 0x37
    3384:	8e ab       	std	Y+54, r24	; 0x36
    3386:	8e a9       	ldd	r24, Y+54	; 0x36
    3388:	9f a9       	ldd	r25, Y+55	; 0x37
    338a:	9b ab       	std	Y+51, r25	; 0x33
    338c:	8a ab       	std	Y+50, r24	; 0x32
    338e:	8a a9       	ldd	r24, Y+50	; 0x32
    3390:	9b a9       	ldd	r25, Y+51	; 0x33
    3392:	01 97       	sbiw	r24, 0x01	; 1
    3394:	f1 f7       	brne	.-4      	; 0x3392 <BMP180_ReadCalb+0x68e>
    3396:	9b ab       	std	Y+51, r25	; 0x33
    3398:	8a ab       	std	Y+50, r24	; 0x32
    339a:	18 c0       	rjmp	.+48     	; 0x33cc <BMP180_ReadCalb+0x6c8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    339c:	fe 01       	movw	r30, r28
    339e:	ef 5b       	subi	r30, 0xBF	; 191
    33a0:	ff 4f       	sbci	r31, 0xFF	; 255
    33a2:	60 81       	ld	r22, Z
    33a4:	71 81       	ldd	r23, Z+1	; 0x01
    33a6:	82 81       	ldd	r24, Z+2	; 0x02
    33a8:	93 81       	ldd	r25, Z+3	; 0x03
    33aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33ae:	dc 01       	movw	r26, r24
    33b0:	cb 01       	movw	r24, r22
    33b2:	fe 01       	movw	r30, r28
    33b4:	e0 5c       	subi	r30, 0xC0	; 192
    33b6:	ff 4f       	sbci	r31, 0xFF	; 255
    33b8:	80 83       	st	Z, r24
    33ba:	fe 01       	movw	r30, r28
    33bc:	e0 5c       	subi	r30, 0xC0	; 192
    33be:	ff 4f       	sbci	r31, 0xFF	; 255
    33c0:	80 81       	ld	r24, Z
    33c2:	89 ab       	std	Y+49, r24	; 0x31
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    33c4:	89 a9       	ldd	r24, Y+49	; 0x31
    33c6:	8a 95       	dec	r24
    33c8:	f1 f7       	brne	.-4      	; 0x33c6 <BMP180_ReadCalb+0x6c2>
    33ca:	89 ab       	std	Y+49, r24	; 0x31
		_delay_us(10);
		Callib_Data[i] = TWI_ReadByteWithNACK();
    33cc:	fe 01       	movw	r30, r28
    33ce:	e7 58       	subi	r30, 0x87	; 135
    33d0:	ff 4f       	sbci	r31, 0xFF	; 255
    33d2:	00 81       	ld	r16, Z
    33d4:	11 81       	ldd	r17, Z+1	; 0x01
    33d6:	0e 94 83 08 	call	0x1106	; 0x1106 <TWI_ReadByteWithNACK>
    33da:	28 2f       	mov	r18, r24
    33dc:	ce 01       	movw	r24, r28
    33de:	83 58       	subi	r24, 0x83	; 131
    33e0:	9f 4f       	sbci	r25, 0xFF	; 255
    33e2:	fc 01       	movw	r30, r24
    33e4:	e0 0f       	add	r30, r16
    33e6:	f1 1f       	adc	r31, r17
    33e8:	20 83       	st	Z, r18
    33ea:	80 e0       	ldi	r24, 0x00	; 0
    33ec:	90 e0       	ldi	r25, 0x00	; 0
    33ee:	a0 e2       	ldi	r26, 0x20	; 32
    33f0:	b1 e4       	ldi	r27, 0x41	; 65
    33f2:	8d a7       	std	Y+45, r24	; 0x2d
    33f4:	9e a7       	std	Y+46, r25	; 0x2e
    33f6:	af a7       	std	Y+47, r26	; 0x2f
    33f8:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    33fa:	6d a5       	ldd	r22, Y+45	; 0x2d
    33fc:	7e a5       	ldd	r23, Y+46	; 0x2e
    33fe:	8f a5       	ldd	r24, Y+47	; 0x2f
    3400:	98 a9       	ldd	r25, Y+48	; 0x30
    3402:	2b ea       	ldi	r18, 0xAB	; 171
    3404:	3a ea       	ldi	r19, 0xAA	; 170
    3406:	4a ea       	ldi	r20, 0xAA	; 170
    3408:	50 e4       	ldi	r21, 0x40	; 64
    340a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    340e:	dc 01       	movw	r26, r24
    3410:	cb 01       	movw	r24, r22
    3412:	89 a7       	std	Y+41, r24	; 0x29
    3414:	9a a7       	std	Y+42, r25	; 0x2a
    3416:	ab a7       	std	Y+43, r26	; 0x2b
    3418:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    341a:	69 a5       	ldd	r22, Y+41	; 0x29
    341c:	7a a5       	ldd	r23, Y+42	; 0x2a
    341e:	8b a5       	ldd	r24, Y+43	; 0x2b
    3420:	9c a5       	ldd	r25, Y+44	; 0x2c
    3422:	20 e0       	ldi	r18, 0x00	; 0
    3424:	30 e0       	ldi	r19, 0x00	; 0
    3426:	40 e8       	ldi	r20, 0x80	; 128
    3428:	5f e3       	ldi	r21, 0x3F	; 63
    342a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    342e:	88 23       	and	r24, r24
    3430:	1c f4       	brge	.+6      	; 0x3438 <BMP180_ReadCalb+0x734>
		__ticks = 1;
    3432:	81 e0       	ldi	r24, 0x01	; 1
    3434:	88 a7       	std	Y+40, r24	; 0x28
    3436:	91 c0       	rjmp	.+290    	; 0x355a <BMP180_ReadCalb+0x856>
	else if (__tmp > 255)
    3438:	69 a5       	ldd	r22, Y+41	; 0x29
    343a:	7a a5       	ldd	r23, Y+42	; 0x2a
    343c:	8b a5       	ldd	r24, Y+43	; 0x2b
    343e:	9c a5       	ldd	r25, Y+44	; 0x2c
    3440:	20 e0       	ldi	r18, 0x00	; 0
    3442:	30 e0       	ldi	r19, 0x00	; 0
    3444:	4f e7       	ldi	r20, 0x7F	; 127
    3446:	53 e4       	ldi	r21, 0x43	; 67
    3448:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    344c:	18 16       	cp	r1, r24
    344e:	0c f0       	brlt	.+2      	; 0x3452 <BMP180_ReadCalb+0x74e>
    3450:	7b c0       	rjmp	.+246    	; 0x3548 <BMP180_ReadCalb+0x844>
	{
		_delay_ms(__us / 1000.0);
    3452:	6d a5       	ldd	r22, Y+45	; 0x2d
    3454:	7e a5       	ldd	r23, Y+46	; 0x2e
    3456:	8f a5       	ldd	r24, Y+47	; 0x2f
    3458:	98 a9       	ldd	r25, Y+48	; 0x30
    345a:	20 e0       	ldi	r18, 0x00	; 0
    345c:	30 e0       	ldi	r19, 0x00	; 0
    345e:	4a e7       	ldi	r20, 0x7A	; 122
    3460:	54 e4       	ldi	r21, 0x44	; 68
    3462:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3466:	dc 01       	movw	r26, r24
    3468:	cb 01       	movw	r24, r22
    346a:	8c a3       	std	Y+36, r24	; 0x24
    346c:	9d a3       	std	Y+37, r25	; 0x25
    346e:	ae a3       	std	Y+38, r26	; 0x26
    3470:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3472:	6c a1       	ldd	r22, Y+36	; 0x24
    3474:	7d a1       	ldd	r23, Y+37	; 0x25
    3476:	8e a1       	ldd	r24, Y+38	; 0x26
    3478:	9f a1       	ldd	r25, Y+39	; 0x27
    347a:	20 e0       	ldi	r18, 0x00	; 0
    347c:	30 e0       	ldi	r19, 0x00	; 0
    347e:	4a e7       	ldi	r20, 0x7A	; 122
    3480:	55 e4       	ldi	r21, 0x45	; 69
    3482:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3486:	dc 01       	movw	r26, r24
    3488:	cb 01       	movw	r24, r22
    348a:	88 a3       	std	Y+32, r24	; 0x20
    348c:	99 a3       	std	Y+33, r25	; 0x21
    348e:	aa a3       	std	Y+34, r26	; 0x22
    3490:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    3492:	68 a1       	ldd	r22, Y+32	; 0x20
    3494:	79 a1       	ldd	r23, Y+33	; 0x21
    3496:	8a a1       	ldd	r24, Y+34	; 0x22
    3498:	9b a1       	ldd	r25, Y+35	; 0x23
    349a:	20 e0       	ldi	r18, 0x00	; 0
    349c:	30 e0       	ldi	r19, 0x00	; 0
    349e:	40 e8       	ldi	r20, 0x80	; 128
    34a0:	5f e3       	ldi	r21, 0x3F	; 63
    34a2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    34a6:	88 23       	and	r24, r24
    34a8:	2c f4       	brge	.+10     	; 0x34b4 <BMP180_ReadCalb+0x7b0>
		__ticks = 1;
    34aa:	81 e0       	ldi	r24, 0x01	; 1
    34ac:	90 e0       	ldi	r25, 0x00	; 0
    34ae:	9f 8f       	std	Y+31, r25	; 0x1f
    34b0:	8e 8f       	std	Y+30, r24	; 0x1e
    34b2:	3f c0       	rjmp	.+126    	; 0x3532 <BMP180_ReadCalb+0x82e>
	else if (__tmp > 65535)
    34b4:	68 a1       	ldd	r22, Y+32	; 0x20
    34b6:	79 a1       	ldd	r23, Y+33	; 0x21
    34b8:	8a a1       	ldd	r24, Y+34	; 0x22
    34ba:	9b a1       	ldd	r25, Y+35	; 0x23
    34bc:	20 e0       	ldi	r18, 0x00	; 0
    34be:	3f ef       	ldi	r19, 0xFF	; 255
    34c0:	4f e7       	ldi	r20, 0x7F	; 127
    34c2:	57 e4       	ldi	r21, 0x47	; 71
    34c4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    34c8:	18 16       	cp	r1, r24
    34ca:	4c f5       	brge	.+82     	; 0x351e <BMP180_ReadCalb+0x81a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    34cc:	6c a1       	ldd	r22, Y+36	; 0x24
    34ce:	7d a1       	ldd	r23, Y+37	; 0x25
    34d0:	8e a1       	ldd	r24, Y+38	; 0x26
    34d2:	9f a1       	ldd	r25, Y+39	; 0x27
    34d4:	20 e0       	ldi	r18, 0x00	; 0
    34d6:	30 e0       	ldi	r19, 0x00	; 0
    34d8:	40 e2       	ldi	r20, 0x20	; 32
    34da:	51 e4       	ldi	r21, 0x41	; 65
    34dc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34e0:	dc 01       	movw	r26, r24
    34e2:	cb 01       	movw	r24, r22
    34e4:	bc 01       	movw	r22, r24
    34e6:	cd 01       	movw	r24, r26
    34e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34ec:	dc 01       	movw	r26, r24
    34ee:	cb 01       	movw	r24, r22
    34f0:	9f 8f       	std	Y+31, r25	; 0x1f
    34f2:	8e 8f       	std	Y+30, r24	; 0x1e
    34f4:	0f c0       	rjmp	.+30     	; 0x3514 <BMP180_ReadCalb+0x810>
    34f6:	80 e9       	ldi	r24, 0x90	; 144
    34f8:	91 e0       	ldi	r25, 0x01	; 1
    34fa:	9d 8f       	std	Y+29, r25	; 0x1d
    34fc:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    34fe:	8c 8d       	ldd	r24, Y+28	; 0x1c
    3500:	9d 8d       	ldd	r25, Y+29	; 0x1d
    3502:	01 97       	sbiw	r24, 0x01	; 1
    3504:	f1 f7       	brne	.-4      	; 0x3502 <BMP180_ReadCalb+0x7fe>
    3506:	9d 8f       	std	Y+29, r25	; 0x1d
    3508:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    350a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    350c:	9f 8d       	ldd	r25, Y+31	; 0x1f
    350e:	01 97       	sbiw	r24, 0x01	; 1
    3510:	9f 8f       	std	Y+31, r25	; 0x1f
    3512:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3514:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3516:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3518:	00 97       	sbiw	r24, 0x00	; 0
    351a:	69 f7       	brne	.-38     	; 0x34f6 <BMP180_ReadCalb+0x7f2>
    351c:	24 c0       	rjmp	.+72     	; 0x3566 <BMP180_ReadCalb+0x862>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    351e:	68 a1       	ldd	r22, Y+32	; 0x20
    3520:	79 a1       	ldd	r23, Y+33	; 0x21
    3522:	8a a1       	ldd	r24, Y+34	; 0x22
    3524:	9b a1       	ldd	r25, Y+35	; 0x23
    3526:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    352a:	dc 01       	movw	r26, r24
    352c:	cb 01       	movw	r24, r22
    352e:	9f 8f       	std	Y+31, r25	; 0x1f
    3530:	8e 8f       	std	Y+30, r24	; 0x1e
    3532:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3534:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3536:	9b 8f       	std	Y+27, r25	; 0x1b
    3538:	8a 8f       	std	Y+26, r24	; 0x1a
    353a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    353c:	9b 8d       	ldd	r25, Y+27	; 0x1b
    353e:	01 97       	sbiw	r24, 0x01	; 1
    3540:	f1 f7       	brne	.-4      	; 0x353e <BMP180_ReadCalb+0x83a>
    3542:	9b 8f       	std	Y+27, r25	; 0x1b
    3544:	8a 8f       	std	Y+26, r24	; 0x1a
    3546:	0f c0       	rjmp	.+30     	; 0x3566 <BMP180_ReadCalb+0x862>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3548:	69 a5       	ldd	r22, Y+41	; 0x29
    354a:	7a a5       	ldd	r23, Y+42	; 0x2a
    354c:	8b a5       	ldd	r24, Y+43	; 0x2b
    354e:	9c a5       	ldd	r25, Y+44	; 0x2c
    3550:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3554:	dc 01       	movw	r26, r24
    3556:	cb 01       	movw	r24, r22
    3558:	88 a7       	std	Y+40, r24	; 0x28
    355a:	88 a5       	ldd	r24, Y+40	; 0x28
    355c:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    355e:	89 8d       	ldd	r24, Y+25	; 0x19
    3560:	8a 95       	dec	r24
    3562:	f1 f7       	brne	.-4      	; 0x3560 <BMP180_ReadCalb+0x85c>
    3564:	89 8f       	std	Y+25, r24	; 0x19
		_delay_us(10);
		TWI_Stop();
    3566:	0e 94 4e 08 	call	0x109c	; 0x109c <TWI_Stop>
    356a:	80 e0       	ldi	r24, 0x00	; 0
    356c:	90 e0       	ldi	r25, 0x00	; 0
    356e:	a0 e2       	ldi	r26, 0x20	; 32
    3570:	b1 e4       	ldi	r27, 0x41	; 65
    3572:	8d 8b       	std	Y+21, r24	; 0x15
    3574:	9e 8b       	std	Y+22, r25	; 0x16
    3576:	af 8b       	std	Y+23, r26	; 0x17
    3578:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    357a:	6d 89       	ldd	r22, Y+21	; 0x15
    357c:	7e 89       	ldd	r23, Y+22	; 0x16
    357e:	8f 89       	ldd	r24, Y+23	; 0x17
    3580:	98 8d       	ldd	r25, Y+24	; 0x18
    3582:	2b ea       	ldi	r18, 0xAB	; 171
    3584:	3a ea       	ldi	r19, 0xAA	; 170
    3586:	4a ea       	ldi	r20, 0xAA	; 170
    3588:	50 e4       	ldi	r21, 0x40	; 64
    358a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    358e:	dc 01       	movw	r26, r24
    3590:	cb 01       	movw	r24, r22
    3592:	89 8b       	std	Y+17, r24	; 0x11
    3594:	9a 8b       	std	Y+18, r25	; 0x12
    3596:	ab 8b       	std	Y+19, r26	; 0x13
    3598:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    359a:	69 89       	ldd	r22, Y+17	; 0x11
    359c:	7a 89       	ldd	r23, Y+18	; 0x12
    359e:	8b 89       	ldd	r24, Y+19	; 0x13
    35a0:	9c 89       	ldd	r25, Y+20	; 0x14
    35a2:	20 e0       	ldi	r18, 0x00	; 0
    35a4:	30 e0       	ldi	r19, 0x00	; 0
    35a6:	40 e8       	ldi	r20, 0x80	; 128
    35a8:	5f e3       	ldi	r21, 0x3F	; 63
    35aa:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    35ae:	88 23       	and	r24, r24
    35b0:	1c f4       	brge	.+6      	; 0x35b8 <BMP180_ReadCalb+0x8b4>
		__ticks = 1;
    35b2:	81 e0       	ldi	r24, 0x01	; 1
    35b4:	88 8b       	std	Y+16, r24	; 0x10
    35b6:	91 c0       	rjmp	.+290    	; 0x36da <BMP180_ReadCalb+0x9d6>
	else if (__tmp > 255)
    35b8:	69 89       	ldd	r22, Y+17	; 0x11
    35ba:	7a 89       	ldd	r23, Y+18	; 0x12
    35bc:	8b 89       	ldd	r24, Y+19	; 0x13
    35be:	9c 89       	ldd	r25, Y+20	; 0x14
    35c0:	20 e0       	ldi	r18, 0x00	; 0
    35c2:	30 e0       	ldi	r19, 0x00	; 0
    35c4:	4f e7       	ldi	r20, 0x7F	; 127
    35c6:	53 e4       	ldi	r21, 0x43	; 67
    35c8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    35cc:	18 16       	cp	r1, r24
    35ce:	0c f0       	brlt	.+2      	; 0x35d2 <BMP180_ReadCalb+0x8ce>
    35d0:	7b c0       	rjmp	.+246    	; 0x36c8 <BMP180_ReadCalb+0x9c4>
	{
		_delay_ms(__us / 1000.0);
    35d2:	6d 89       	ldd	r22, Y+21	; 0x15
    35d4:	7e 89       	ldd	r23, Y+22	; 0x16
    35d6:	8f 89       	ldd	r24, Y+23	; 0x17
    35d8:	98 8d       	ldd	r25, Y+24	; 0x18
    35da:	20 e0       	ldi	r18, 0x00	; 0
    35dc:	30 e0       	ldi	r19, 0x00	; 0
    35de:	4a e7       	ldi	r20, 0x7A	; 122
    35e0:	54 e4       	ldi	r21, 0x44	; 68
    35e2:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    35e6:	dc 01       	movw	r26, r24
    35e8:	cb 01       	movw	r24, r22
    35ea:	8c 87       	std	Y+12, r24	; 0x0c
    35ec:	9d 87       	std	Y+13, r25	; 0x0d
    35ee:	ae 87       	std	Y+14, r26	; 0x0e
    35f0:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    35f2:	6c 85       	ldd	r22, Y+12	; 0x0c
    35f4:	7d 85       	ldd	r23, Y+13	; 0x0d
    35f6:	8e 85       	ldd	r24, Y+14	; 0x0e
    35f8:	9f 85       	ldd	r25, Y+15	; 0x0f
    35fa:	20 e0       	ldi	r18, 0x00	; 0
    35fc:	30 e0       	ldi	r19, 0x00	; 0
    35fe:	4a e7       	ldi	r20, 0x7A	; 122
    3600:	55 e4       	ldi	r21, 0x45	; 69
    3602:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3606:	dc 01       	movw	r26, r24
    3608:	cb 01       	movw	r24, r22
    360a:	88 87       	std	Y+8, r24	; 0x08
    360c:	99 87       	std	Y+9, r25	; 0x09
    360e:	aa 87       	std	Y+10, r26	; 0x0a
    3610:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    3612:	68 85       	ldd	r22, Y+8	; 0x08
    3614:	79 85       	ldd	r23, Y+9	; 0x09
    3616:	8a 85       	ldd	r24, Y+10	; 0x0a
    3618:	9b 85       	ldd	r25, Y+11	; 0x0b
    361a:	20 e0       	ldi	r18, 0x00	; 0
    361c:	30 e0       	ldi	r19, 0x00	; 0
    361e:	40 e8       	ldi	r20, 0x80	; 128
    3620:	5f e3       	ldi	r21, 0x3F	; 63
    3622:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3626:	88 23       	and	r24, r24
    3628:	2c f4       	brge	.+10     	; 0x3634 <BMP180_ReadCalb+0x930>
		__ticks = 1;
    362a:	81 e0       	ldi	r24, 0x01	; 1
    362c:	90 e0       	ldi	r25, 0x00	; 0
    362e:	9f 83       	std	Y+7, r25	; 0x07
    3630:	8e 83       	std	Y+6, r24	; 0x06
    3632:	3f c0       	rjmp	.+126    	; 0x36b2 <BMP180_ReadCalb+0x9ae>
	else if (__tmp > 65535)
    3634:	68 85       	ldd	r22, Y+8	; 0x08
    3636:	79 85       	ldd	r23, Y+9	; 0x09
    3638:	8a 85       	ldd	r24, Y+10	; 0x0a
    363a:	9b 85       	ldd	r25, Y+11	; 0x0b
    363c:	20 e0       	ldi	r18, 0x00	; 0
    363e:	3f ef       	ldi	r19, 0xFF	; 255
    3640:	4f e7       	ldi	r20, 0x7F	; 127
    3642:	57 e4       	ldi	r21, 0x47	; 71
    3644:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3648:	18 16       	cp	r1, r24
    364a:	4c f5       	brge	.+82     	; 0x369e <BMP180_ReadCalb+0x99a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    364c:	6c 85       	ldd	r22, Y+12	; 0x0c
    364e:	7d 85       	ldd	r23, Y+13	; 0x0d
    3650:	8e 85       	ldd	r24, Y+14	; 0x0e
    3652:	9f 85       	ldd	r25, Y+15	; 0x0f
    3654:	20 e0       	ldi	r18, 0x00	; 0
    3656:	30 e0       	ldi	r19, 0x00	; 0
    3658:	40 e2       	ldi	r20, 0x20	; 32
    365a:	51 e4       	ldi	r21, 0x41	; 65
    365c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3660:	dc 01       	movw	r26, r24
    3662:	cb 01       	movw	r24, r22
    3664:	bc 01       	movw	r22, r24
    3666:	cd 01       	movw	r24, r26
    3668:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    366c:	dc 01       	movw	r26, r24
    366e:	cb 01       	movw	r24, r22
    3670:	9f 83       	std	Y+7, r25	; 0x07
    3672:	8e 83       	std	Y+6, r24	; 0x06
    3674:	0f c0       	rjmp	.+30     	; 0x3694 <BMP180_ReadCalb+0x990>
    3676:	80 e9       	ldi	r24, 0x90	; 144
    3678:	91 e0       	ldi	r25, 0x01	; 1
    367a:	9d 83       	std	Y+5, r25	; 0x05
    367c:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    367e:	8c 81       	ldd	r24, Y+4	; 0x04
    3680:	9d 81       	ldd	r25, Y+5	; 0x05
    3682:	01 97       	sbiw	r24, 0x01	; 1
    3684:	f1 f7       	brne	.-4      	; 0x3682 <BMP180_ReadCalb+0x97e>
    3686:	9d 83       	std	Y+5, r25	; 0x05
    3688:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    368a:	8e 81       	ldd	r24, Y+6	; 0x06
    368c:	9f 81       	ldd	r25, Y+7	; 0x07
    368e:	01 97       	sbiw	r24, 0x01	; 1
    3690:	9f 83       	std	Y+7, r25	; 0x07
    3692:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3694:	8e 81       	ldd	r24, Y+6	; 0x06
    3696:	9f 81       	ldd	r25, Y+7	; 0x07
    3698:	00 97       	sbiw	r24, 0x00	; 0
    369a:	69 f7       	brne	.-38     	; 0x3676 <BMP180_ReadCalb+0x972>
    369c:	24 c0       	rjmp	.+72     	; 0x36e6 <BMP180_ReadCalb+0x9e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    369e:	68 85       	ldd	r22, Y+8	; 0x08
    36a0:	79 85       	ldd	r23, Y+9	; 0x09
    36a2:	8a 85       	ldd	r24, Y+10	; 0x0a
    36a4:	9b 85       	ldd	r25, Y+11	; 0x0b
    36a6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36aa:	dc 01       	movw	r26, r24
    36ac:	cb 01       	movw	r24, r22
    36ae:	9f 83       	std	Y+7, r25	; 0x07
    36b0:	8e 83       	std	Y+6, r24	; 0x06
    36b2:	8e 81       	ldd	r24, Y+6	; 0x06
    36b4:	9f 81       	ldd	r25, Y+7	; 0x07
    36b6:	9b 83       	std	Y+3, r25	; 0x03
    36b8:	8a 83       	std	Y+2, r24	; 0x02
    36ba:	8a 81       	ldd	r24, Y+2	; 0x02
    36bc:	9b 81       	ldd	r25, Y+3	; 0x03
    36be:	01 97       	sbiw	r24, 0x01	; 1
    36c0:	f1 f7       	brne	.-4      	; 0x36be <BMP180_ReadCalb+0x9ba>
    36c2:	9b 83       	std	Y+3, r25	; 0x03
    36c4:	8a 83       	std	Y+2, r24	; 0x02
    36c6:	0f c0       	rjmp	.+30     	; 0x36e6 <BMP180_ReadCalb+0x9e2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    36c8:	69 89       	ldd	r22, Y+17	; 0x11
    36ca:	7a 89       	ldd	r23, Y+18	; 0x12
    36cc:	8b 89       	ldd	r24, Y+19	; 0x13
    36ce:	9c 89       	ldd	r25, Y+20	; 0x14
    36d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36d4:	dc 01       	movw	r26, r24
    36d6:	cb 01       	movw	r24, r22
    36d8:	88 8b       	std	Y+16, r24	; 0x10
    36da:	88 89       	ldd	r24, Y+16	; 0x10
    36dc:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    36de:	89 81       	ldd	r24, Y+1	; 0x01
    36e0:	8a 95       	dec	r24
    36e2:	f1 f7       	brne	.-4      	; 0x36e0 <BMP180_ReadCalb+0x9dc>
    36e4:	89 83       	std	Y+1, r24	; 0x01
void BMP180_ReadCalb(void) {

	uint8_t Callib_Data[22] = { 0 };
	uint16_t Callib_Start = 0xAA;

	for (int i = 0; i < 22; i++) {
    36e6:	de 01       	movw	r26, r28
    36e8:	a7 58       	subi	r26, 0x87	; 135
    36ea:	bf 4f       	sbci	r27, 0xFF	; 255
    36ec:	fe 01       	movw	r30, r28
    36ee:	e7 58       	subi	r30, 0x87	; 135
    36f0:	ff 4f       	sbci	r31, 0xFF	; 255
    36f2:	80 81       	ld	r24, Z
    36f4:	91 81       	ldd	r25, Z+1	; 0x01
    36f6:	01 96       	adiw	r24, 0x01	; 1
    36f8:	11 96       	adiw	r26, 0x01	; 1
    36fa:	9c 93       	st	X, r25
    36fc:	8e 93       	st	-X, r24
    36fe:	fe 01       	movw	r30, r28
    3700:	e7 58       	subi	r30, 0x87	; 135
    3702:	ff 4f       	sbci	r31, 0xFF	; 255
    3704:	80 81       	ld	r24, Z
    3706:	91 81       	ldd	r25, Z+1	; 0x01
    3708:	86 31       	cpi	r24, 0x16	; 22
    370a:	91 05       	cpc	r25, r1
    370c:	0c f4       	brge	.+2      	; 0x3710 <BMP180_ReadCalb+0xa0c>
    370e:	1e cb       	rjmp	.-2500   	; 0x2d4c <BMP180_ReadCalb+0x48>
		_delay_us(10);
		TWI_Stop();
		_delay_us(10);
	}

	AC1 = ((Callib_Data[0] << 8) | Callib_Data[1]);
    3710:	fe 01       	movw	r30, r28
    3712:	e3 58       	subi	r30, 0x83	; 131
    3714:	ff 4f       	sbci	r31, 0xFF	; 255
    3716:	80 81       	ld	r24, Z
    3718:	88 2f       	mov	r24, r24
    371a:	90 e0       	ldi	r25, 0x00	; 0
    371c:	38 2f       	mov	r19, r24
    371e:	22 27       	eor	r18, r18
    3720:	fe 01       	movw	r30, r28
    3722:	e3 58       	subi	r30, 0x83	; 131
    3724:	ff 4f       	sbci	r31, 0xFF	; 255
    3726:	81 81       	ldd	r24, Z+1	; 0x01
    3728:	88 2f       	mov	r24, r24
    372a:	90 e0       	ldi	r25, 0x00	; 0
    372c:	82 2b       	or	r24, r18
    372e:	93 2b       	or	r25, r19
    3730:	90 93 95 01 	sts	0x0195, r25
    3734:	80 93 94 01 	sts	0x0194, r24
	AC2 = ((Callib_Data[2] << 8) | Callib_Data[3]);
    3738:	fe 01       	movw	r30, r28
    373a:	e3 58       	subi	r30, 0x83	; 131
    373c:	ff 4f       	sbci	r31, 0xFF	; 255
    373e:	82 81       	ldd	r24, Z+2	; 0x02
    3740:	88 2f       	mov	r24, r24
    3742:	90 e0       	ldi	r25, 0x00	; 0
    3744:	38 2f       	mov	r19, r24
    3746:	22 27       	eor	r18, r18
    3748:	fe 01       	movw	r30, r28
    374a:	e3 58       	subi	r30, 0x83	; 131
    374c:	ff 4f       	sbci	r31, 0xFF	; 255
    374e:	83 81       	ldd	r24, Z+3	; 0x03
    3750:	88 2f       	mov	r24, r24
    3752:	90 e0       	ldi	r25, 0x00	; 0
    3754:	82 2b       	or	r24, r18
    3756:	93 2b       	or	r25, r19
    3758:	90 93 97 01 	sts	0x0197, r25
    375c:	80 93 96 01 	sts	0x0196, r24
	AC3 = ((Callib_Data[4] << 8) | Callib_Data[5]);
    3760:	fe 01       	movw	r30, r28
    3762:	e3 58       	subi	r30, 0x83	; 131
    3764:	ff 4f       	sbci	r31, 0xFF	; 255
    3766:	84 81       	ldd	r24, Z+4	; 0x04
    3768:	88 2f       	mov	r24, r24
    376a:	90 e0       	ldi	r25, 0x00	; 0
    376c:	38 2f       	mov	r19, r24
    376e:	22 27       	eor	r18, r18
    3770:	fe 01       	movw	r30, r28
    3772:	e3 58       	subi	r30, 0x83	; 131
    3774:	ff 4f       	sbci	r31, 0xFF	; 255
    3776:	85 81       	ldd	r24, Z+5	; 0x05
    3778:	88 2f       	mov	r24, r24
    377a:	90 e0       	ldi	r25, 0x00	; 0
    377c:	82 2b       	or	r24, r18
    377e:	93 2b       	or	r25, r19
    3780:	90 93 99 01 	sts	0x0199, r25
    3784:	80 93 98 01 	sts	0x0198, r24
	AC4 = ((Callib_Data[6] << 8) | Callib_Data[7]);
    3788:	fe 01       	movw	r30, r28
    378a:	e3 58       	subi	r30, 0x83	; 131
    378c:	ff 4f       	sbci	r31, 0xFF	; 255
    378e:	86 81       	ldd	r24, Z+6	; 0x06
    3790:	88 2f       	mov	r24, r24
    3792:	90 e0       	ldi	r25, 0x00	; 0
    3794:	38 2f       	mov	r19, r24
    3796:	22 27       	eor	r18, r18
    3798:	fe 01       	movw	r30, r28
    379a:	e3 58       	subi	r30, 0x83	; 131
    379c:	ff 4f       	sbci	r31, 0xFF	; 255
    379e:	87 81       	ldd	r24, Z+7	; 0x07
    37a0:	88 2f       	mov	r24, r24
    37a2:	90 e0       	ldi	r25, 0x00	; 0
    37a4:	82 2b       	or	r24, r18
    37a6:	93 2b       	or	r25, r19
    37a8:	90 93 a5 01 	sts	0x01A5, r25
    37ac:	80 93 a4 01 	sts	0x01A4, r24
	AC5 = ((Callib_Data[8] << 8) | Callib_Data[9]);
    37b0:	fe 01       	movw	r30, r28
    37b2:	e3 58       	subi	r30, 0x83	; 131
    37b4:	ff 4f       	sbci	r31, 0xFF	; 255
    37b6:	80 85       	ldd	r24, Z+8	; 0x08
    37b8:	88 2f       	mov	r24, r24
    37ba:	90 e0       	ldi	r25, 0x00	; 0
    37bc:	38 2f       	mov	r19, r24
    37be:	22 27       	eor	r18, r18
    37c0:	fe 01       	movw	r30, r28
    37c2:	e3 58       	subi	r30, 0x83	; 131
    37c4:	ff 4f       	sbci	r31, 0xFF	; 255
    37c6:	81 85       	ldd	r24, Z+9	; 0x09
    37c8:	88 2f       	mov	r24, r24
    37ca:	90 e0       	ldi	r25, 0x00	; 0
    37cc:	82 2b       	or	r24, r18
    37ce:	93 2b       	or	r25, r19
    37d0:	90 93 a7 01 	sts	0x01A7, r25
    37d4:	80 93 a6 01 	sts	0x01A6, r24
	AC6 = ((Callib_Data[10] << 8) | Callib_Data[11]);
    37d8:	fe 01       	movw	r30, r28
    37da:	e3 58       	subi	r30, 0x83	; 131
    37dc:	ff 4f       	sbci	r31, 0xFF	; 255
    37de:	82 85       	ldd	r24, Z+10	; 0x0a
    37e0:	88 2f       	mov	r24, r24
    37e2:	90 e0       	ldi	r25, 0x00	; 0
    37e4:	38 2f       	mov	r19, r24
    37e6:	22 27       	eor	r18, r18
    37e8:	fe 01       	movw	r30, r28
    37ea:	e3 58       	subi	r30, 0x83	; 131
    37ec:	ff 4f       	sbci	r31, 0xFF	; 255
    37ee:	83 85       	ldd	r24, Z+11	; 0x0b
    37f0:	88 2f       	mov	r24, r24
    37f2:	90 e0       	ldi	r25, 0x00	; 0
    37f4:	82 2b       	or	r24, r18
    37f6:	93 2b       	or	r25, r19
    37f8:	90 93 a9 01 	sts	0x01A9, r25
    37fc:	80 93 a8 01 	sts	0x01A8, r24
	B1 = ((Callib_Data[12] << 8) | Callib_Data[13]);
    3800:	fe 01       	movw	r30, r28
    3802:	e3 58       	subi	r30, 0x83	; 131
    3804:	ff 4f       	sbci	r31, 0xFF	; 255
    3806:	84 85       	ldd	r24, Z+12	; 0x0c
    3808:	88 2f       	mov	r24, r24
    380a:	90 e0       	ldi	r25, 0x00	; 0
    380c:	38 2f       	mov	r19, r24
    380e:	22 27       	eor	r18, r18
    3810:	fe 01       	movw	r30, r28
    3812:	e3 58       	subi	r30, 0x83	; 131
    3814:	ff 4f       	sbci	r31, 0xFF	; 255
    3816:	85 85       	ldd	r24, Z+13	; 0x0d
    3818:	88 2f       	mov	r24, r24
    381a:	90 e0       	ldi	r25, 0x00	; 0
    381c:	82 2b       	or	r24, r18
    381e:	93 2b       	or	r25, r19
    3820:	90 93 9b 01 	sts	0x019B, r25
    3824:	80 93 9a 01 	sts	0x019A, r24
	B2 = ((Callib_Data[14] << 8) | Callib_Data[15]);
    3828:	fe 01       	movw	r30, r28
    382a:	e3 58       	subi	r30, 0x83	; 131
    382c:	ff 4f       	sbci	r31, 0xFF	; 255
    382e:	86 85       	ldd	r24, Z+14	; 0x0e
    3830:	88 2f       	mov	r24, r24
    3832:	90 e0       	ldi	r25, 0x00	; 0
    3834:	38 2f       	mov	r19, r24
    3836:	22 27       	eor	r18, r18
    3838:	fe 01       	movw	r30, r28
    383a:	e3 58       	subi	r30, 0x83	; 131
    383c:	ff 4f       	sbci	r31, 0xFF	; 255
    383e:	87 85       	ldd	r24, Z+15	; 0x0f
    3840:	88 2f       	mov	r24, r24
    3842:	90 e0       	ldi	r25, 0x00	; 0
    3844:	82 2b       	or	r24, r18
    3846:	93 2b       	or	r25, r19
    3848:	90 93 9d 01 	sts	0x019D, r25
    384c:	80 93 9c 01 	sts	0x019C, r24
	MB = ((Callib_Data[16] << 8) | Callib_Data[17]);
    3850:	fe 01       	movw	r30, r28
    3852:	e3 58       	subi	r30, 0x83	; 131
    3854:	ff 4f       	sbci	r31, 0xFF	; 255
    3856:	80 89       	ldd	r24, Z+16	; 0x10
    3858:	88 2f       	mov	r24, r24
    385a:	90 e0       	ldi	r25, 0x00	; 0
    385c:	38 2f       	mov	r19, r24
    385e:	22 27       	eor	r18, r18
    3860:	fe 01       	movw	r30, r28
    3862:	e3 58       	subi	r30, 0x83	; 131
    3864:	ff 4f       	sbci	r31, 0xFF	; 255
    3866:	81 89       	ldd	r24, Z+17	; 0x11
    3868:	88 2f       	mov	r24, r24
    386a:	90 e0       	ldi	r25, 0x00	; 0
    386c:	82 2b       	or	r24, r18
    386e:	93 2b       	or	r25, r19
    3870:	90 93 9f 01 	sts	0x019F, r25
    3874:	80 93 9e 01 	sts	0x019E, r24
	MC = ((Callib_Data[18] << 8) | Callib_Data[19]);
    3878:	fe 01       	movw	r30, r28
    387a:	e3 58       	subi	r30, 0x83	; 131
    387c:	ff 4f       	sbci	r31, 0xFF	; 255
    387e:	82 89       	ldd	r24, Z+18	; 0x12
    3880:	88 2f       	mov	r24, r24
    3882:	90 e0       	ldi	r25, 0x00	; 0
    3884:	38 2f       	mov	r19, r24
    3886:	22 27       	eor	r18, r18
    3888:	fe 01       	movw	r30, r28
    388a:	e3 58       	subi	r30, 0x83	; 131
    388c:	ff 4f       	sbci	r31, 0xFF	; 255
    388e:	83 89       	ldd	r24, Z+19	; 0x13
    3890:	88 2f       	mov	r24, r24
    3892:	90 e0       	ldi	r25, 0x00	; 0
    3894:	82 2b       	or	r24, r18
    3896:	93 2b       	or	r25, r19
    3898:	90 93 a1 01 	sts	0x01A1, r25
    389c:	80 93 a0 01 	sts	0x01A0, r24
	MD = ((Callib_Data[20] << 8) | Callib_Data[21]);
    38a0:	fe 01       	movw	r30, r28
    38a2:	e3 58       	subi	r30, 0x83	; 131
    38a4:	ff 4f       	sbci	r31, 0xFF	; 255
    38a6:	84 89       	ldd	r24, Z+20	; 0x14
    38a8:	88 2f       	mov	r24, r24
    38aa:	90 e0       	ldi	r25, 0x00	; 0
    38ac:	38 2f       	mov	r19, r24
    38ae:	22 27       	eor	r18, r18
    38b0:	fe 01       	movw	r30, r28
    38b2:	e3 58       	subi	r30, 0x83	; 131
    38b4:	ff 4f       	sbci	r31, 0xFF	; 255
    38b6:	85 89       	ldd	r24, Z+21	; 0x15
    38b8:	88 2f       	mov	r24, r24
    38ba:	90 e0       	ldi	r25, 0x00	; 0
    38bc:	82 2b       	or	r24, r18
    38be:	93 2b       	or	r25, r19
    38c0:	90 93 a3 01 	sts	0x01A3, r25
    38c4:	80 93 a2 01 	sts	0x01A2, r24

}
    38c8:	ce 56       	subi	r28, 0x6E	; 110
    38ca:	df 4f       	sbci	r29, 0xFF	; 255
    38cc:	0f b6       	in	r0, 0x3f	; 63
    38ce:	f8 94       	cli
    38d0:	de bf       	out	0x3e, r29	; 62
    38d2:	0f be       	out	0x3f, r0	; 63
    38d4:	cd bf       	out	0x3d, r28	; 61
    38d6:	cf 91       	pop	r28
    38d8:	df 91       	pop	r29
    38da:	1f 91       	pop	r17
    38dc:	0f 91       	pop	r16
    38de:	08 95       	ret

000038e0 <Get_UP>:

uint32 Get_UP(void) {
    38e0:	df 93       	push	r29
    38e2:	cf 93       	push	r28
    38e4:	cd b7       	in	r28, 0x3d	; 61
    38e6:	de b7       	in	r29, 0x3e	; 62
    38e8:	66 97       	sbiw	r28, 0x16	; 22
    38ea:	0f b6       	in	r0, 0x3f	; 63
    38ec:	f8 94       	cli
    38ee:	de bf       	out	0x3e, r29	; 62
    38f0:	0f be       	out	0x3f, r0	; 63
    38f2:	cd bf       	out	0x3d, r28	; 61
	// calculate the value to write to the BMP180 control register based on the oversampling setting
	uint8 datatowrite = 0x34 + (OSS << 6);
    38f4:	84 e3       	ldi	r24, 0x34	; 52
    38f6:	8b 8b       	std	Y+19, r24	; 0x13
	// array to store the raw pressure data
	uint8 Pressure_RAW[3] = { 0 };
    38f8:	83 e0       	ldi	r24, 0x03	; 3
    38fa:	fe 01       	movw	r30, r28
    38fc:	74 96       	adiw	r30, 0x14	; 20
    38fe:	df 01       	movw	r26, r30
    3900:	98 2f       	mov	r25, r24
    3902:	1d 92       	st	X+, r1
    3904:	9a 95       	dec	r25
    3906:	e9 f7       	brne	.-6      	; 0x3902 <Get_UP+0x22>

	uint32 data = 0;
    3908:	1f 86       	std	Y+15, r1	; 0x0f
    390a:	18 8a       	std	Y+16, r1	; 0x10
    390c:	19 8a       	std	Y+17, r1	; 0x11
    390e:	1a 8a       	std	Y+18, r1	; 0x12

	// start the I2C communication with BMP180 by sending its address
	TWI_Start(BMP180_ADDRESS_W);
    3910:	8e ee       	ldi	r24, 0xEE	; 238
    3912:	0e 94 a0 07 	call	0xf40	; 0xf40 <TWI_Start>
	delay();
    3916:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	// send the address of the BMP180 control register to initiate the pressure measurement
	TWI_WriteByte(0xF4);
    391a:	84 ef       	ldi	r24, 0xF4	; 244
    391c:	0e 94 59 08 	call	0x10b2	; 0x10b2 <TWI_WriteByte>
	delay();
    3920:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	// send the value calculated above to start the measurement with the selected oversampling setting
	TWI_WriteByte(datatowrite);
    3924:	8b 89       	ldd	r24, Y+19	; 0x13
    3926:	0e 94 59 08 	call	0x10b2	; 0x10b2 <TWI_WriteByte>
	delay();
    392a:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	// stop the I2C communication with BMP180
	TWI_Stop();
    392e:	0e 94 4e 08 	call	0x109c	; 0x109c <TWI_Stop>
    3932:	80 e0       	ldi	r24, 0x00	; 0
    3934:	90 e0       	ldi	r25, 0x00	; 0
    3936:	a0 ea       	ldi	r26, 0xA0	; 160
    3938:	b0 e4       	ldi	r27, 0x40	; 64
    393a:	8b 87       	std	Y+11, r24	; 0x0b
    393c:	9c 87       	std	Y+12, r25	; 0x0c
    393e:	ad 87       	std	Y+13, r26	; 0x0d
    3940:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3942:	6b 85       	ldd	r22, Y+11	; 0x0b
    3944:	7c 85       	ldd	r23, Y+12	; 0x0c
    3946:	8d 85       	ldd	r24, Y+13	; 0x0d
    3948:	9e 85       	ldd	r25, Y+14	; 0x0e
    394a:	20 e0       	ldi	r18, 0x00	; 0
    394c:	30 e0       	ldi	r19, 0x00	; 0
    394e:	4a e7       	ldi	r20, 0x7A	; 122
    3950:	55 e4       	ldi	r21, 0x45	; 69
    3952:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3956:	dc 01       	movw	r26, r24
    3958:	cb 01       	movw	r24, r22
    395a:	8f 83       	std	Y+7, r24	; 0x07
    395c:	98 87       	std	Y+8, r25	; 0x08
    395e:	a9 87       	std	Y+9, r26	; 0x09
    3960:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3962:	6f 81       	ldd	r22, Y+7	; 0x07
    3964:	78 85       	ldd	r23, Y+8	; 0x08
    3966:	89 85       	ldd	r24, Y+9	; 0x09
    3968:	9a 85       	ldd	r25, Y+10	; 0x0a
    396a:	20 e0       	ldi	r18, 0x00	; 0
    396c:	30 e0       	ldi	r19, 0x00	; 0
    396e:	40 e8       	ldi	r20, 0x80	; 128
    3970:	5f e3       	ldi	r21, 0x3F	; 63
    3972:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3976:	88 23       	and	r24, r24
    3978:	2c f4       	brge	.+10     	; 0x3984 <Get_UP+0xa4>
		__ticks = 1;
    397a:	81 e0       	ldi	r24, 0x01	; 1
    397c:	90 e0       	ldi	r25, 0x00	; 0
    397e:	9e 83       	std	Y+6, r25	; 0x06
    3980:	8d 83       	std	Y+5, r24	; 0x05
    3982:	3f c0       	rjmp	.+126    	; 0x3a02 <Get_UP+0x122>
	else if (__tmp > 65535)
    3984:	6f 81       	ldd	r22, Y+7	; 0x07
    3986:	78 85       	ldd	r23, Y+8	; 0x08
    3988:	89 85       	ldd	r24, Y+9	; 0x09
    398a:	9a 85       	ldd	r25, Y+10	; 0x0a
    398c:	20 e0       	ldi	r18, 0x00	; 0
    398e:	3f ef       	ldi	r19, 0xFF	; 255
    3990:	4f e7       	ldi	r20, 0x7F	; 127
    3992:	57 e4       	ldi	r21, 0x47	; 71
    3994:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3998:	18 16       	cp	r1, r24
    399a:	4c f5       	brge	.+82     	; 0x39ee <Get_UP+0x10e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    399c:	6b 85       	ldd	r22, Y+11	; 0x0b
    399e:	7c 85       	ldd	r23, Y+12	; 0x0c
    39a0:	8d 85       	ldd	r24, Y+13	; 0x0d
    39a2:	9e 85       	ldd	r25, Y+14	; 0x0e
    39a4:	20 e0       	ldi	r18, 0x00	; 0
    39a6:	30 e0       	ldi	r19, 0x00	; 0
    39a8:	40 e2       	ldi	r20, 0x20	; 32
    39aa:	51 e4       	ldi	r21, 0x41	; 65
    39ac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    39b0:	dc 01       	movw	r26, r24
    39b2:	cb 01       	movw	r24, r22
    39b4:	bc 01       	movw	r22, r24
    39b6:	cd 01       	movw	r24, r26
    39b8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39bc:	dc 01       	movw	r26, r24
    39be:	cb 01       	movw	r24, r22
    39c0:	9e 83       	std	Y+6, r25	; 0x06
    39c2:	8d 83       	std	Y+5, r24	; 0x05
    39c4:	0f c0       	rjmp	.+30     	; 0x39e4 <Get_UP+0x104>
    39c6:	80 e9       	ldi	r24, 0x90	; 144
    39c8:	91 e0       	ldi	r25, 0x01	; 1
    39ca:	9c 83       	std	Y+4, r25	; 0x04
    39cc:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    39ce:	8b 81       	ldd	r24, Y+3	; 0x03
    39d0:	9c 81       	ldd	r25, Y+4	; 0x04
    39d2:	01 97       	sbiw	r24, 0x01	; 1
    39d4:	f1 f7       	brne	.-4      	; 0x39d2 <Get_UP+0xf2>
    39d6:	9c 83       	std	Y+4, r25	; 0x04
    39d8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    39da:	8d 81       	ldd	r24, Y+5	; 0x05
    39dc:	9e 81       	ldd	r25, Y+6	; 0x06
    39de:	01 97       	sbiw	r24, 0x01	; 1
    39e0:	9e 83       	std	Y+6, r25	; 0x06
    39e2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    39e4:	8d 81       	ldd	r24, Y+5	; 0x05
    39e6:	9e 81       	ldd	r25, Y+6	; 0x06
    39e8:	00 97       	sbiw	r24, 0x00	; 0
    39ea:	69 f7       	brne	.-38     	; 0x39c6 <Get_UP+0xe6>
    39ec:	14 c0       	rjmp	.+40     	; 0x3a16 <Get_UP+0x136>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    39ee:	6f 81       	ldd	r22, Y+7	; 0x07
    39f0:	78 85       	ldd	r23, Y+8	; 0x08
    39f2:	89 85       	ldd	r24, Y+9	; 0x09
    39f4:	9a 85       	ldd	r25, Y+10	; 0x0a
    39f6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39fa:	dc 01       	movw	r26, r24
    39fc:	cb 01       	movw	r24, r22
    39fe:	9e 83       	std	Y+6, r25	; 0x06
    3a00:	8d 83       	std	Y+5, r24	; 0x05
    3a02:	8d 81       	ldd	r24, Y+5	; 0x05
    3a04:	9e 81       	ldd	r25, Y+6	; 0x06
    3a06:	9a 83       	std	Y+2, r25	; 0x02
    3a08:	89 83       	std	Y+1, r24	; 0x01
    3a0a:	89 81       	ldd	r24, Y+1	; 0x01
    3a0c:	9a 81       	ldd	r25, Y+2	; 0x02
    3a0e:	01 97       	sbiw	r24, 0x01	; 1
    3a10:	f1 f7       	brne	.-4      	; 0x3a0e <Get_UP+0x12e>
    3a12:	9a 83       	std	Y+2, r25	; 0x02
    3a14:	89 83       	std	Y+1, r24	; 0x01



	// start the I2C communication with BMP180 in read mode by sending its address with the read bit set
	// read the MSB of the raw pressure data and acknowledge the read
	TWI_Start_Wait(BMP180_ADDRESS_W);
    3a16:	8e ee       	ldi	r24, 0xEE	; 238
    3a18:	0e 94 1a 08 	call	0x1034	; 0x1034 <TWI_Start_Wait>
	delay();
    3a1c:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	TWI_WriteByte(0xF6);
    3a20:	86 ef       	ldi	r24, 0xF6	; 246
    3a22:	0e 94 59 08 	call	0x10b2	; 0x10b2 <TWI_WriteByte>
	delay();
    3a26:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	TWI_Repeated_start(BMP180_ADDRESS_R);
    3a2a:	8f ee       	ldi	r24, 0xEF	; 239
    3a2c:	0e 94 dd 07 	call	0xfba	; 0xfba <TWI_Repeated_start>
	delay();// To read
    3a30:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	Pressure_RAW[0] = TWI_ReadByteWithNACK();
    3a34:	0e 94 83 08 	call	0x1106	; 0x1106 <TWI_ReadByteWithNACK>
    3a38:	8c 8b       	std	Y+20, r24	; 0x14
	delay();
    3a3a:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	TWI_Stop();
    3a3e:	0e 94 4e 08 	call	0x109c	; 0x109c <TWI_Stop>
	delay();
    3a42:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	// read the middle byte of the raw pressure data and acknowledge the read
	TWI_Start_Wait(BMP180_ADDRESS_W);
    3a46:	8e ee       	ldi	r24, 0xEE	; 238
    3a48:	0e 94 1a 08 	call	0x1034	; 0x1034 <TWI_Start_Wait>
	delay();
    3a4c:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	TWI_WriteByte(0xF7);
    3a50:	87 ef       	ldi	r24, 0xF7	; 247
    3a52:	0e 94 59 08 	call	0x10b2	; 0x10b2 <TWI_WriteByte>
	delay();
    3a56:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	TWI_Repeated_start(BMP180_ADDRESS_R);
    3a5a:	8f ee       	ldi	r24, 0xEF	; 239
    3a5c:	0e 94 dd 07 	call	0xfba	; 0xfba <TWI_Repeated_start>
	delay();// To read
    3a60:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	Pressure_RAW[1] = TWI_ReadByteWithNACK();
    3a64:	0e 94 83 08 	call	0x1106	; 0x1106 <TWI_ReadByteWithNACK>
    3a68:	8d 8b       	std	Y+21, r24	; 0x15
	delay();
    3a6a:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	TWI_Stop();
    3a6e:	0e 94 4e 08 	call	0x109c	; 0x109c <TWI_Stop>
	delay();
    3a72:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	// read the LSB of the raw pressure data and don't acknowledge the read
	TWI_Start_Wait(BMP180_ADDRESS_W);
    3a76:	8e ee       	ldi	r24, 0xEE	; 238
    3a78:	0e 94 1a 08 	call	0x1034	; 0x1034 <TWI_Start_Wait>
	delay();
    3a7c:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	TWI_WriteByte(0xF8);
    3a80:	88 ef       	ldi	r24, 0xF8	; 248
    3a82:	0e 94 59 08 	call	0x10b2	; 0x10b2 <TWI_WriteByte>
	delay();
    3a86:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	TWI_Repeated_start(BMP180_ADDRESS_R);
    3a8a:	8f ee       	ldi	r24, 0xEF	; 239
    3a8c:	0e 94 dd 07 	call	0xfba	; 0xfba <TWI_Repeated_start>
	delay();// To read
    3a90:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	Pressure_RAW[2] = TWI_ReadByteWithNACK();
    3a94:	0e 94 83 08 	call	0x1106	; 0x1106 <TWI_ReadByteWithNACK>
    3a98:	8e 8b       	std	Y+22, r24	; 0x16
	delay();
    3a9a:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	TWI_Stop();
    3a9e:	0e 94 4e 08 	call	0x109c	; 0x109c <TWI_Stop>
	// stop the I2C communication with BMP180

	// combine the raw pressure data into a single 24-bit value and shift it right to adjust for the oversampling setting

	data |= ((uint32_t) Pressure_RAW[0] << 16);
    3aa2:	8c 89       	ldd	r24, Y+20	; 0x14
    3aa4:	88 2f       	mov	r24, r24
    3aa6:	90 e0       	ldi	r25, 0x00	; 0
    3aa8:	a0 e0       	ldi	r26, 0x00	; 0
    3aaa:	b0 e0       	ldi	r27, 0x00	; 0
    3aac:	ac 01       	movw	r20, r24
    3aae:	33 27       	eor	r19, r19
    3ab0:	22 27       	eor	r18, r18
    3ab2:	8f 85       	ldd	r24, Y+15	; 0x0f
    3ab4:	98 89       	ldd	r25, Y+16	; 0x10
    3ab6:	a9 89       	ldd	r26, Y+17	; 0x11
    3ab8:	ba 89       	ldd	r27, Y+18	; 0x12
    3aba:	82 2b       	or	r24, r18
    3abc:	93 2b       	or	r25, r19
    3abe:	a4 2b       	or	r26, r20
    3ac0:	b5 2b       	or	r27, r21
    3ac2:	8f 87       	std	Y+15, r24	; 0x0f
    3ac4:	98 8b       	std	Y+16, r25	; 0x10
    3ac6:	a9 8b       	std	Y+17, r26	; 0x11
    3ac8:	ba 8b       	std	Y+18, r27	; 0x12
	data |= ((uint32_t) Pressure_RAW[1] << 8);
    3aca:	8d 89       	ldd	r24, Y+21	; 0x15
    3acc:	88 2f       	mov	r24, r24
    3ace:	90 e0       	ldi	r25, 0x00	; 0
    3ad0:	a0 e0       	ldi	r26, 0x00	; 0
    3ad2:	b0 e0       	ldi	r27, 0x00	; 0
    3ad4:	22 27       	eor	r18, r18
    3ad6:	38 2f       	mov	r19, r24
    3ad8:	49 2f       	mov	r20, r25
    3ada:	5a 2f       	mov	r21, r26
    3adc:	8f 85       	ldd	r24, Y+15	; 0x0f
    3ade:	98 89       	ldd	r25, Y+16	; 0x10
    3ae0:	a9 89       	ldd	r26, Y+17	; 0x11
    3ae2:	ba 89       	ldd	r27, Y+18	; 0x12
    3ae4:	82 2b       	or	r24, r18
    3ae6:	93 2b       	or	r25, r19
    3ae8:	a4 2b       	or	r26, r20
    3aea:	b5 2b       	or	r27, r21
    3aec:	8f 87       	std	Y+15, r24	; 0x0f
    3aee:	98 8b       	std	Y+16, r25	; 0x10
    3af0:	a9 8b       	std	Y+17, r26	; 0x11
    3af2:	ba 8b       	std	Y+18, r27	; 0x12
	data |= (uint32_t) Pressure_RAW[2];
    3af4:	8e 89       	ldd	r24, Y+22	; 0x16
    3af6:	28 2f       	mov	r18, r24
    3af8:	30 e0       	ldi	r19, 0x00	; 0
    3afa:	40 e0       	ldi	r20, 0x00	; 0
    3afc:	50 e0       	ldi	r21, 0x00	; 0
    3afe:	8f 85       	ldd	r24, Y+15	; 0x0f
    3b00:	98 89       	ldd	r25, Y+16	; 0x10
    3b02:	a9 89       	ldd	r26, Y+17	; 0x11
    3b04:	ba 89       	ldd	r27, Y+18	; 0x12
    3b06:	82 2b       	or	r24, r18
    3b08:	93 2b       	or	r25, r19
    3b0a:	a4 2b       	or	r26, r20
    3b0c:	b5 2b       	or	r27, r21
    3b0e:	8f 87       	std	Y+15, r24	; 0x0f
    3b10:	98 8b       	std	Y+16, r25	; 0x10
    3b12:	a9 8b       	std	Y+17, r26	; 0x11
    3b14:	ba 8b       	std	Y+18, r27	; 0x12
	data = data >> (8 - OSS);
    3b16:	8f 85       	ldd	r24, Y+15	; 0x0f
    3b18:	98 89       	ldd	r25, Y+16	; 0x10
    3b1a:	a9 89       	ldd	r26, Y+17	; 0x11
    3b1c:	ba 89       	ldd	r27, Y+18	; 0x12
    3b1e:	89 2f       	mov	r24, r25
    3b20:	9a 2f       	mov	r25, r26
    3b22:	ab 2f       	mov	r26, r27
    3b24:	bb 27       	eor	r27, r27
    3b26:	8f 87       	std	Y+15, r24	; 0x0f
    3b28:	98 8b       	std	Y+16, r25	; 0x10
    3b2a:	a9 8b       	std	Y+17, r26	; 0x11
    3b2c:	ba 8b       	std	Y+18, r27	; 0x12
	//division by 2 power (8-oss which is in datasheet (0,1))

	return data;
    3b2e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3b30:	98 89       	ldd	r25, Y+16	; 0x10
    3b32:	a9 89       	ldd	r26, Y+17	; 0x11
    3b34:	ba 89       	ldd	r27, Y+18	; 0x12
}
    3b36:	bc 01       	movw	r22, r24
    3b38:	cd 01       	movw	r24, r26
    3b3a:	66 96       	adiw	r28, 0x16	; 22
    3b3c:	0f b6       	in	r0, 0x3f	; 63
    3b3e:	f8 94       	cli
    3b40:	de bf       	out	0x3e, r29	; 62
    3b42:	0f be       	out	0x3f, r0	; 63
    3b44:	cd bf       	out	0x3d, r28	; 61
    3b46:	cf 91       	pop	r28
    3b48:	df 91       	pop	r29
    3b4a:	08 95       	ret

00003b4c <Get_UT>:

uint32 Get_UT(void) {
    3b4c:	df 93       	push	r29
    3b4e:	cf 93       	push	r28
    3b50:	cd b7       	in	r28, 0x3d	; 61
    3b52:	de b7       	in	r29, 0x3e	; 62
    3b54:	65 97       	sbiw	r28, 0x15	; 21
    3b56:	0f b6       	in	r0, 0x3f	; 63
    3b58:	f8 94       	cli
    3b5a:	de bf       	out	0x3e, r29	; 62
    3b5c:	0f be       	out	0x3f, r0	; 63
    3b5e:	cd bf       	out	0x3d, r28	; 61
	uint32 data = 0;
    3b60:	18 8a       	std	Y+16, r1	; 0x10
    3b62:	19 8a       	std	Y+17, r1	; 0x11
    3b64:	1a 8a       	std	Y+18, r1	; 0x12
    3b66:	1b 8a       	std	Y+19, r1	; 0x13

	uint8 datatowrite = 0x2E;
    3b68:	8e e2       	ldi	r24, 0x2E	; 46
    3b6a:	8f 87       	std	Y+15, r24	; 0x0f
	// array to store the raw pressure data
	uint8 Temperature_RAW[2] = { 0 };
    3b6c:	1d 8a       	std	Y+21, r1	; 0x15
    3b6e:	1c 8a       	std	Y+20, r1	; 0x14
	// start the I2C communication with BMP180 by sending its address
	TWI_Start(BMP180_ADDRESS_W);
    3b70:	8e ee       	ldi	r24, 0xEE	; 238
    3b72:	0e 94 a0 07 	call	0xf40	; 0xf40 <TWI_Start>
	delay();
    3b76:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	// send the address of the BMP180 control register to initiate the temperature measurement
	TWI_WriteByte(0xF4);
    3b7a:	84 ef       	ldi	r24, 0xF4	; 244
    3b7c:	0e 94 59 08 	call	0x10b2	; 0x10b2 <TWI_WriteByte>
	delay();
    3b80:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	// send the value calculated above to start the measurement
	TWI_WriteByte(datatowrite);
    3b84:	8f 85       	ldd	r24, Y+15	; 0x0f
    3b86:	0e 94 59 08 	call	0x10b2	; 0x10b2 <TWI_WriteByte>
	delay();
    3b8a:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	// stop the I2C communication with BMP180
	TWI_Stop();
    3b8e:	0e 94 4e 08 	call	0x109c	; 0x109c <TWI_Stop>
    3b92:	80 e0       	ldi	r24, 0x00	; 0
    3b94:	90 e0       	ldi	r25, 0x00	; 0
    3b96:	a0 ea       	ldi	r26, 0xA0	; 160
    3b98:	b0 e4       	ldi	r27, 0x40	; 64
    3b9a:	8b 87       	std	Y+11, r24	; 0x0b
    3b9c:	9c 87       	std	Y+12, r25	; 0x0c
    3b9e:	ad 87       	std	Y+13, r26	; 0x0d
    3ba0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3ba2:	6b 85       	ldd	r22, Y+11	; 0x0b
    3ba4:	7c 85       	ldd	r23, Y+12	; 0x0c
    3ba6:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ba8:	9e 85       	ldd	r25, Y+14	; 0x0e
    3baa:	20 e0       	ldi	r18, 0x00	; 0
    3bac:	30 e0       	ldi	r19, 0x00	; 0
    3bae:	4a e7       	ldi	r20, 0x7A	; 122
    3bb0:	55 e4       	ldi	r21, 0x45	; 69
    3bb2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3bb6:	dc 01       	movw	r26, r24
    3bb8:	cb 01       	movw	r24, r22
    3bba:	8f 83       	std	Y+7, r24	; 0x07
    3bbc:	98 87       	std	Y+8, r25	; 0x08
    3bbe:	a9 87       	std	Y+9, r26	; 0x09
    3bc0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3bc2:	6f 81       	ldd	r22, Y+7	; 0x07
    3bc4:	78 85       	ldd	r23, Y+8	; 0x08
    3bc6:	89 85       	ldd	r24, Y+9	; 0x09
    3bc8:	9a 85       	ldd	r25, Y+10	; 0x0a
    3bca:	20 e0       	ldi	r18, 0x00	; 0
    3bcc:	30 e0       	ldi	r19, 0x00	; 0
    3bce:	40 e8       	ldi	r20, 0x80	; 128
    3bd0:	5f e3       	ldi	r21, 0x3F	; 63
    3bd2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3bd6:	88 23       	and	r24, r24
    3bd8:	2c f4       	brge	.+10     	; 0x3be4 <Get_UT+0x98>
		__ticks = 1;
    3bda:	81 e0       	ldi	r24, 0x01	; 1
    3bdc:	90 e0       	ldi	r25, 0x00	; 0
    3bde:	9e 83       	std	Y+6, r25	; 0x06
    3be0:	8d 83       	std	Y+5, r24	; 0x05
    3be2:	3f c0       	rjmp	.+126    	; 0x3c62 <Get_UT+0x116>
	else if (__tmp > 65535)
    3be4:	6f 81       	ldd	r22, Y+7	; 0x07
    3be6:	78 85       	ldd	r23, Y+8	; 0x08
    3be8:	89 85       	ldd	r24, Y+9	; 0x09
    3bea:	9a 85       	ldd	r25, Y+10	; 0x0a
    3bec:	20 e0       	ldi	r18, 0x00	; 0
    3bee:	3f ef       	ldi	r19, 0xFF	; 255
    3bf0:	4f e7       	ldi	r20, 0x7F	; 127
    3bf2:	57 e4       	ldi	r21, 0x47	; 71
    3bf4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3bf8:	18 16       	cp	r1, r24
    3bfa:	4c f5       	brge	.+82     	; 0x3c4e <Get_UT+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3bfc:	6b 85       	ldd	r22, Y+11	; 0x0b
    3bfe:	7c 85       	ldd	r23, Y+12	; 0x0c
    3c00:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c02:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c04:	20 e0       	ldi	r18, 0x00	; 0
    3c06:	30 e0       	ldi	r19, 0x00	; 0
    3c08:	40 e2       	ldi	r20, 0x20	; 32
    3c0a:	51 e4       	ldi	r21, 0x41	; 65
    3c0c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c10:	dc 01       	movw	r26, r24
    3c12:	cb 01       	movw	r24, r22
    3c14:	bc 01       	movw	r22, r24
    3c16:	cd 01       	movw	r24, r26
    3c18:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c1c:	dc 01       	movw	r26, r24
    3c1e:	cb 01       	movw	r24, r22
    3c20:	9e 83       	std	Y+6, r25	; 0x06
    3c22:	8d 83       	std	Y+5, r24	; 0x05
    3c24:	0f c0       	rjmp	.+30     	; 0x3c44 <Get_UT+0xf8>
    3c26:	80 e9       	ldi	r24, 0x90	; 144
    3c28:	91 e0       	ldi	r25, 0x01	; 1
    3c2a:	9c 83       	std	Y+4, r25	; 0x04
    3c2c:	8b 83       	std	Y+3, r24	; 0x03
    3c2e:	8b 81       	ldd	r24, Y+3	; 0x03
    3c30:	9c 81       	ldd	r25, Y+4	; 0x04
    3c32:	01 97       	sbiw	r24, 0x01	; 1
    3c34:	f1 f7       	brne	.-4      	; 0x3c32 <Get_UT+0xe6>
    3c36:	9c 83       	std	Y+4, r25	; 0x04
    3c38:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3c3a:	8d 81       	ldd	r24, Y+5	; 0x05
    3c3c:	9e 81       	ldd	r25, Y+6	; 0x06
    3c3e:	01 97       	sbiw	r24, 0x01	; 1
    3c40:	9e 83       	std	Y+6, r25	; 0x06
    3c42:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3c44:	8d 81       	ldd	r24, Y+5	; 0x05
    3c46:	9e 81       	ldd	r25, Y+6	; 0x06
    3c48:	00 97       	sbiw	r24, 0x00	; 0
    3c4a:	69 f7       	brne	.-38     	; 0x3c26 <Get_UT+0xda>
    3c4c:	14 c0       	rjmp	.+40     	; 0x3c76 <Get_UT+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3c4e:	6f 81       	ldd	r22, Y+7	; 0x07
    3c50:	78 85       	ldd	r23, Y+8	; 0x08
    3c52:	89 85       	ldd	r24, Y+9	; 0x09
    3c54:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c56:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c5a:	dc 01       	movw	r26, r24
    3c5c:	cb 01       	movw	r24, r22
    3c5e:	9e 83       	std	Y+6, r25	; 0x06
    3c60:	8d 83       	std	Y+5, r24	; 0x05
    3c62:	8d 81       	ldd	r24, Y+5	; 0x05
    3c64:	9e 81       	ldd	r25, Y+6	; 0x06
    3c66:	9a 83       	std	Y+2, r25	; 0x02
    3c68:	89 83       	std	Y+1, r24	; 0x01
    3c6a:	89 81       	ldd	r24, Y+1	; 0x01
    3c6c:	9a 81       	ldd	r25, Y+2	; 0x02
    3c6e:	01 97       	sbiw	r24, 0x01	; 1
    3c70:	f1 f7       	brne	.-4      	; 0x3c6e <Get_UT+0x122>
    3c72:	9a 83       	std	Y+2, r25	; 0x02
    3c74:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(5);
	// start the I2C communication with BMP180 in read mode by sending its address with the read bit set
	// read the MSB of the raw temperature data and acknowledge the read
	TWI_Start_Wait(BMP180_ADDRESS_W);
    3c76:	8e ee       	ldi	r24, 0xEE	; 238
    3c78:	0e 94 1a 08 	call	0x1034	; 0x1034 <TWI_Start_Wait>
	delay();
    3c7c:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	TWI_WriteByte(0xF6);
    3c80:	86 ef       	ldi	r24, 0xF6	; 246
    3c82:	0e 94 59 08 	call	0x10b2	; 0x10b2 <TWI_WriteByte>
	delay();
    3c86:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	TWI_Repeated_start(BMP180_ADDRESS_R);
    3c8a:	8f ee       	ldi	r24, 0xEF	; 239
    3c8c:	0e 94 dd 07 	call	0xfba	; 0xfba <TWI_Repeated_start>
	delay();// To read
    3c90:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	Temperature_RAW[0] = TWI_ReadByteWithNACK();
    3c94:	0e 94 83 08 	call	0x1106	; 0x1106 <TWI_ReadByteWithNACK>
    3c98:	8c 8b       	std	Y+20, r24	; 0x14
	delay();
    3c9a:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	TWI_Stop();
    3c9e:	0e 94 4e 08 	call	0x109c	; 0x109c <TWI_Stop>
	delay();
    3ca2:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	// read the middle byte of the raw pressure data and acknowledge the read
	// read the LSB of the raw temperature data and don't acknowledge the read
	TWI_Start_Wait(BMP180_ADDRESS_W);
    3ca6:	8e ee       	ldi	r24, 0xEE	; 238
    3ca8:	0e 94 1a 08 	call	0x1034	; 0x1034 <TWI_Start_Wait>
	delay();
    3cac:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	TWI_WriteByte(0xF7);
    3cb0:	87 ef       	ldi	r24, 0xF7	; 247
    3cb2:	0e 94 59 08 	call	0x10b2	; 0x10b2 <TWI_WriteByte>
	delay();
    3cb6:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	TWI_Repeated_start(BMP180_ADDRESS_R);
    3cba:	8f ee       	ldi	r24, 0xEF	; 239
    3cbc:	0e 94 dd 07 	call	0xfba	; 0xfba <TWI_Repeated_start>
	delay();// To read
    3cc0:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	Temperature_RAW[1] = TWI_ReadByteWithNACK();
    3cc4:	0e 94 83 08 	call	0x1106	; 0x1106 <TWI_ReadByteWithNACK>
    3cc8:	8d 8b       	std	Y+21, r24	; 0x15
	delay();
    3cca:	0e 94 0e 24 	call	0x481c	; 0x481c <delay>
	TWI_Stop();
    3cce:	0e 94 4e 08 	call	0x109c	; 0x109c <TWI_Stop>
	// stop the I2C communication with BMP180

	data |= ((uint32_t) Temperature_RAW[0] << 8);
    3cd2:	8c 89       	ldd	r24, Y+20	; 0x14
    3cd4:	88 2f       	mov	r24, r24
    3cd6:	90 e0       	ldi	r25, 0x00	; 0
    3cd8:	a0 e0       	ldi	r26, 0x00	; 0
    3cda:	b0 e0       	ldi	r27, 0x00	; 0
    3cdc:	22 27       	eor	r18, r18
    3cde:	38 2f       	mov	r19, r24
    3ce0:	49 2f       	mov	r20, r25
    3ce2:	5a 2f       	mov	r21, r26
    3ce4:	88 89       	ldd	r24, Y+16	; 0x10
    3ce6:	99 89       	ldd	r25, Y+17	; 0x11
    3ce8:	aa 89       	ldd	r26, Y+18	; 0x12
    3cea:	bb 89       	ldd	r27, Y+19	; 0x13
    3cec:	82 2b       	or	r24, r18
    3cee:	93 2b       	or	r25, r19
    3cf0:	a4 2b       	or	r26, r20
    3cf2:	b5 2b       	or	r27, r21
    3cf4:	88 8b       	std	Y+16, r24	; 0x10
    3cf6:	99 8b       	std	Y+17, r25	; 0x11
    3cf8:	aa 8b       	std	Y+18, r26	; 0x12
    3cfa:	bb 8b       	std	Y+19, r27	; 0x13
	data |= (uint32_t) Temperature_RAW[1];
    3cfc:	8d 89       	ldd	r24, Y+21	; 0x15
    3cfe:	28 2f       	mov	r18, r24
    3d00:	30 e0       	ldi	r19, 0x00	; 0
    3d02:	40 e0       	ldi	r20, 0x00	; 0
    3d04:	50 e0       	ldi	r21, 0x00	; 0
    3d06:	88 89       	ldd	r24, Y+16	; 0x10
    3d08:	99 89       	ldd	r25, Y+17	; 0x11
    3d0a:	aa 89       	ldd	r26, Y+18	; 0x12
    3d0c:	bb 89       	ldd	r27, Y+19	; 0x13
    3d0e:	82 2b       	or	r24, r18
    3d10:	93 2b       	or	r25, r19
    3d12:	a4 2b       	or	r26, r20
    3d14:	b5 2b       	or	r27, r21
    3d16:	88 8b       	std	Y+16, r24	; 0x10
    3d18:	99 8b       	std	Y+17, r25	; 0x11
    3d1a:	aa 8b       	std	Y+18, r26	; 0x12
    3d1c:	bb 8b       	std	Y+19, r27	; 0x13
	return data;
    3d1e:	88 89       	ldd	r24, Y+16	; 0x10
    3d20:	99 89       	ldd	r25, Y+17	; 0x11
    3d22:	aa 89       	ldd	r26, Y+18	; 0x12
    3d24:	bb 89       	ldd	r27, Y+19	; 0x13
}
    3d26:	bc 01       	movw	r22, r24
    3d28:	cd 01       	movw	r24, r26
    3d2a:	65 96       	adiw	r28, 0x15	; 21
    3d2c:	0f b6       	in	r0, 0x3f	; 63
    3d2e:	f8 94       	cli
    3d30:	de bf       	out	0x3e, r29	; 62
    3d32:	0f be       	out	0x3f, r0	; 63
    3d34:	cd bf       	out	0x3d, r28	; 61
    3d36:	cf 91       	pop	r28
    3d38:	df 91       	pop	r29
    3d3a:	08 95       	ret

00003d3c <BMP180_calculateTemperature>:

sint32 BMP180_calculateTemperature(void) {
    3d3c:	ef 92       	push	r14
    3d3e:	ff 92       	push	r15
    3d40:	0f 93       	push	r16
    3d42:	1f 93       	push	r17
    3d44:	df 93       	push	r29
    3d46:	cf 93       	push	r28
    3d48:	00 d0       	rcall	.+0      	; 0x3d4a <BMP180_calculateTemperature+0xe>
    3d4a:	00 d0       	rcall	.+0      	; 0x3d4c <BMP180_calculateTemperature+0x10>
    3d4c:	cd b7       	in	r28, 0x3d	; 61
    3d4e:	de b7       	in	r29, 0x3e	; 62

	float32 temperature = 0;
    3d50:	80 e0       	ldi	r24, 0x00	; 0
    3d52:	90 e0       	ldi	r25, 0x00	; 0
    3d54:	a0 e0       	ldi	r26, 0x00	; 0
    3d56:	b0 e0       	ldi	r27, 0x00	; 0
    3d58:	89 83       	std	Y+1, r24	; 0x01
    3d5a:	9a 83       	std	Y+2, r25	; 0x02
    3d5c:	ab 83       	std	Y+3, r26	; 0x03
    3d5e:	bc 83       	std	Y+4, r27	; 0x04

	UT = Get_UT();
    3d60:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <Get_UT>
    3d64:	dc 01       	movw	r26, r24
    3d66:	cb 01       	movw	r24, r22
    3d68:	80 93 b6 01 	sts	0x01B6, r24
    3d6c:	90 93 b7 01 	sts	0x01B7, r25
    3d70:	a0 93 b8 01 	sts	0x01B8, r26
    3d74:	b0 93 b9 01 	sts	0x01B9, r27

	X1 = ((UT - AC6) * (AC5 / (pow(2, 15))));
    3d78:	20 91 b6 01 	lds	r18, 0x01B6
    3d7c:	30 91 b7 01 	lds	r19, 0x01B7
    3d80:	40 91 b8 01 	lds	r20, 0x01B8
    3d84:	50 91 b9 01 	lds	r21, 0x01B9
    3d88:	80 91 a8 01 	lds	r24, 0x01A8
    3d8c:	90 91 a9 01 	lds	r25, 0x01A9
    3d90:	cc 01       	movw	r24, r24
    3d92:	a0 e0       	ldi	r26, 0x00	; 0
    3d94:	b0 e0       	ldi	r27, 0x00	; 0
    3d96:	79 01       	movw	r14, r18
    3d98:	8a 01       	movw	r16, r20
    3d9a:	e8 1a       	sub	r14, r24
    3d9c:	f9 0a       	sbc	r15, r25
    3d9e:	0a 0b       	sbc	r16, r26
    3da0:	1b 0b       	sbc	r17, r27
    3da2:	d8 01       	movw	r26, r16
    3da4:	c7 01       	movw	r24, r14
    3da6:	bc 01       	movw	r22, r24
    3da8:	cd 01       	movw	r24, r26
    3daa:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    3dae:	7b 01       	movw	r14, r22
    3db0:	8c 01       	movw	r16, r24
    3db2:	80 91 a6 01 	lds	r24, 0x01A6
    3db6:	90 91 a7 01 	lds	r25, 0x01A7
    3dba:	cc 01       	movw	r24, r24
    3dbc:	a0 e0       	ldi	r26, 0x00	; 0
    3dbe:	b0 e0       	ldi	r27, 0x00	; 0
    3dc0:	bc 01       	movw	r22, r24
    3dc2:	cd 01       	movw	r24, r26
    3dc4:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    3dc8:	dc 01       	movw	r26, r24
    3dca:	cb 01       	movw	r24, r22
    3dcc:	bc 01       	movw	r22, r24
    3dce:	cd 01       	movw	r24, r26
    3dd0:	20 e0       	ldi	r18, 0x00	; 0
    3dd2:	30 e0       	ldi	r19, 0x00	; 0
    3dd4:	40 e0       	ldi	r20, 0x00	; 0
    3dd6:	57 e4       	ldi	r21, 0x47	; 71
    3dd8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3ddc:	dc 01       	movw	r26, r24
    3dde:	cb 01       	movw	r24, r22
    3de0:	9c 01       	movw	r18, r24
    3de2:	ad 01       	movw	r20, r26
    3de4:	c8 01       	movw	r24, r16
    3de6:	b7 01       	movw	r22, r14
    3de8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3dec:	dc 01       	movw	r26, r24
    3dee:	cb 01       	movw	r24, r22
    3df0:	bc 01       	movw	r22, r24
    3df2:	cd 01       	movw	r24, r26
    3df4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    3df8:	dc 01       	movw	r26, r24
    3dfa:	cb 01       	movw	r24, r22
    3dfc:	80 93 aa 01 	sts	0x01AA, r24
    3e00:	90 93 ab 01 	sts	0x01AB, r25
    3e04:	a0 93 ac 01 	sts	0x01AC, r26
    3e08:	b0 93 ad 01 	sts	0x01AD, r27
	X2 = (MC * (pow(2, 11))) / (X1 + MD);
    3e0c:	80 91 a0 01 	lds	r24, 0x01A0
    3e10:	90 91 a1 01 	lds	r25, 0x01A1
    3e14:	aa 27       	eor	r26, r26
    3e16:	97 fd       	sbrc	r25, 7
    3e18:	a0 95       	com	r26
    3e1a:	ba 2f       	mov	r27, r26
    3e1c:	bc 01       	movw	r22, r24
    3e1e:	cd 01       	movw	r24, r26
    3e20:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    3e24:	dc 01       	movw	r26, r24
    3e26:	cb 01       	movw	r24, r22
    3e28:	bc 01       	movw	r22, r24
    3e2a:	cd 01       	movw	r24, r26
    3e2c:	20 e0       	ldi	r18, 0x00	; 0
    3e2e:	30 e0       	ldi	r19, 0x00	; 0
    3e30:	40 e0       	ldi	r20, 0x00	; 0
    3e32:	55 e4       	ldi	r21, 0x45	; 69
    3e34:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e38:	dc 01       	movw	r26, r24
    3e3a:	cb 01       	movw	r24, r22
    3e3c:	7c 01       	movw	r14, r24
    3e3e:	8d 01       	movw	r16, r26
    3e40:	80 91 a2 01 	lds	r24, 0x01A2
    3e44:	90 91 a3 01 	lds	r25, 0x01A3
    3e48:	9c 01       	movw	r18, r24
    3e4a:	44 27       	eor	r20, r20
    3e4c:	37 fd       	sbrc	r19, 7
    3e4e:	40 95       	com	r20
    3e50:	54 2f       	mov	r21, r20
    3e52:	80 91 aa 01 	lds	r24, 0x01AA
    3e56:	90 91 ab 01 	lds	r25, 0x01AB
    3e5a:	a0 91 ac 01 	lds	r26, 0x01AC
    3e5e:	b0 91 ad 01 	lds	r27, 0x01AD
    3e62:	82 0f       	add	r24, r18
    3e64:	93 1f       	adc	r25, r19
    3e66:	a4 1f       	adc	r26, r20
    3e68:	b5 1f       	adc	r27, r21
    3e6a:	bc 01       	movw	r22, r24
    3e6c:	cd 01       	movw	r24, r26
    3e6e:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    3e72:	9b 01       	movw	r18, r22
    3e74:	ac 01       	movw	r20, r24
    3e76:	c8 01       	movw	r24, r16
    3e78:	b7 01       	movw	r22, r14
    3e7a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3e7e:	dc 01       	movw	r26, r24
    3e80:	cb 01       	movw	r24, r22
    3e82:	bc 01       	movw	r22, r24
    3e84:	cd 01       	movw	r24, r26
    3e86:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    3e8a:	dc 01       	movw	r26, r24
    3e8c:	cb 01       	movw	r24, r22
    3e8e:	80 93 ae 01 	sts	0x01AE, r24
    3e92:	90 93 af 01 	sts	0x01AF, r25
    3e96:	a0 93 b0 01 	sts	0x01B0, r26
    3e9a:	b0 93 b1 01 	sts	0x01B1, r27
       	B5 = X1 + X2;
    3e9e:	20 91 aa 01 	lds	r18, 0x01AA
    3ea2:	30 91 ab 01 	lds	r19, 0x01AB
    3ea6:	40 91 ac 01 	lds	r20, 0x01AC
    3eaa:	50 91 ad 01 	lds	r21, 0x01AD
    3eae:	80 91 ae 01 	lds	r24, 0x01AE
    3eb2:	90 91 af 01 	lds	r25, 0x01AF
    3eb6:	a0 91 b0 01 	lds	r26, 0x01B0
    3eba:	b0 91 b1 01 	lds	r27, 0x01B1
    3ebe:	82 0f       	add	r24, r18
    3ec0:	93 1f       	adc	r25, r19
    3ec2:	a4 1f       	adc	r26, r20
    3ec4:	b5 1f       	adc	r27, r21
    3ec6:	80 93 b2 01 	sts	0x01B2, r24
    3eca:	90 93 b3 01 	sts	0x01B3, r25
    3ece:	a0 93 b4 01 	sts	0x01B4, r26
    3ed2:	b0 93 b5 01 	sts	0x01B5, r27
	temperature = (B5 + 8) / (pow(2, 4));
    3ed6:	80 91 b2 01 	lds	r24, 0x01B2
    3eda:	90 91 b3 01 	lds	r25, 0x01B3
    3ede:	a0 91 b4 01 	lds	r26, 0x01B4
    3ee2:	b0 91 b5 01 	lds	r27, 0x01B5
    3ee6:	08 96       	adiw	r24, 0x08	; 8
    3ee8:	a1 1d       	adc	r26, r1
    3eea:	b1 1d       	adc	r27, r1
    3eec:	bc 01       	movw	r22, r24
    3eee:	cd 01       	movw	r24, r26
    3ef0:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    3ef4:	dc 01       	movw	r26, r24
    3ef6:	cb 01       	movw	r24, r22
    3ef8:	bc 01       	movw	r22, r24
    3efa:	cd 01       	movw	r24, r26
    3efc:	20 e0       	ldi	r18, 0x00	; 0
    3efe:	30 e0       	ldi	r19, 0x00	; 0
    3f00:	40 e8       	ldi	r20, 0x80	; 128
    3f02:	51 e4       	ldi	r21, 0x41	; 65
    3f04:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3f08:	dc 01       	movw	r26, r24
    3f0a:	cb 01       	movw	r24, r22
    3f0c:	89 83       	std	Y+1, r24	; 0x01
    3f0e:	9a 83       	std	Y+2, r25	; 0x02
    3f10:	ab 83       	std	Y+3, r26	; 0x03
    3f12:	bc 83       	std	Y+4, r27	; 0x04
	return temperature / 10.0;
    3f14:	69 81       	ldd	r22, Y+1	; 0x01
    3f16:	7a 81       	ldd	r23, Y+2	; 0x02
    3f18:	8b 81       	ldd	r24, Y+3	; 0x03
    3f1a:	9c 81       	ldd	r25, Y+4	; 0x04
    3f1c:	20 e0       	ldi	r18, 0x00	; 0
    3f1e:	30 e0       	ldi	r19, 0x00	; 0
    3f20:	40 e2       	ldi	r20, 0x20	; 32
    3f22:	51 e4       	ldi	r21, 0x41	; 65
    3f24:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3f28:	dc 01       	movw	r26, r24
    3f2a:	cb 01       	movw	r24, r22
    3f2c:	bc 01       	movw	r22, r24
    3f2e:	cd 01       	movw	r24, r26
    3f30:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    3f34:	dc 01       	movw	r26, r24
    3f36:	cb 01       	movw	r24, r22
}
    3f38:	bc 01       	movw	r22, r24
    3f3a:	cd 01       	movw	r24, r26
    3f3c:	0f 90       	pop	r0
    3f3e:	0f 90       	pop	r0
    3f40:	0f 90       	pop	r0
    3f42:	0f 90       	pop	r0
    3f44:	cf 91       	pop	r28
    3f46:	df 91       	pop	r29
    3f48:	1f 91       	pop	r17
    3f4a:	0f 91       	pop	r16
    3f4c:	ff 90       	pop	r15
    3f4e:	ef 90       	pop	r14
    3f50:	08 95       	ret

00003f52 <BMP180_calculatePressure>:

sint32 BMP180_calculatePressure(void) {
    3f52:	ef 92       	push	r14
    3f54:	ff 92       	push	r15
    3f56:	0f 93       	push	r16
    3f58:	1f 93       	push	r17
    3f5a:	df 93       	push	r29
    3f5c:	cf 93       	push	r28
    3f5e:	cd b7       	in	r28, 0x3d	; 61
    3f60:	de b7       	in	r29, 0x3e	; 62
	UP = Get_UP();
    3f62:	0e 94 70 1c 	call	0x38e0	; 0x38e0 <Get_UP>
    3f66:	dc 01       	movw	r26, r24
    3f68:	cb 01       	movw	r24, r22
    3f6a:	80 93 ca 01 	sts	0x01CA, r24
    3f6e:	90 93 cb 01 	sts	0x01CB, r25
    3f72:	a0 93 cc 01 	sts	0x01CC, r26
    3f76:	b0 93 cd 01 	sts	0x01CD, r27

	X1 = ((UT - AC6) * (AC5 / (pow(2, 15))));
    3f7a:	20 91 b6 01 	lds	r18, 0x01B6
    3f7e:	30 91 b7 01 	lds	r19, 0x01B7
    3f82:	40 91 b8 01 	lds	r20, 0x01B8
    3f86:	50 91 b9 01 	lds	r21, 0x01B9
    3f8a:	80 91 a8 01 	lds	r24, 0x01A8
    3f8e:	90 91 a9 01 	lds	r25, 0x01A9
    3f92:	cc 01       	movw	r24, r24
    3f94:	a0 e0       	ldi	r26, 0x00	; 0
    3f96:	b0 e0       	ldi	r27, 0x00	; 0
    3f98:	79 01       	movw	r14, r18
    3f9a:	8a 01       	movw	r16, r20
    3f9c:	e8 1a       	sub	r14, r24
    3f9e:	f9 0a       	sbc	r15, r25
    3fa0:	0a 0b       	sbc	r16, r26
    3fa2:	1b 0b       	sbc	r17, r27
    3fa4:	d8 01       	movw	r26, r16
    3fa6:	c7 01       	movw	r24, r14
    3fa8:	bc 01       	movw	r22, r24
    3faa:	cd 01       	movw	r24, r26
    3fac:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    3fb0:	7b 01       	movw	r14, r22
    3fb2:	8c 01       	movw	r16, r24
    3fb4:	80 91 a6 01 	lds	r24, 0x01A6
    3fb8:	90 91 a7 01 	lds	r25, 0x01A7
    3fbc:	cc 01       	movw	r24, r24
    3fbe:	a0 e0       	ldi	r26, 0x00	; 0
    3fc0:	b0 e0       	ldi	r27, 0x00	; 0
    3fc2:	bc 01       	movw	r22, r24
    3fc4:	cd 01       	movw	r24, r26
    3fc6:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    3fca:	dc 01       	movw	r26, r24
    3fcc:	cb 01       	movw	r24, r22
    3fce:	bc 01       	movw	r22, r24
    3fd0:	cd 01       	movw	r24, r26
    3fd2:	20 e0       	ldi	r18, 0x00	; 0
    3fd4:	30 e0       	ldi	r19, 0x00	; 0
    3fd6:	40 e0       	ldi	r20, 0x00	; 0
    3fd8:	57 e4       	ldi	r21, 0x47	; 71
    3fda:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3fde:	dc 01       	movw	r26, r24
    3fe0:	cb 01       	movw	r24, r22
    3fe2:	9c 01       	movw	r18, r24
    3fe4:	ad 01       	movw	r20, r26
    3fe6:	c8 01       	movw	r24, r16
    3fe8:	b7 01       	movw	r22, r14
    3fea:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3fee:	dc 01       	movw	r26, r24
    3ff0:	cb 01       	movw	r24, r22
    3ff2:	bc 01       	movw	r22, r24
    3ff4:	cd 01       	movw	r24, r26
    3ff6:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    3ffa:	dc 01       	movw	r26, r24
    3ffc:	cb 01       	movw	r24, r22
    3ffe:	80 93 aa 01 	sts	0x01AA, r24
    4002:	90 93 ab 01 	sts	0x01AB, r25
    4006:	a0 93 ac 01 	sts	0x01AC, r26
    400a:	b0 93 ad 01 	sts	0x01AD, r27
	X2 = (MC * (pow(2, 11))) / (X1 + MD);
    400e:	80 91 a0 01 	lds	r24, 0x01A0
    4012:	90 91 a1 01 	lds	r25, 0x01A1
    4016:	aa 27       	eor	r26, r26
    4018:	97 fd       	sbrc	r25, 7
    401a:	a0 95       	com	r26
    401c:	ba 2f       	mov	r27, r26
    401e:	bc 01       	movw	r22, r24
    4020:	cd 01       	movw	r24, r26
    4022:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    4026:	dc 01       	movw	r26, r24
    4028:	cb 01       	movw	r24, r22
    402a:	bc 01       	movw	r22, r24
    402c:	cd 01       	movw	r24, r26
    402e:	20 e0       	ldi	r18, 0x00	; 0
    4030:	30 e0       	ldi	r19, 0x00	; 0
    4032:	40 e0       	ldi	r20, 0x00	; 0
    4034:	55 e4       	ldi	r21, 0x45	; 69
    4036:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    403a:	dc 01       	movw	r26, r24
    403c:	cb 01       	movw	r24, r22
    403e:	7c 01       	movw	r14, r24
    4040:	8d 01       	movw	r16, r26
    4042:	80 91 a2 01 	lds	r24, 0x01A2
    4046:	90 91 a3 01 	lds	r25, 0x01A3
    404a:	9c 01       	movw	r18, r24
    404c:	44 27       	eor	r20, r20
    404e:	37 fd       	sbrc	r19, 7
    4050:	40 95       	com	r20
    4052:	54 2f       	mov	r21, r20
    4054:	80 91 aa 01 	lds	r24, 0x01AA
    4058:	90 91 ab 01 	lds	r25, 0x01AB
    405c:	a0 91 ac 01 	lds	r26, 0x01AC
    4060:	b0 91 ad 01 	lds	r27, 0x01AD
    4064:	82 0f       	add	r24, r18
    4066:	93 1f       	adc	r25, r19
    4068:	a4 1f       	adc	r26, r20
    406a:	b5 1f       	adc	r27, r21
    406c:	bc 01       	movw	r22, r24
    406e:	cd 01       	movw	r24, r26
    4070:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    4074:	9b 01       	movw	r18, r22
    4076:	ac 01       	movw	r20, r24
    4078:	c8 01       	movw	r24, r16
    407a:	b7 01       	movw	r22, r14
    407c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4080:	dc 01       	movw	r26, r24
    4082:	cb 01       	movw	r24, r22
    4084:	bc 01       	movw	r22, r24
    4086:	cd 01       	movw	r24, r26
    4088:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    408c:	dc 01       	movw	r26, r24
    408e:	cb 01       	movw	r24, r22
    4090:	80 93 ae 01 	sts	0x01AE, r24
    4094:	90 93 af 01 	sts	0x01AF, r25
    4098:	a0 93 b0 01 	sts	0x01B0, r26
    409c:	b0 93 b1 01 	sts	0x01B1, r27
	B5 = X1 + X2;
    40a0:	20 91 aa 01 	lds	r18, 0x01AA
    40a4:	30 91 ab 01 	lds	r19, 0x01AB
    40a8:	40 91 ac 01 	lds	r20, 0x01AC
    40ac:	50 91 ad 01 	lds	r21, 0x01AD
    40b0:	80 91 ae 01 	lds	r24, 0x01AE
    40b4:	90 91 af 01 	lds	r25, 0x01AF
    40b8:	a0 91 b0 01 	lds	r26, 0x01B0
    40bc:	b0 91 b1 01 	lds	r27, 0x01B1
    40c0:	82 0f       	add	r24, r18
    40c2:	93 1f       	adc	r25, r19
    40c4:	a4 1f       	adc	r26, r20
    40c6:	b5 1f       	adc	r27, r21
    40c8:	80 93 b2 01 	sts	0x01B2, r24
    40cc:	90 93 b3 01 	sts	0x01B3, r25
    40d0:	a0 93 b4 01 	sts	0x01B4, r26
    40d4:	b0 93 b5 01 	sts	0x01B5, r27
	B6 = B5 - 4000;
    40d8:	80 91 b2 01 	lds	r24, 0x01B2
    40dc:	90 91 b3 01 	lds	r25, 0x01B3
    40e0:	a0 91 b4 01 	lds	r26, 0x01B4
    40e4:	b0 91 b5 01 	lds	r27, 0x01B5
    40e8:	80 5a       	subi	r24, 0xA0	; 160
    40ea:	9f 40       	sbci	r25, 0x0F	; 15
    40ec:	a0 40       	sbci	r26, 0x00	; 0
    40ee:	b0 40       	sbci	r27, 0x00	; 0
    40f0:	80 93 c2 01 	sts	0x01C2, r24
    40f4:	90 93 c3 01 	sts	0x01C3, r25
    40f8:	a0 93 c4 01 	sts	0x01C4, r26
    40fc:	b0 93 c5 01 	sts	0x01C5, r27
	X1 = (B2 * (B6 * B6 / (pow(2, 12)))) / (pow(2, 11));
    4100:	80 91 9c 01 	lds	r24, 0x019C
    4104:	90 91 9d 01 	lds	r25, 0x019D
    4108:	aa 27       	eor	r26, r26
    410a:	97 fd       	sbrc	r25, 7
    410c:	a0 95       	com	r26
    410e:	ba 2f       	mov	r27, r26
    4110:	bc 01       	movw	r22, r24
    4112:	cd 01       	movw	r24, r26
    4114:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    4118:	7b 01       	movw	r14, r22
    411a:	8c 01       	movw	r16, r24
    411c:	80 91 c2 01 	lds	r24, 0x01C2
    4120:	90 91 c3 01 	lds	r25, 0x01C3
    4124:	a0 91 c4 01 	lds	r26, 0x01C4
    4128:	b0 91 c5 01 	lds	r27, 0x01C5
    412c:	20 91 c2 01 	lds	r18, 0x01C2
    4130:	30 91 c3 01 	lds	r19, 0x01C3
    4134:	40 91 c4 01 	lds	r20, 0x01C4
    4138:	50 91 c5 01 	lds	r21, 0x01C5
    413c:	bc 01       	movw	r22, r24
    413e:	cd 01       	movw	r24, r26
    4140:	0e 94 df 24 	call	0x49be	; 0x49be <__mulsi3>
    4144:	dc 01       	movw	r26, r24
    4146:	cb 01       	movw	r24, r22
    4148:	bc 01       	movw	r22, r24
    414a:	cd 01       	movw	r24, r26
    414c:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    4150:	dc 01       	movw	r26, r24
    4152:	cb 01       	movw	r24, r22
    4154:	bc 01       	movw	r22, r24
    4156:	cd 01       	movw	r24, r26
    4158:	20 e0       	ldi	r18, 0x00	; 0
    415a:	30 e0       	ldi	r19, 0x00	; 0
    415c:	40 e8       	ldi	r20, 0x80	; 128
    415e:	55 e4       	ldi	r21, 0x45	; 69
    4160:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4164:	dc 01       	movw	r26, r24
    4166:	cb 01       	movw	r24, r22
    4168:	9c 01       	movw	r18, r24
    416a:	ad 01       	movw	r20, r26
    416c:	c8 01       	movw	r24, r16
    416e:	b7 01       	movw	r22, r14
    4170:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4174:	dc 01       	movw	r26, r24
    4176:	cb 01       	movw	r24, r22
    4178:	bc 01       	movw	r22, r24
    417a:	cd 01       	movw	r24, r26
    417c:	20 e0       	ldi	r18, 0x00	; 0
    417e:	30 e0       	ldi	r19, 0x00	; 0
    4180:	40 e0       	ldi	r20, 0x00	; 0
    4182:	55 e4       	ldi	r21, 0x45	; 69
    4184:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4188:	dc 01       	movw	r26, r24
    418a:	cb 01       	movw	r24, r22
    418c:	bc 01       	movw	r22, r24
    418e:	cd 01       	movw	r24, r26
    4190:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    4194:	dc 01       	movw	r26, r24
    4196:	cb 01       	movw	r24, r22
    4198:	80 93 aa 01 	sts	0x01AA, r24
    419c:	90 93 ab 01 	sts	0x01AB, r25
    41a0:	a0 93 ac 01 	sts	0x01AC, r26
    41a4:	b0 93 ad 01 	sts	0x01AD, r27
	X2 = AC2 * B6 / (pow(2, 11));
    41a8:	80 91 96 01 	lds	r24, 0x0196
    41ac:	90 91 97 01 	lds	r25, 0x0197
    41b0:	aa 27       	eor	r26, r26
    41b2:	97 fd       	sbrc	r25, 7
    41b4:	a0 95       	com	r26
    41b6:	ba 2f       	mov	r27, r26
    41b8:	20 91 c2 01 	lds	r18, 0x01C2
    41bc:	30 91 c3 01 	lds	r19, 0x01C3
    41c0:	40 91 c4 01 	lds	r20, 0x01C4
    41c4:	50 91 c5 01 	lds	r21, 0x01C5
    41c8:	bc 01       	movw	r22, r24
    41ca:	cd 01       	movw	r24, r26
    41cc:	0e 94 df 24 	call	0x49be	; 0x49be <__mulsi3>
    41d0:	dc 01       	movw	r26, r24
    41d2:	cb 01       	movw	r24, r22
    41d4:	bc 01       	movw	r22, r24
    41d6:	cd 01       	movw	r24, r26
    41d8:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    41dc:	dc 01       	movw	r26, r24
    41de:	cb 01       	movw	r24, r22
    41e0:	bc 01       	movw	r22, r24
    41e2:	cd 01       	movw	r24, r26
    41e4:	20 e0       	ldi	r18, 0x00	; 0
    41e6:	30 e0       	ldi	r19, 0x00	; 0
    41e8:	40 e0       	ldi	r20, 0x00	; 0
    41ea:	55 e4       	ldi	r21, 0x45	; 69
    41ec:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    41f0:	dc 01       	movw	r26, r24
    41f2:	cb 01       	movw	r24, r22
    41f4:	bc 01       	movw	r22, r24
    41f6:	cd 01       	movw	r24, r26
    41f8:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    41fc:	dc 01       	movw	r26, r24
    41fe:	cb 01       	movw	r24, r22
    4200:	80 93 ae 01 	sts	0x01AE, r24
    4204:	90 93 af 01 	sts	0x01AF, r25
    4208:	a0 93 b0 01 	sts	0x01B0, r26
    420c:	b0 93 b1 01 	sts	0x01B1, r27
	X3 = X1 + X2;
    4210:	20 91 aa 01 	lds	r18, 0x01AA
    4214:	30 91 ab 01 	lds	r19, 0x01AB
    4218:	40 91 ac 01 	lds	r20, 0x01AC
    421c:	50 91 ad 01 	lds	r21, 0x01AD
    4220:	80 91 ae 01 	lds	r24, 0x01AE
    4224:	90 91 af 01 	lds	r25, 0x01AF
    4228:	a0 91 b0 01 	lds	r26, 0x01B0
    422c:	b0 91 b1 01 	lds	r27, 0x01B1
    4230:	82 0f       	add	r24, r18
    4232:	93 1f       	adc	r25, r19
    4234:	a4 1f       	adc	r26, r20
    4236:	b5 1f       	adc	r27, r21
    4238:	80 93 ba 01 	sts	0x01BA, r24
    423c:	90 93 bb 01 	sts	0x01BB, r25
    4240:	a0 93 bc 01 	sts	0x01BC, r26
    4244:	b0 93 bd 01 	sts	0x01BD, r27
	B3 = (((AC1 * 4 + X3) << OSS) + 2) / 4;
    4248:	80 91 94 01 	lds	r24, 0x0194
    424c:	90 91 95 01 	lds	r25, 0x0195
    4250:	88 0f       	add	r24, r24
    4252:	99 1f       	adc	r25, r25
    4254:	88 0f       	add	r24, r24
    4256:	99 1f       	adc	r25, r25
    4258:	9c 01       	movw	r18, r24
    425a:	44 27       	eor	r20, r20
    425c:	37 fd       	sbrc	r19, 7
    425e:	40 95       	com	r20
    4260:	54 2f       	mov	r21, r20
    4262:	80 91 ba 01 	lds	r24, 0x01BA
    4266:	90 91 bb 01 	lds	r25, 0x01BB
    426a:	a0 91 bc 01 	lds	r26, 0x01BC
    426e:	b0 91 bd 01 	lds	r27, 0x01BD
    4272:	82 0f       	add	r24, r18
    4274:	93 1f       	adc	r25, r19
    4276:	a4 1f       	adc	r26, r20
    4278:	b5 1f       	adc	r27, r21
    427a:	02 96       	adiw	r24, 0x02	; 2
    427c:	a1 1d       	adc	r26, r1
    427e:	b1 1d       	adc	r27, r1
    4280:	24 e0       	ldi	r18, 0x04	; 4
    4282:	30 e0       	ldi	r19, 0x00	; 0
    4284:	40 e0       	ldi	r20, 0x00	; 0
    4286:	50 e0       	ldi	r21, 0x00	; 0
    4288:	bc 01       	movw	r22, r24
    428a:	cd 01       	movw	r24, r26
    428c:	0e 94 20 25 	call	0x4a40	; 0x4a40 <__divmodsi4>
    4290:	da 01       	movw	r26, r20
    4292:	c9 01       	movw	r24, r18
    4294:	80 93 be 01 	sts	0x01BE, r24
    4298:	90 93 bf 01 	sts	0x01BF, r25
    429c:	a0 93 c0 01 	sts	0x01C0, r26
    42a0:	b0 93 c1 01 	sts	0x01C1, r27
	X1 = AC3 * B6 / (pow(2, 13));
    42a4:	80 91 98 01 	lds	r24, 0x0198
    42a8:	90 91 99 01 	lds	r25, 0x0199
    42ac:	aa 27       	eor	r26, r26
    42ae:	97 fd       	sbrc	r25, 7
    42b0:	a0 95       	com	r26
    42b2:	ba 2f       	mov	r27, r26
    42b4:	20 91 c2 01 	lds	r18, 0x01C2
    42b8:	30 91 c3 01 	lds	r19, 0x01C3
    42bc:	40 91 c4 01 	lds	r20, 0x01C4
    42c0:	50 91 c5 01 	lds	r21, 0x01C5
    42c4:	bc 01       	movw	r22, r24
    42c6:	cd 01       	movw	r24, r26
    42c8:	0e 94 df 24 	call	0x49be	; 0x49be <__mulsi3>
    42cc:	dc 01       	movw	r26, r24
    42ce:	cb 01       	movw	r24, r22
    42d0:	bc 01       	movw	r22, r24
    42d2:	cd 01       	movw	r24, r26
    42d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    42d8:	dc 01       	movw	r26, r24
    42da:	cb 01       	movw	r24, r22
    42dc:	bc 01       	movw	r22, r24
    42de:	cd 01       	movw	r24, r26
    42e0:	20 e0       	ldi	r18, 0x00	; 0
    42e2:	30 e0       	ldi	r19, 0x00	; 0
    42e4:	40 e0       	ldi	r20, 0x00	; 0
    42e6:	56 e4       	ldi	r21, 0x46	; 70
    42e8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    42ec:	dc 01       	movw	r26, r24
    42ee:	cb 01       	movw	r24, r22
    42f0:	bc 01       	movw	r22, r24
    42f2:	cd 01       	movw	r24, r26
    42f4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    42f8:	dc 01       	movw	r26, r24
    42fa:	cb 01       	movw	r24, r22
    42fc:	80 93 aa 01 	sts	0x01AA, r24
    4300:	90 93 ab 01 	sts	0x01AB, r25
    4304:	a0 93 ac 01 	sts	0x01AC, r26
    4308:	b0 93 ad 01 	sts	0x01AD, r27
	X2 = (B1 * (B6 * B6 / (pow(2, 12)))) / (pow(2, 16));
    430c:	80 91 9a 01 	lds	r24, 0x019A
    4310:	90 91 9b 01 	lds	r25, 0x019B
    4314:	aa 27       	eor	r26, r26
    4316:	97 fd       	sbrc	r25, 7
    4318:	a0 95       	com	r26
    431a:	ba 2f       	mov	r27, r26
    431c:	bc 01       	movw	r22, r24
    431e:	cd 01       	movw	r24, r26
    4320:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    4324:	7b 01       	movw	r14, r22
    4326:	8c 01       	movw	r16, r24
    4328:	80 91 c2 01 	lds	r24, 0x01C2
    432c:	90 91 c3 01 	lds	r25, 0x01C3
    4330:	a0 91 c4 01 	lds	r26, 0x01C4
    4334:	b0 91 c5 01 	lds	r27, 0x01C5
    4338:	20 91 c2 01 	lds	r18, 0x01C2
    433c:	30 91 c3 01 	lds	r19, 0x01C3
    4340:	40 91 c4 01 	lds	r20, 0x01C4
    4344:	50 91 c5 01 	lds	r21, 0x01C5
    4348:	bc 01       	movw	r22, r24
    434a:	cd 01       	movw	r24, r26
    434c:	0e 94 df 24 	call	0x49be	; 0x49be <__mulsi3>
    4350:	dc 01       	movw	r26, r24
    4352:	cb 01       	movw	r24, r22
    4354:	bc 01       	movw	r22, r24
    4356:	cd 01       	movw	r24, r26
    4358:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    435c:	dc 01       	movw	r26, r24
    435e:	cb 01       	movw	r24, r22
    4360:	bc 01       	movw	r22, r24
    4362:	cd 01       	movw	r24, r26
    4364:	20 e0       	ldi	r18, 0x00	; 0
    4366:	30 e0       	ldi	r19, 0x00	; 0
    4368:	40 e8       	ldi	r20, 0x80	; 128
    436a:	55 e4       	ldi	r21, 0x45	; 69
    436c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4370:	dc 01       	movw	r26, r24
    4372:	cb 01       	movw	r24, r22
    4374:	9c 01       	movw	r18, r24
    4376:	ad 01       	movw	r20, r26
    4378:	c8 01       	movw	r24, r16
    437a:	b7 01       	movw	r22, r14
    437c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4380:	dc 01       	movw	r26, r24
    4382:	cb 01       	movw	r24, r22
    4384:	bc 01       	movw	r22, r24
    4386:	cd 01       	movw	r24, r26
    4388:	20 e0       	ldi	r18, 0x00	; 0
    438a:	30 e0       	ldi	r19, 0x00	; 0
    438c:	40 e8       	ldi	r20, 0x80	; 128
    438e:	57 e4       	ldi	r21, 0x47	; 71
    4390:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4394:	dc 01       	movw	r26, r24
    4396:	cb 01       	movw	r24, r22
    4398:	bc 01       	movw	r22, r24
    439a:	cd 01       	movw	r24, r26
    439c:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    43a0:	dc 01       	movw	r26, r24
    43a2:	cb 01       	movw	r24, r22
    43a4:	80 93 ae 01 	sts	0x01AE, r24
    43a8:	90 93 af 01 	sts	0x01AF, r25
    43ac:	a0 93 b0 01 	sts	0x01B0, r26
    43b0:	b0 93 b1 01 	sts	0x01B1, r27
	X3 = ((X1 + X2) + 2) / (pow(2, 2));
    43b4:	20 91 aa 01 	lds	r18, 0x01AA
    43b8:	30 91 ab 01 	lds	r19, 0x01AB
    43bc:	40 91 ac 01 	lds	r20, 0x01AC
    43c0:	50 91 ad 01 	lds	r21, 0x01AD
    43c4:	80 91 ae 01 	lds	r24, 0x01AE
    43c8:	90 91 af 01 	lds	r25, 0x01AF
    43cc:	a0 91 b0 01 	lds	r26, 0x01B0
    43d0:	b0 91 b1 01 	lds	r27, 0x01B1
    43d4:	82 0f       	add	r24, r18
    43d6:	93 1f       	adc	r25, r19
    43d8:	a4 1f       	adc	r26, r20
    43da:	b5 1f       	adc	r27, r21
    43dc:	02 96       	adiw	r24, 0x02	; 2
    43de:	a1 1d       	adc	r26, r1
    43e0:	b1 1d       	adc	r27, r1
    43e2:	bc 01       	movw	r22, r24
    43e4:	cd 01       	movw	r24, r26
    43e6:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    43ea:	dc 01       	movw	r26, r24
    43ec:	cb 01       	movw	r24, r22
    43ee:	bc 01       	movw	r22, r24
    43f0:	cd 01       	movw	r24, r26
    43f2:	20 e0       	ldi	r18, 0x00	; 0
    43f4:	30 e0       	ldi	r19, 0x00	; 0
    43f6:	40 e8       	ldi	r20, 0x80	; 128
    43f8:	50 e4       	ldi	r21, 0x40	; 64
    43fa:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    43fe:	dc 01       	movw	r26, r24
    4400:	cb 01       	movw	r24, r22
    4402:	bc 01       	movw	r22, r24
    4404:	cd 01       	movw	r24, r26
    4406:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    440a:	dc 01       	movw	r26, r24
    440c:	cb 01       	movw	r24, r22
    440e:	80 93 ba 01 	sts	0x01BA, r24
    4412:	90 93 bb 01 	sts	0x01BB, r25
    4416:	a0 93 bc 01 	sts	0x01BC, r26
    441a:	b0 93 bd 01 	sts	0x01BD, r27
	B4 = (AC4 * (uint32) (X3 + 32768)) / (pow(2, 15));
    441e:	80 91 a4 01 	lds	r24, 0x01A4
    4422:	90 91 a5 01 	lds	r25, 0x01A5
    4426:	7c 01       	movw	r14, r24
    4428:	00 e0       	ldi	r16, 0x00	; 0
    442a:	10 e0       	ldi	r17, 0x00	; 0
    442c:	80 91 ba 01 	lds	r24, 0x01BA
    4430:	90 91 bb 01 	lds	r25, 0x01BB
    4434:	a0 91 bc 01 	lds	r26, 0x01BC
    4438:	b0 91 bd 01 	lds	r27, 0x01BD
    443c:	80 50       	subi	r24, 0x00	; 0
    443e:	90 48       	sbci	r25, 0x80	; 128
    4440:	af 4f       	sbci	r26, 0xFF	; 255
    4442:	bf 4f       	sbci	r27, 0xFF	; 255
    4444:	9c 01       	movw	r18, r24
    4446:	ad 01       	movw	r20, r26
    4448:	c8 01       	movw	r24, r16
    444a:	b7 01       	movw	r22, r14
    444c:	0e 94 df 24 	call	0x49be	; 0x49be <__mulsi3>
    4450:	dc 01       	movw	r26, r24
    4452:	cb 01       	movw	r24, r22
    4454:	bc 01       	movw	r22, r24
    4456:	cd 01       	movw	r24, r26
    4458:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    445c:	dc 01       	movw	r26, r24
    445e:	cb 01       	movw	r24, r22
    4460:	bc 01       	movw	r22, r24
    4462:	cd 01       	movw	r24, r26
    4464:	20 e0       	ldi	r18, 0x00	; 0
    4466:	30 e0       	ldi	r19, 0x00	; 0
    4468:	40 e0       	ldi	r20, 0x00	; 0
    446a:	57 e4       	ldi	r21, 0x47	; 71
    446c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4470:	dc 01       	movw	r26, r24
    4472:	cb 01       	movw	r24, r22
    4474:	bc 01       	movw	r22, r24
    4476:	cd 01       	movw	r24, r26
    4478:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    447c:	dc 01       	movw	r26, r24
    447e:	cb 01       	movw	r24, r22
    4480:	80 93 ce 01 	sts	0x01CE, r24
    4484:	90 93 cf 01 	sts	0x01CF, r25
    4488:	a0 93 d0 01 	sts	0x01D0, r26
    448c:	b0 93 d1 01 	sts	0x01D1, r27
	B7 = ((uint32) UP - B3) * (50000 >> OSS);
    4490:	80 91 ca 01 	lds	r24, 0x01CA
    4494:	90 91 cb 01 	lds	r25, 0x01CB
    4498:	a0 91 cc 01 	lds	r26, 0x01CC
    449c:	b0 91 cd 01 	lds	r27, 0x01CD
    44a0:	9c 01       	movw	r18, r24
    44a2:	ad 01       	movw	r20, r26
    44a4:	80 91 be 01 	lds	r24, 0x01BE
    44a8:	90 91 bf 01 	lds	r25, 0x01BF
    44ac:	a0 91 c0 01 	lds	r26, 0x01C0
    44b0:	b0 91 c1 01 	lds	r27, 0x01C1
    44b4:	79 01       	movw	r14, r18
    44b6:	8a 01       	movw	r16, r20
    44b8:	e8 1a       	sub	r14, r24
    44ba:	f9 0a       	sbc	r15, r25
    44bc:	0a 0b       	sbc	r16, r26
    44be:	1b 0b       	sbc	r17, r27
    44c0:	d8 01       	movw	r26, r16
    44c2:	c7 01       	movw	r24, r14
    44c4:	20 e5       	ldi	r18, 0x50	; 80
    44c6:	33 ec       	ldi	r19, 0xC3	; 195
    44c8:	40 e0       	ldi	r20, 0x00	; 0
    44ca:	50 e0       	ldi	r21, 0x00	; 0
    44cc:	bc 01       	movw	r22, r24
    44ce:	cd 01       	movw	r24, r26
    44d0:	0e 94 df 24 	call	0x49be	; 0x49be <__mulsi3>
    44d4:	dc 01       	movw	r26, r24
    44d6:	cb 01       	movw	r24, r22
    44d8:	80 93 d2 01 	sts	0x01D2, r24
    44dc:	90 93 d3 01 	sts	0x01D3, r25
    44e0:	a0 93 d4 01 	sts	0x01D4, r26
    44e4:	b0 93 d5 01 	sts	0x01D5, r27

	if (B7 < 0x80000000) {
    44e8:	80 91 d2 01 	lds	r24, 0x01D2
    44ec:	90 91 d3 01 	lds	r25, 0x01D3
    44f0:	a0 91 d4 01 	lds	r26, 0x01D4
    44f4:	b0 91 d5 01 	lds	r27, 0x01D5
    44f8:	bb 23       	and	r27, r27
    44fa:	1c f1       	brlt	.+70     	; 0x4542 <BMP180_calculatePressure+0x5f0>
		P = (B7 * 2) / B4;
    44fc:	80 91 d2 01 	lds	r24, 0x01D2
    4500:	90 91 d3 01 	lds	r25, 0x01D3
    4504:	a0 91 d4 01 	lds	r26, 0x01D4
    4508:	b0 91 d5 01 	lds	r27, 0x01D5
    450c:	88 0f       	add	r24, r24
    450e:	99 1f       	adc	r25, r25
    4510:	aa 1f       	adc	r26, r26
    4512:	bb 1f       	adc	r27, r27
    4514:	20 91 ce 01 	lds	r18, 0x01CE
    4518:	30 91 cf 01 	lds	r19, 0x01CF
    451c:	40 91 d0 01 	lds	r20, 0x01D0
    4520:	50 91 d1 01 	lds	r21, 0x01D1
    4524:	bc 01       	movw	r22, r24
    4526:	cd 01       	movw	r24, r26
    4528:	0e 94 fe 24 	call	0x49fc	; 0x49fc <__udivmodsi4>
    452c:	da 01       	movw	r26, r20
    452e:	c9 01       	movw	r24, r18
    4530:	80 93 c6 01 	sts	0x01C6, r24
    4534:	90 93 c7 01 	sts	0x01C7, r25
    4538:	a0 93 c8 01 	sts	0x01C8, r26
    453c:	b0 93 c9 01 	sts	0x01C9, r27
    4540:	22 c0       	rjmp	.+68     	; 0x4586 <BMP180_calculatePressure+0x634>
	} else {
		P = (B7 / B4) * 2;
    4542:	80 91 d2 01 	lds	r24, 0x01D2
    4546:	90 91 d3 01 	lds	r25, 0x01D3
    454a:	a0 91 d4 01 	lds	r26, 0x01D4
    454e:	b0 91 d5 01 	lds	r27, 0x01D5
    4552:	20 91 ce 01 	lds	r18, 0x01CE
    4556:	30 91 cf 01 	lds	r19, 0x01CF
    455a:	40 91 d0 01 	lds	r20, 0x01D0
    455e:	50 91 d1 01 	lds	r21, 0x01D1
    4562:	bc 01       	movw	r22, r24
    4564:	cd 01       	movw	r24, r26
    4566:	0e 94 fe 24 	call	0x49fc	; 0x49fc <__udivmodsi4>
    456a:	da 01       	movw	r26, r20
    456c:	c9 01       	movw	r24, r18
    456e:	88 0f       	add	r24, r24
    4570:	99 1f       	adc	r25, r25
    4572:	aa 1f       	adc	r26, r26
    4574:	bb 1f       	adc	r27, r27
    4576:	80 93 c6 01 	sts	0x01C6, r24
    457a:	90 93 c7 01 	sts	0x01C7, r25
    457e:	a0 93 c8 01 	sts	0x01C8, r26
    4582:	b0 93 c9 01 	sts	0x01C9, r27
	}
	X1 = (P / (pow(2, 8))) * (P / (pow(2, 8)));
    4586:	80 91 c6 01 	lds	r24, 0x01C6
    458a:	90 91 c7 01 	lds	r25, 0x01C7
    458e:	a0 91 c8 01 	lds	r26, 0x01C8
    4592:	b0 91 c9 01 	lds	r27, 0x01C9
    4596:	bc 01       	movw	r22, r24
    4598:	cd 01       	movw	r24, r26
    459a:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    459e:	dc 01       	movw	r26, r24
    45a0:	cb 01       	movw	r24, r22
    45a2:	bc 01       	movw	r22, r24
    45a4:	cd 01       	movw	r24, r26
    45a6:	20 e0       	ldi	r18, 0x00	; 0
    45a8:	30 e0       	ldi	r19, 0x00	; 0
    45aa:	40 e8       	ldi	r20, 0x80	; 128
    45ac:	53 e4       	ldi	r21, 0x43	; 67
    45ae:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    45b2:	dc 01       	movw	r26, r24
    45b4:	cb 01       	movw	r24, r22
    45b6:	7c 01       	movw	r14, r24
    45b8:	8d 01       	movw	r16, r26
    45ba:	80 91 c6 01 	lds	r24, 0x01C6
    45be:	90 91 c7 01 	lds	r25, 0x01C7
    45c2:	a0 91 c8 01 	lds	r26, 0x01C8
    45c6:	b0 91 c9 01 	lds	r27, 0x01C9
    45ca:	bc 01       	movw	r22, r24
    45cc:	cd 01       	movw	r24, r26
    45ce:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    45d2:	dc 01       	movw	r26, r24
    45d4:	cb 01       	movw	r24, r22
    45d6:	bc 01       	movw	r22, r24
    45d8:	cd 01       	movw	r24, r26
    45da:	20 e0       	ldi	r18, 0x00	; 0
    45dc:	30 e0       	ldi	r19, 0x00	; 0
    45de:	40 e8       	ldi	r20, 0x80	; 128
    45e0:	53 e4       	ldi	r21, 0x43	; 67
    45e2:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    45e6:	dc 01       	movw	r26, r24
    45e8:	cb 01       	movw	r24, r22
    45ea:	9c 01       	movw	r18, r24
    45ec:	ad 01       	movw	r20, r26
    45ee:	c8 01       	movw	r24, r16
    45f0:	b7 01       	movw	r22, r14
    45f2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    45f6:	dc 01       	movw	r26, r24
    45f8:	cb 01       	movw	r24, r22
    45fa:	bc 01       	movw	r22, r24
    45fc:	cd 01       	movw	r24, r26
    45fe:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    4602:	dc 01       	movw	r26, r24
    4604:	cb 01       	movw	r24, r22
    4606:	80 93 aa 01 	sts	0x01AA, r24
    460a:	90 93 ab 01 	sts	0x01AB, r25
    460e:	a0 93 ac 01 	sts	0x01AC, r26
    4612:	b0 93 ad 01 	sts	0x01AD, r27
	X1 = (X1 * 3038) / (pow(2, 16));
    4616:	80 91 aa 01 	lds	r24, 0x01AA
    461a:	90 91 ab 01 	lds	r25, 0x01AB
    461e:	a0 91 ac 01 	lds	r26, 0x01AC
    4622:	b0 91 ad 01 	lds	r27, 0x01AD
    4626:	2e ed       	ldi	r18, 0xDE	; 222
    4628:	3b e0       	ldi	r19, 0x0B	; 11
    462a:	40 e0       	ldi	r20, 0x00	; 0
    462c:	50 e0       	ldi	r21, 0x00	; 0
    462e:	bc 01       	movw	r22, r24
    4630:	cd 01       	movw	r24, r26
    4632:	0e 94 df 24 	call	0x49be	; 0x49be <__mulsi3>
    4636:	dc 01       	movw	r26, r24
    4638:	cb 01       	movw	r24, r22
    463a:	bc 01       	movw	r22, r24
    463c:	cd 01       	movw	r24, r26
    463e:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    4642:	dc 01       	movw	r26, r24
    4644:	cb 01       	movw	r24, r22
    4646:	bc 01       	movw	r22, r24
    4648:	cd 01       	movw	r24, r26
    464a:	20 e0       	ldi	r18, 0x00	; 0
    464c:	30 e0       	ldi	r19, 0x00	; 0
    464e:	40 e8       	ldi	r20, 0x80	; 128
    4650:	57 e4       	ldi	r21, 0x47	; 71
    4652:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4656:	dc 01       	movw	r26, r24
    4658:	cb 01       	movw	r24, r22
    465a:	bc 01       	movw	r22, r24
    465c:	cd 01       	movw	r24, r26
    465e:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    4662:	dc 01       	movw	r26, r24
    4664:	cb 01       	movw	r24, r22
    4666:	80 93 aa 01 	sts	0x01AA, r24
    466a:	90 93 ab 01 	sts	0x01AB, r25
    466e:	a0 93 ac 01 	sts	0x01AC, r26
    4672:	b0 93 ad 01 	sts	0x01AD, r27
	X2 = (-7357 * P) / (pow(2, 16));
    4676:	80 91 c6 01 	lds	r24, 0x01C6
    467a:	90 91 c7 01 	lds	r25, 0x01C7
    467e:	a0 91 c8 01 	lds	r26, 0x01C8
    4682:	b0 91 c9 01 	lds	r27, 0x01C9
    4686:	23 e4       	ldi	r18, 0x43	; 67
    4688:	33 ee       	ldi	r19, 0xE3	; 227
    468a:	4f ef       	ldi	r20, 0xFF	; 255
    468c:	5f ef       	ldi	r21, 0xFF	; 255
    468e:	bc 01       	movw	r22, r24
    4690:	cd 01       	movw	r24, r26
    4692:	0e 94 df 24 	call	0x49be	; 0x49be <__mulsi3>
    4696:	dc 01       	movw	r26, r24
    4698:	cb 01       	movw	r24, r22
    469a:	bc 01       	movw	r22, r24
    469c:	cd 01       	movw	r24, r26
    469e:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    46a2:	dc 01       	movw	r26, r24
    46a4:	cb 01       	movw	r24, r22
    46a6:	bc 01       	movw	r22, r24
    46a8:	cd 01       	movw	r24, r26
    46aa:	20 e0       	ldi	r18, 0x00	; 0
    46ac:	30 e0       	ldi	r19, 0x00	; 0
    46ae:	40 e8       	ldi	r20, 0x80	; 128
    46b0:	57 e4       	ldi	r21, 0x47	; 71
    46b2:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    46b6:	dc 01       	movw	r26, r24
    46b8:	cb 01       	movw	r24, r22
    46ba:	bc 01       	movw	r22, r24
    46bc:	cd 01       	movw	r24, r26
    46be:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    46c2:	dc 01       	movw	r26, r24
    46c4:	cb 01       	movw	r24, r22
    46c6:	80 93 ae 01 	sts	0x01AE, r24
    46ca:	90 93 af 01 	sts	0x01AF, r25
    46ce:	a0 93 b0 01 	sts	0x01B0, r26
    46d2:	b0 93 b1 01 	sts	0x01B1, r27
	P = P + (X1 + X2 + 3791) / (pow(2, 4));
    46d6:	80 91 c6 01 	lds	r24, 0x01C6
    46da:	90 91 c7 01 	lds	r25, 0x01C7
    46de:	a0 91 c8 01 	lds	r26, 0x01C8
    46e2:	b0 91 c9 01 	lds	r27, 0x01C9
    46e6:	bc 01       	movw	r22, r24
    46e8:	cd 01       	movw	r24, r26
    46ea:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    46ee:	7b 01       	movw	r14, r22
    46f0:	8c 01       	movw	r16, r24
    46f2:	20 91 aa 01 	lds	r18, 0x01AA
    46f6:	30 91 ab 01 	lds	r19, 0x01AB
    46fa:	40 91 ac 01 	lds	r20, 0x01AC
    46fe:	50 91 ad 01 	lds	r21, 0x01AD
    4702:	80 91 ae 01 	lds	r24, 0x01AE
    4706:	90 91 af 01 	lds	r25, 0x01AF
    470a:	a0 91 b0 01 	lds	r26, 0x01B0
    470e:	b0 91 b1 01 	lds	r27, 0x01B1
    4712:	82 0f       	add	r24, r18
    4714:	93 1f       	adc	r25, r19
    4716:	a4 1f       	adc	r26, r20
    4718:	b5 1f       	adc	r27, r21
    471a:	81 53       	subi	r24, 0x31	; 49
    471c:	91 4f       	sbci	r25, 0xF1	; 241
    471e:	af 4f       	sbci	r26, 0xFF	; 255
    4720:	bf 4f       	sbci	r27, 0xFF	; 255
    4722:	bc 01       	movw	r22, r24
    4724:	cd 01       	movw	r24, r26
    4726:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    472a:	dc 01       	movw	r26, r24
    472c:	cb 01       	movw	r24, r22
    472e:	bc 01       	movw	r22, r24
    4730:	cd 01       	movw	r24, r26
    4732:	20 e0       	ldi	r18, 0x00	; 0
    4734:	30 e0       	ldi	r19, 0x00	; 0
    4736:	40 e8       	ldi	r20, 0x80	; 128
    4738:	51 e4       	ldi	r21, 0x41	; 65
    473a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    473e:	dc 01       	movw	r26, r24
    4740:	cb 01       	movw	r24, r22
    4742:	9c 01       	movw	r18, r24
    4744:	ad 01       	movw	r20, r26
    4746:	c8 01       	movw	r24, r16
    4748:	b7 01       	movw	r22, r14
    474a:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    474e:	dc 01       	movw	r26, r24
    4750:	cb 01       	movw	r24, r22
    4752:	bc 01       	movw	r22, r24
    4754:	cd 01       	movw	r24, r26
    4756:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    475a:	dc 01       	movw	r26, r24
    475c:	cb 01       	movw	r24, r22
    475e:	80 93 c6 01 	sts	0x01C6, r24
    4762:	90 93 c7 01 	sts	0x01C7, r25
    4766:	a0 93 c8 01 	sts	0x01C8, r26
    476a:	b0 93 c9 01 	sts	0x01C9, r27

	P = P / 100;
    476e:	80 91 c6 01 	lds	r24, 0x01C6
    4772:	90 91 c7 01 	lds	r25, 0x01C7
    4776:	a0 91 c8 01 	lds	r26, 0x01C8
    477a:	b0 91 c9 01 	lds	r27, 0x01C9
    477e:	24 e6       	ldi	r18, 0x64	; 100
    4780:	30 e0       	ldi	r19, 0x00	; 0
    4782:	40 e0       	ldi	r20, 0x00	; 0
    4784:	50 e0       	ldi	r21, 0x00	; 0
    4786:	bc 01       	movw	r22, r24
    4788:	cd 01       	movw	r24, r26
    478a:	0e 94 20 25 	call	0x4a40	; 0x4a40 <__divmodsi4>
    478e:	da 01       	movw	r26, r20
    4790:	c9 01       	movw	r24, r18
    4792:	80 93 c6 01 	sts	0x01C6, r24
    4796:	90 93 c7 01 	sts	0x01C7, r25
    479a:	a0 93 c8 01 	sts	0x01C8, r26
    479e:	b0 93 c9 01 	sts	0x01C9, r27

	return P;
    47a2:	80 91 c6 01 	lds	r24, 0x01C6
    47a6:	90 91 c7 01 	lds	r25, 0x01C7
    47aa:	a0 91 c8 01 	lds	r26, 0x01C8
    47ae:	b0 91 c9 01 	lds	r27, 0x01C9
}
    47b2:	bc 01       	movw	r22, r24
    47b4:	cd 01       	movw	r24, r26
    47b6:	cf 91       	pop	r28
    47b8:	df 91       	pop	r29
    47ba:	1f 91       	pop	r17
    47bc:	0f 91       	pop	r16
    47be:	ff 90       	pop	r15
    47c0:	ef 90       	pop	r14
    47c2:	08 95       	ret

000047c4 <BMP180_calculate>:

void BMP180_calculate(tyreState * readings) {
    47c4:	df 93       	push	r29
    47c6:	cf 93       	push	r28
    47c8:	00 d0       	rcall	.+0      	; 0x47ca <BMP180_calculate+0x6>
    47ca:	cd b7       	in	r28, 0x3d	; 61
    47cc:	de b7       	in	r29, 0x3e	; 62
    47ce:	9a 83       	std	Y+2, r25	; 0x02
    47d0:	89 83       	std	Y+1, r24	; 0x01
	readings->temperature = BMP180_calculateTemperature();
    47d2:	0e 94 9e 1e 	call	0x3d3c	; 0x3d3c <BMP180_calculateTemperature>
    47d6:	dc 01       	movw	r26, r24
    47d8:	cb 01       	movw	r24, r22
    47da:	e9 81       	ldd	r30, Y+1	; 0x01
    47dc:	fa 81       	ldd	r31, Y+2	; 0x02
    47de:	80 83       	st	Z, r24
    47e0:	91 83       	std	Z+1, r25	; 0x01
    47e2:	a2 83       	std	Z+2, r26	; 0x02
    47e4:	b3 83       	std	Z+3, r27	; 0x03
	readings->pressure = BMP180_calculatePressure();
    47e6:	0e 94 a9 1f 	call	0x3f52	; 0x3f52 <BMP180_calculatePressure>
    47ea:	dc 01       	movw	r26, r24
    47ec:	cb 01       	movw	r24, r22
    47ee:	e9 81       	ldd	r30, Y+1	; 0x01
    47f0:	fa 81       	ldd	r31, Y+2	; 0x02
    47f2:	84 83       	std	Z+4, r24	; 0x04
    47f4:	95 83       	std	Z+5, r25	; 0x05
    47f6:	a6 83       	std	Z+6, r26	; 0x06
    47f8:	b7 83       	std	Z+7, r27	; 0x07
	readings->wheel = FRONT_LEFT;
    47fa:	e9 81       	ldd	r30, Y+1	; 0x01
    47fc:	fa 81       	ldd	r31, Y+2	; 0x02
    47fe:	10 86       	std	Z+8, r1	; 0x08
}
    4800:	0f 90       	pop	r0
    4802:	0f 90       	pop	r0
    4804:	cf 91       	pop	r28
    4806:	df 91       	pop	r29
    4808:	08 95       	ret

0000480a <BMP180_Start>:

void BMP180_Start(void) {
    480a:	df 93       	push	r29
    480c:	cf 93       	push	r28
    480e:	cd b7       	in	r28, 0x3d	; 61
    4810:	de b7       	in	r29, 0x3e	; 62
	BMP180_ReadCalb();
    4812:	0e 94 82 16 	call	0x2d04	; 0x2d04 <BMP180_ReadCalb>
}
    4816:	cf 91       	pop	r28
    4818:	df 91       	pop	r29
    481a:	08 95       	ret

0000481c <delay>:

void delay(void){
    481c:	df 93       	push	r29
    481e:	cf 93       	push	r28
    4820:	cd b7       	in	r28, 0x3d	; 61
    4822:	de b7       	in	r29, 0x3e	; 62
    4824:	68 97       	sbiw	r28, 0x18	; 24
    4826:	0f b6       	in	r0, 0x3f	; 63
    4828:	f8 94       	cli
    482a:	de bf       	out	0x3e, r29	; 62
    482c:	0f be       	out	0x3f, r0	; 63
    482e:	cd bf       	out	0x3d, r28	; 61
    4830:	80 e0       	ldi	r24, 0x00	; 0
    4832:	90 e0       	ldi	r25, 0x00	; 0
    4834:	a0 e2       	ldi	r26, 0x20	; 32
    4836:	b1 e4       	ldi	r27, 0x41	; 65
    4838:	8d 8b       	std	Y+21, r24	; 0x15
    483a:	9e 8b       	std	Y+22, r25	; 0x16
    483c:	af 8b       	std	Y+23, r26	; 0x17
    483e:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    4840:	6d 89       	ldd	r22, Y+21	; 0x15
    4842:	7e 89       	ldd	r23, Y+22	; 0x16
    4844:	8f 89       	ldd	r24, Y+23	; 0x17
    4846:	98 8d       	ldd	r25, Y+24	; 0x18
    4848:	2b ea       	ldi	r18, 0xAB	; 171
    484a:	3a ea       	ldi	r19, 0xAA	; 170
    484c:	4a ea       	ldi	r20, 0xAA	; 170
    484e:	50 e4       	ldi	r21, 0x40	; 64
    4850:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4854:	dc 01       	movw	r26, r24
    4856:	cb 01       	movw	r24, r22
    4858:	89 8b       	std	Y+17, r24	; 0x11
    485a:	9a 8b       	std	Y+18, r25	; 0x12
    485c:	ab 8b       	std	Y+19, r26	; 0x13
    485e:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    4860:	69 89       	ldd	r22, Y+17	; 0x11
    4862:	7a 89       	ldd	r23, Y+18	; 0x12
    4864:	8b 89       	ldd	r24, Y+19	; 0x13
    4866:	9c 89       	ldd	r25, Y+20	; 0x14
    4868:	20 e0       	ldi	r18, 0x00	; 0
    486a:	30 e0       	ldi	r19, 0x00	; 0
    486c:	40 e8       	ldi	r20, 0x80	; 128
    486e:	5f e3       	ldi	r21, 0x3F	; 63
    4870:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4874:	88 23       	and	r24, r24
    4876:	1c f4       	brge	.+6      	; 0x487e <delay+0x62>
		__ticks = 1;
    4878:	81 e0       	ldi	r24, 0x01	; 1
    487a:	88 8b       	std	Y+16, r24	; 0x10
    487c:	91 c0       	rjmp	.+290    	; 0x49a0 <delay+0x184>
	else if (__tmp > 255)
    487e:	69 89       	ldd	r22, Y+17	; 0x11
    4880:	7a 89       	ldd	r23, Y+18	; 0x12
    4882:	8b 89       	ldd	r24, Y+19	; 0x13
    4884:	9c 89       	ldd	r25, Y+20	; 0x14
    4886:	20 e0       	ldi	r18, 0x00	; 0
    4888:	30 e0       	ldi	r19, 0x00	; 0
    488a:	4f e7       	ldi	r20, 0x7F	; 127
    488c:	53 e4       	ldi	r21, 0x43	; 67
    488e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4892:	18 16       	cp	r1, r24
    4894:	0c f0       	brlt	.+2      	; 0x4898 <delay+0x7c>
    4896:	7b c0       	rjmp	.+246    	; 0x498e <delay+0x172>
	{
		_delay_ms(__us / 1000.0);
    4898:	6d 89       	ldd	r22, Y+21	; 0x15
    489a:	7e 89       	ldd	r23, Y+22	; 0x16
    489c:	8f 89       	ldd	r24, Y+23	; 0x17
    489e:	98 8d       	ldd	r25, Y+24	; 0x18
    48a0:	20 e0       	ldi	r18, 0x00	; 0
    48a2:	30 e0       	ldi	r19, 0x00	; 0
    48a4:	4a e7       	ldi	r20, 0x7A	; 122
    48a6:	54 e4       	ldi	r21, 0x44	; 68
    48a8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    48ac:	dc 01       	movw	r26, r24
    48ae:	cb 01       	movw	r24, r22
    48b0:	8c 87       	std	Y+12, r24	; 0x0c
    48b2:	9d 87       	std	Y+13, r25	; 0x0d
    48b4:	ae 87       	std	Y+14, r26	; 0x0e
    48b6:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    48b8:	6c 85       	ldd	r22, Y+12	; 0x0c
    48ba:	7d 85       	ldd	r23, Y+13	; 0x0d
    48bc:	8e 85       	ldd	r24, Y+14	; 0x0e
    48be:	9f 85       	ldd	r25, Y+15	; 0x0f
    48c0:	20 e0       	ldi	r18, 0x00	; 0
    48c2:	30 e0       	ldi	r19, 0x00	; 0
    48c4:	4a e7       	ldi	r20, 0x7A	; 122
    48c6:	55 e4       	ldi	r21, 0x45	; 69
    48c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    48cc:	dc 01       	movw	r26, r24
    48ce:	cb 01       	movw	r24, r22
    48d0:	88 87       	std	Y+8, r24	; 0x08
    48d2:	99 87       	std	Y+9, r25	; 0x09
    48d4:	aa 87       	std	Y+10, r26	; 0x0a
    48d6:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    48d8:	68 85       	ldd	r22, Y+8	; 0x08
    48da:	79 85       	ldd	r23, Y+9	; 0x09
    48dc:	8a 85       	ldd	r24, Y+10	; 0x0a
    48de:	9b 85       	ldd	r25, Y+11	; 0x0b
    48e0:	20 e0       	ldi	r18, 0x00	; 0
    48e2:	30 e0       	ldi	r19, 0x00	; 0
    48e4:	40 e8       	ldi	r20, 0x80	; 128
    48e6:	5f e3       	ldi	r21, 0x3F	; 63
    48e8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    48ec:	88 23       	and	r24, r24
    48ee:	2c f4       	brge	.+10     	; 0x48fa <delay+0xde>
		__ticks = 1;
    48f0:	81 e0       	ldi	r24, 0x01	; 1
    48f2:	90 e0       	ldi	r25, 0x00	; 0
    48f4:	9f 83       	std	Y+7, r25	; 0x07
    48f6:	8e 83       	std	Y+6, r24	; 0x06
    48f8:	3f c0       	rjmp	.+126    	; 0x4978 <delay+0x15c>
	else if (__tmp > 65535)
    48fa:	68 85       	ldd	r22, Y+8	; 0x08
    48fc:	79 85       	ldd	r23, Y+9	; 0x09
    48fe:	8a 85       	ldd	r24, Y+10	; 0x0a
    4900:	9b 85       	ldd	r25, Y+11	; 0x0b
    4902:	20 e0       	ldi	r18, 0x00	; 0
    4904:	3f ef       	ldi	r19, 0xFF	; 255
    4906:	4f e7       	ldi	r20, 0x7F	; 127
    4908:	57 e4       	ldi	r21, 0x47	; 71
    490a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    490e:	18 16       	cp	r1, r24
    4910:	4c f5       	brge	.+82     	; 0x4964 <delay+0x148>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4912:	6c 85       	ldd	r22, Y+12	; 0x0c
    4914:	7d 85       	ldd	r23, Y+13	; 0x0d
    4916:	8e 85       	ldd	r24, Y+14	; 0x0e
    4918:	9f 85       	ldd	r25, Y+15	; 0x0f
    491a:	20 e0       	ldi	r18, 0x00	; 0
    491c:	30 e0       	ldi	r19, 0x00	; 0
    491e:	40 e2       	ldi	r20, 0x20	; 32
    4920:	51 e4       	ldi	r21, 0x41	; 65
    4922:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4926:	dc 01       	movw	r26, r24
    4928:	cb 01       	movw	r24, r22
    492a:	bc 01       	movw	r22, r24
    492c:	cd 01       	movw	r24, r26
    492e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4932:	dc 01       	movw	r26, r24
    4934:	cb 01       	movw	r24, r22
    4936:	9f 83       	std	Y+7, r25	; 0x07
    4938:	8e 83       	std	Y+6, r24	; 0x06
    493a:	0f c0       	rjmp	.+30     	; 0x495a <delay+0x13e>
    493c:	80 e9       	ldi	r24, 0x90	; 144
    493e:	91 e0       	ldi	r25, 0x01	; 1
    4940:	9d 83       	std	Y+5, r25	; 0x05
    4942:	8c 83       	std	Y+4, r24	; 0x04
    4944:	8c 81       	ldd	r24, Y+4	; 0x04
    4946:	9d 81       	ldd	r25, Y+5	; 0x05
    4948:	01 97       	sbiw	r24, 0x01	; 1
    494a:	f1 f7       	brne	.-4      	; 0x4948 <delay+0x12c>
    494c:	9d 83       	std	Y+5, r25	; 0x05
    494e:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4950:	8e 81       	ldd	r24, Y+6	; 0x06
    4952:	9f 81       	ldd	r25, Y+7	; 0x07
    4954:	01 97       	sbiw	r24, 0x01	; 1
    4956:	9f 83       	std	Y+7, r25	; 0x07
    4958:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    495a:	8e 81       	ldd	r24, Y+6	; 0x06
    495c:	9f 81       	ldd	r25, Y+7	; 0x07
    495e:	00 97       	sbiw	r24, 0x00	; 0
    4960:	69 f7       	brne	.-38     	; 0x493c <delay+0x120>
    4962:	24 c0       	rjmp	.+72     	; 0x49ac <delay+0x190>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4964:	68 85       	ldd	r22, Y+8	; 0x08
    4966:	79 85       	ldd	r23, Y+9	; 0x09
    4968:	8a 85       	ldd	r24, Y+10	; 0x0a
    496a:	9b 85       	ldd	r25, Y+11	; 0x0b
    496c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4970:	dc 01       	movw	r26, r24
    4972:	cb 01       	movw	r24, r22
    4974:	9f 83       	std	Y+7, r25	; 0x07
    4976:	8e 83       	std	Y+6, r24	; 0x06
    4978:	8e 81       	ldd	r24, Y+6	; 0x06
    497a:	9f 81       	ldd	r25, Y+7	; 0x07
    497c:	9b 83       	std	Y+3, r25	; 0x03
    497e:	8a 83       	std	Y+2, r24	; 0x02
    4980:	8a 81       	ldd	r24, Y+2	; 0x02
    4982:	9b 81       	ldd	r25, Y+3	; 0x03
    4984:	01 97       	sbiw	r24, 0x01	; 1
    4986:	f1 f7       	brne	.-4      	; 0x4984 <delay+0x168>
    4988:	9b 83       	std	Y+3, r25	; 0x03
    498a:	8a 83       	std	Y+2, r24	; 0x02
    498c:	0f c0       	rjmp	.+30     	; 0x49ac <delay+0x190>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    498e:	69 89       	ldd	r22, Y+17	; 0x11
    4990:	7a 89       	ldd	r23, Y+18	; 0x12
    4992:	8b 89       	ldd	r24, Y+19	; 0x13
    4994:	9c 89       	ldd	r25, Y+20	; 0x14
    4996:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    499a:	dc 01       	movw	r26, r24
    499c:	cb 01       	movw	r24, r22
    499e:	88 8b       	std	Y+16, r24	; 0x10
    49a0:	88 89       	ldd	r24, Y+16	; 0x10
    49a2:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    49a4:	89 81       	ldd	r24, Y+1	; 0x01
    49a6:	8a 95       	dec	r24
    49a8:	f1 f7       	brne	.-4      	; 0x49a6 <delay+0x18a>
    49aa:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(10);
}
    49ac:	68 96       	adiw	r28, 0x18	; 24
    49ae:	0f b6       	in	r0, 0x3f	; 63
    49b0:	f8 94       	cli
    49b2:	de bf       	out	0x3e, r29	; 62
    49b4:	0f be       	out	0x3f, r0	; 63
    49b6:	cd bf       	out	0x3d, r28	; 61
    49b8:	cf 91       	pop	r28
    49ba:	df 91       	pop	r29
    49bc:	08 95       	ret

000049be <__mulsi3>:
    49be:	62 9f       	mul	r22, r18
    49c0:	d0 01       	movw	r26, r0
    49c2:	73 9f       	mul	r23, r19
    49c4:	f0 01       	movw	r30, r0
    49c6:	82 9f       	mul	r24, r18
    49c8:	e0 0d       	add	r30, r0
    49ca:	f1 1d       	adc	r31, r1
    49cc:	64 9f       	mul	r22, r20
    49ce:	e0 0d       	add	r30, r0
    49d0:	f1 1d       	adc	r31, r1
    49d2:	92 9f       	mul	r25, r18
    49d4:	f0 0d       	add	r31, r0
    49d6:	83 9f       	mul	r24, r19
    49d8:	f0 0d       	add	r31, r0
    49da:	74 9f       	mul	r23, r20
    49dc:	f0 0d       	add	r31, r0
    49de:	65 9f       	mul	r22, r21
    49e0:	f0 0d       	add	r31, r0
    49e2:	99 27       	eor	r25, r25
    49e4:	72 9f       	mul	r23, r18
    49e6:	b0 0d       	add	r27, r0
    49e8:	e1 1d       	adc	r30, r1
    49ea:	f9 1f       	adc	r31, r25
    49ec:	63 9f       	mul	r22, r19
    49ee:	b0 0d       	add	r27, r0
    49f0:	e1 1d       	adc	r30, r1
    49f2:	f9 1f       	adc	r31, r25
    49f4:	bd 01       	movw	r22, r26
    49f6:	cf 01       	movw	r24, r30
    49f8:	11 24       	eor	r1, r1
    49fa:	08 95       	ret

000049fc <__udivmodsi4>:
    49fc:	a1 e2       	ldi	r26, 0x21	; 33
    49fe:	1a 2e       	mov	r1, r26
    4a00:	aa 1b       	sub	r26, r26
    4a02:	bb 1b       	sub	r27, r27
    4a04:	fd 01       	movw	r30, r26
    4a06:	0d c0       	rjmp	.+26     	; 0x4a22 <__udivmodsi4_ep>

00004a08 <__udivmodsi4_loop>:
    4a08:	aa 1f       	adc	r26, r26
    4a0a:	bb 1f       	adc	r27, r27
    4a0c:	ee 1f       	adc	r30, r30
    4a0e:	ff 1f       	adc	r31, r31
    4a10:	a2 17       	cp	r26, r18
    4a12:	b3 07       	cpc	r27, r19
    4a14:	e4 07       	cpc	r30, r20
    4a16:	f5 07       	cpc	r31, r21
    4a18:	20 f0       	brcs	.+8      	; 0x4a22 <__udivmodsi4_ep>
    4a1a:	a2 1b       	sub	r26, r18
    4a1c:	b3 0b       	sbc	r27, r19
    4a1e:	e4 0b       	sbc	r30, r20
    4a20:	f5 0b       	sbc	r31, r21

00004a22 <__udivmodsi4_ep>:
    4a22:	66 1f       	adc	r22, r22
    4a24:	77 1f       	adc	r23, r23
    4a26:	88 1f       	adc	r24, r24
    4a28:	99 1f       	adc	r25, r25
    4a2a:	1a 94       	dec	r1
    4a2c:	69 f7       	brne	.-38     	; 0x4a08 <__udivmodsi4_loop>
    4a2e:	60 95       	com	r22
    4a30:	70 95       	com	r23
    4a32:	80 95       	com	r24
    4a34:	90 95       	com	r25
    4a36:	9b 01       	movw	r18, r22
    4a38:	ac 01       	movw	r20, r24
    4a3a:	bd 01       	movw	r22, r26
    4a3c:	cf 01       	movw	r24, r30
    4a3e:	08 95       	ret

00004a40 <__divmodsi4>:
    4a40:	97 fb       	bst	r25, 7
    4a42:	09 2e       	mov	r0, r25
    4a44:	05 26       	eor	r0, r21
    4a46:	0e d0       	rcall	.+28     	; 0x4a64 <__divmodsi4_neg1>
    4a48:	57 fd       	sbrc	r21, 7
    4a4a:	04 d0       	rcall	.+8      	; 0x4a54 <__divmodsi4_neg2>
    4a4c:	d7 df       	rcall	.-82     	; 0x49fc <__udivmodsi4>
    4a4e:	0a d0       	rcall	.+20     	; 0x4a64 <__divmodsi4_neg1>
    4a50:	00 1c       	adc	r0, r0
    4a52:	38 f4       	brcc	.+14     	; 0x4a62 <__divmodsi4_exit>

00004a54 <__divmodsi4_neg2>:
    4a54:	50 95       	com	r21
    4a56:	40 95       	com	r20
    4a58:	30 95       	com	r19
    4a5a:	21 95       	neg	r18
    4a5c:	3f 4f       	sbci	r19, 0xFF	; 255
    4a5e:	4f 4f       	sbci	r20, 0xFF	; 255
    4a60:	5f 4f       	sbci	r21, 0xFF	; 255

00004a62 <__divmodsi4_exit>:
    4a62:	08 95       	ret

00004a64 <__divmodsi4_neg1>:
    4a64:	f6 f7       	brtc	.-4      	; 0x4a62 <__divmodsi4_exit>
    4a66:	90 95       	com	r25
    4a68:	80 95       	com	r24
    4a6a:	70 95       	com	r23
    4a6c:	61 95       	neg	r22
    4a6e:	7f 4f       	sbci	r23, 0xFF	; 255
    4a70:	8f 4f       	sbci	r24, 0xFF	; 255
    4a72:	9f 4f       	sbci	r25, 0xFF	; 255
    4a74:	08 95       	ret

00004a76 <__prologue_saves__>:
    4a76:	2f 92       	push	r2
    4a78:	3f 92       	push	r3
    4a7a:	4f 92       	push	r4
    4a7c:	5f 92       	push	r5
    4a7e:	6f 92       	push	r6
    4a80:	7f 92       	push	r7
    4a82:	8f 92       	push	r8
    4a84:	9f 92       	push	r9
    4a86:	af 92       	push	r10
    4a88:	bf 92       	push	r11
    4a8a:	cf 92       	push	r12
    4a8c:	df 92       	push	r13
    4a8e:	ef 92       	push	r14
    4a90:	ff 92       	push	r15
    4a92:	0f 93       	push	r16
    4a94:	1f 93       	push	r17
    4a96:	cf 93       	push	r28
    4a98:	df 93       	push	r29
    4a9a:	cd b7       	in	r28, 0x3d	; 61
    4a9c:	de b7       	in	r29, 0x3e	; 62
    4a9e:	ca 1b       	sub	r28, r26
    4aa0:	db 0b       	sbc	r29, r27
    4aa2:	0f b6       	in	r0, 0x3f	; 63
    4aa4:	f8 94       	cli
    4aa6:	de bf       	out	0x3e, r29	; 62
    4aa8:	0f be       	out	0x3f, r0	; 63
    4aaa:	cd bf       	out	0x3d, r28	; 61
    4aac:	09 94       	ijmp

00004aae <__epilogue_restores__>:
    4aae:	2a 88       	ldd	r2, Y+18	; 0x12
    4ab0:	39 88       	ldd	r3, Y+17	; 0x11
    4ab2:	48 88       	ldd	r4, Y+16	; 0x10
    4ab4:	5f 84       	ldd	r5, Y+15	; 0x0f
    4ab6:	6e 84       	ldd	r6, Y+14	; 0x0e
    4ab8:	7d 84       	ldd	r7, Y+13	; 0x0d
    4aba:	8c 84       	ldd	r8, Y+12	; 0x0c
    4abc:	9b 84       	ldd	r9, Y+11	; 0x0b
    4abe:	aa 84       	ldd	r10, Y+10	; 0x0a
    4ac0:	b9 84       	ldd	r11, Y+9	; 0x09
    4ac2:	c8 84       	ldd	r12, Y+8	; 0x08
    4ac4:	df 80       	ldd	r13, Y+7	; 0x07
    4ac6:	ee 80       	ldd	r14, Y+6	; 0x06
    4ac8:	fd 80       	ldd	r15, Y+5	; 0x05
    4aca:	0c 81       	ldd	r16, Y+4	; 0x04
    4acc:	1b 81       	ldd	r17, Y+3	; 0x03
    4ace:	aa 81       	ldd	r26, Y+2	; 0x02
    4ad0:	b9 81       	ldd	r27, Y+1	; 0x01
    4ad2:	ce 0f       	add	r28, r30
    4ad4:	d1 1d       	adc	r29, r1
    4ad6:	0f b6       	in	r0, 0x3f	; 63
    4ad8:	f8 94       	cli
    4ada:	de bf       	out	0x3e, r29	; 62
    4adc:	0f be       	out	0x3f, r0	; 63
    4ade:	cd bf       	out	0x3d, r28	; 61
    4ae0:	ed 01       	movw	r28, r26
    4ae2:	08 95       	ret

00004ae4 <_exit>:
    4ae4:	f8 94       	cli

00004ae6 <__stop_program>:
    4ae6:	ff cf       	rjmp	.-2      	; 0x4ae6 <__stop_program>
