--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Jun 15 23:03:04 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets DEBUG_6_c_c]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 489.034ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNSS  C              \usb3_if_inst/FT_RD_internal_75  (from DEBUG_6_c_c +)
   Destination:    SB_DFF     D              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i38_39  (to DEBUG_6_c_c +)

   Delay:                  10.833ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

     10.833ns data_path \usb3_if_inst/FT_RD_internal_75 to \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i38_39 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 489.034ns

 Path Details: \usb3_if_inst/FT_RD_internal_75 to \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i38_39

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \usb3_if_inst/FT_RD_internal_75 (from DEBUG_6_c_c)
Route         3   e 1.339                                  DEBUG_3_c
LUT4        ---     0.408             I2 to O              \usb3_if_inst/i11082_3_lut
Route         6   e 1.378                                  afull_flag_impl.af_flag_p_w_N_603[3]
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i6417_2_lut
Route        18   e 1.598                                  n7596
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i6433_2_lut_3_lut_4_lut
Route         6   e 1.378                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n7612
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i6437_2_lut_3_lut
Route        32   e 1.713                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n7616
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i3505_3_lut_4_lut
Route         1   e 1.020                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n4707
                  --------
                   10.833  (22.2% logic, 77.8% route), 6 logic levels.


Passed:  The following path meets requirements by 489.034ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNSS  C              \usb3_if_inst/FT_RD_internal_75  (from DEBUG_6_c_c +)
   Destination:    SB_DFF     D              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i41_42  (to DEBUG_6_c_c +)

   Delay:                  10.833ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

     10.833ns data_path \usb3_if_inst/FT_RD_internal_75 to \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i41_42 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 489.034ns

 Path Details: \usb3_if_inst/FT_RD_internal_75 to \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i41_42

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \usb3_if_inst/FT_RD_internal_75 (from DEBUG_6_c_c)
Route         3   e 1.339                                  DEBUG_3_c
LUT4        ---     0.408             I2 to O              \usb3_if_inst/i11082_3_lut
Route         6   e 1.378                                  afull_flag_impl.af_flag_p_w_N_603[3]
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i6417_2_lut
Route        18   e 1.598                                  n7596
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i6433_2_lut_3_lut_4_lut
Route         6   e 1.378                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n7612
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i6437_2_lut_3_lut
Route        32   e 1.713                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n7616
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i3504_3_lut_4_lut
Route         1   e 1.020                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n4706
                  --------
                   10.833  (22.2% logic, 77.8% route), 6 logic levels.


Passed:  The following path meets requirements by 489.034ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNSS  C              \usb3_if_inst/FT_RD_internal_75  (from DEBUG_6_c_c +)
   Destination:    SB_DFF     D              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i44_45  (to DEBUG_6_c_c +)

   Delay:                  10.833ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

     10.833ns data_path \usb3_if_inst/FT_RD_internal_75 to \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i44_45 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 489.034ns

 Path Details: \usb3_if_inst/FT_RD_internal_75 to \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i44_45

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \usb3_if_inst/FT_RD_internal_75 (from DEBUG_6_c_c)
Route         3   e 1.339                                  DEBUG_3_c
LUT4        ---     0.408             I2 to O              \usb3_if_inst/i11082_3_lut
Route         6   e 1.378                                  afull_flag_impl.af_flag_p_w_N_603[3]
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i6417_2_lut
Route        18   e 1.598                                  n7596
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i6433_2_lut_3_lut_4_lut
Route         6   e 1.378                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n7612
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i6437_2_lut_3_lut
Route        32   e 1.713                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n7616
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i3503_3_lut_4_lut
Route         1   e 1.020                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n4705
                  --------
                   10.833  (22.2% logic, 77.8% route), 6 logic levels.

Report: 10.966 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets SLM_CLK_c]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 948.325ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFE    C              \timing_controller_inst/state_timeout_counter_i0_i0  (from SLM_CLK_c +)
   Destination:    SB_DFFESR  D              \timing_controller_inst/state_timeout_counter_i0_i31  (to SLM_CLK_c +)

   Delay:                  51.542ns  (26.0% logic, 74.0% route), 33 logic levels.

 Constraint Details:

     51.542ns data_path \timing_controller_inst/state_timeout_counter_i0_i0 to \timing_controller_inst/state_timeout_counter_i0_i31 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 948.325ns

 Path Details: \timing_controller_inst/state_timeout_counter_i0_i0 to \timing_controller_inst/state_timeout_counter_i0_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \timing_controller_inst/state_timeout_counter_i0_i0 (from SLM_CLK_c)
Route         3   e 1.339                                  \timing_controller_inst/state_timeout_counter[0]
LUT4        ---     0.408             I0 to CO             \timing_controller_inst/sub_31_add_2_2
Route         2   e 1.158                                  \timing_controller_inst/n10588
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_3
Route         2   e 1.158                                  \timing_controller_inst/n10589
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_4
Route         2   e 1.158                                  \timing_controller_inst/n10590
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_5
Route         2   e 1.158                                  \timing_controller_inst/n10591
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_6
Route         2   e 1.158                                  \timing_controller_inst/n10592
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_7
Route         2   e 1.158                                  \timing_controller_inst/n10593
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_8
Route         2   e 1.158                                  \timing_controller_inst/n10594
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_9
Route         2   e 1.158                                  \timing_controller_inst/n10595
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_10
Route         2   e 1.158                                  \timing_controller_inst/n10596
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_11
Route         2   e 1.158                                  \timing_controller_inst/n10597
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_12
Route         2   e 1.158                                  \timing_controller_inst/n10598
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_13
Route         2   e 1.158                                  \timing_controller_inst/n10599
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_14
Route         2   e 1.158                                  \timing_controller_inst/n10600
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_15
Route         2   e 1.158                                  \timing_controller_inst/n10601
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_16
Route         2   e 1.158                                  \timing_controller_inst/n10602
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_17
Route         2   e 1.158                                  \timing_controller_inst/n10603
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_18
Route         2   e 1.158                                  \timing_controller_inst/n10604
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_19
Route         2   e 1.158                                  \timing_controller_inst/n10605
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_20
Route         2   e 1.158                                  \timing_controller_inst/n10606
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_21
Route         2   e 1.158                                  \timing_controller_inst/n10607
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_22
Route         2   e 1.158                                  \timing_controller_inst/n10608
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_23
Route         2   e 1.158                                  \timing_controller_inst/n10609
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_24
Route         2   e 1.158                                  \timing_controller_inst/n10610
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_25
Route         2   e 1.158                                  \timing_controller_inst/n10611
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_26
Route         2   e 1.158                                  \timing_controller_inst/n10612
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_27
Route         2   e 1.158                                  \timing_controller_inst/n10613
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_28
Route         2   e 1.158                                  \timing_controller_inst/n10614
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_29
Route         2   e 1.158                                  \timing_controller_inst/n10615
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_30
Route         2   e 1.158                                  \timing_controller_inst/n10616
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_31
Route         2   e 1.158                                  \timing_controller_inst/n10617
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_32
Route         1   e 1.020                                  \timing_controller_inst/n10618
LUT4        ---     0.408             I3 to O              \timing_controller_inst/sub_31_add_2_33_lut
Route         1   e 1.020                                  \timing_controller_inst/n507
                  --------
                   51.542  (26.0% logic, 74.0% route), 33 logic levels.


Passed:  The following path meets requirements by 949.753ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFE    C              \timing_controller_inst/state_timeout_counter_i0_i0  (from SLM_CLK_c +)
   Destination:    SB_DFFESR  D              \timing_controller_inst/state_timeout_counter_i0_i30  (to SLM_CLK_c +)

   Delay:                  50.114ns  (26.0% logic, 74.0% route), 32 logic levels.

 Constraint Details:

     50.114ns data_path \timing_controller_inst/state_timeout_counter_i0_i0 to \timing_controller_inst/state_timeout_counter_i0_i30 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 949.753ns

 Path Details: \timing_controller_inst/state_timeout_counter_i0_i0 to \timing_controller_inst/state_timeout_counter_i0_i30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \timing_controller_inst/state_timeout_counter_i0_i0 (from SLM_CLK_c)
Route         3   e 1.339                                  \timing_controller_inst/state_timeout_counter[0]
LUT4        ---     0.408             I0 to CO             \timing_controller_inst/sub_31_add_2_2
Route         2   e 1.158                                  \timing_controller_inst/n10588
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_3
Route         2   e 1.158                                  \timing_controller_inst/n10589
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_4
Route         2   e 1.158                                  \timing_controller_inst/n10590
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_5
Route         2   e 1.158                                  \timing_controller_inst/n10591
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_6
Route         2   e 1.158                                  \timing_controller_inst/n10592
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_7
Route         2   e 1.158                                  \timing_controller_inst/n10593
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_8
Route         2   e 1.158                                  \timing_controller_inst/n10594
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_9
Route         2   e 1.158                                  \timing_controller_inst/n10595
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_10
Route         2   e 1.158                                  \timing_controller_inst/n10596
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_11
Route         2   e 1.158                                  \timing_controller_inst/n10597
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_12
Route         2   e 1.158                                  \timing_controller_inst/n10598
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_13
Route         2   e 1.158                                  \timing_controller_inst/n10599
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_14
Route         2   e 1.158                                  \timing_controller_inst/n10600
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_15
Route         2   e 1.158                                  \timing_controller_inst/n10601
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_16
Route         2   e 1.158                                  \timing_controller_inst/n10602
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_17
Route         2   e 1.158                                  \timing_controller_inst/n10603
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_18
Route         2   e 1.158                                  \timing_controller_inst/n10604
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_19
Route         2   e 1.158                                  \timing_controller_inst/n10605
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_20
Route         2   e 1.158                                  \timing_controller_inst/n10606
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_21
Route         2   e 1.158                                  \timing_controller_inst/n10607
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_22
Route         2   e 1.158                                  \timing_controller_inst/n10608
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_23
Route         2   e 1.158                                  \timing_controller_inst/n10609
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_24
Route         2   e 1.158                                  \timing_controller_inst/n10610
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_25
Route         2   e 1.158                                  \timing_controller_inst/n10611
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_26
Route         2   e 1.158                                  \timing_controller_inst/n10612
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_27
Route         2   e 1.158                                  \timing_controller_inst/n10613
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_28
Route         2   e 1.158                                  \timing_controller_inst/n10614
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_29
Route         2   e 1.158                                  \timing_controller_inst/n10615
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_30
Route         2   e 1.158                                  \timing_controller_inst/n10616
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_31
Route         2   e 1.158                                  \timing_controller_inst/n10617
LUT4        ---     0.408             I3 to O              \timing_controller_inst/sub_31_add_2_32_lut
Route         1   e 1.020                                  \timing_controller_inst/n508
                  --------
                   50.114  (26.0% logic, 74.0% route), 32 logic levels.


Passed:  The following path meets requirements by 949.891ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              \timing_controller_inst/state_timeout_counter_i0_i1  (from SLM_CLK_c +)
   Destination:    SB_DFFESR  D              \timing_controller_inst/state_timeout_counter_i0_i31  (to SLM_CLK_c +)

   Delay:                  49.976ns  (26.0% logic, 74.0% route), 32 logic levels.

 Constraint Details:

     49.976ns data_path \timing_controller_inst/state_timeout_counter_i0_i1 to \timing_controller_inst/state_timeout_counter_i0_i31 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 949.891ns

 Path Details: \timing_controller_inst/state_timeout_counter_i0_i1 to \timing_controller_inst/state_timeout_counter_i0_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \timing_controller_inst/state_timeout_counter_i0_i1 (from SLM_CLK_c)
Route         3   e 1.339                                  \timing_controller_inst/state_timeout_counter[1]
LUT4        ---     0.408             I0 to CO             \timing_controller_inst/sub_31_add_2_3
Route         2   e 1.158                                  \timing_controller_inst/n10589
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_4
Route         2   e 1.158                                  \timing_controller_inst/n10590
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_5
Route         2   e 1.158                                  \timing_controller_inst/n10591
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_6
Route         2   e 1.158                                  \timing_controller_inst/n10592
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_7
Route         2   e 1.158                                  \timing_controller_inst/n10593
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_8
Route         2   e 1.158                                  \timing_controller_inst/n10594
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_9
Route         2   e 1.158                                  \timing_controller_inst/n10595
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_10
Route         2   e 1.158                                  \timing_controller_inst/n10596
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_11
Route         2   e 1.158                                  \timing_controller_inst/n10597
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_12
Route         2   e 1.158                                  \timing_controller_inst/n10598
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_13
Route         2   e 1.158                                  \timing_controller_inst/n10599
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_14
Route         2   e 1.158                                  \timing_controller_inst/n10600
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_15
Route         2   e 1.158                                  \timing_controller_inst/n10601
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_16
Route         2   e 1.158                                  \timing_controller_inst/n10602
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_17
Route         2   e 1.158                                  \timing_controller_inst/n10603
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_18
Route         2   e 1.158                                  \timing_controller_inst/n10604
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_19
Route         2   e 1.158                                  \timing_controller_inst/n10605
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_20
Route         2   e 1.158                                  \timing_controller_inst/n10606
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_21
Route         2   e 1.158                                  \timing_controller_inst/n10607
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_22
Route         2   e 1.158                                  \timing_controller_inst/n10608
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_23
Route         2   e 1.158                                  \timing_controller_inst/n10609
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_24
Route         2   e 1.158                                  \timing_controller_inst/n10610
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_25
Route         2   e 1.158                                  \timing_controller_inst/n10611
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_26
Route         2   e 1.158                                  \timing_controller_inst/n10612
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_27
Route         2   e 1.158                                  \timing_controller_inst/n10613
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_28
Route         2   e 1.158                                  \timing_controller_inst/n10614
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_29
Route         2   e 1.158                                  \timing_controller_inst/n10615
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_30
Route         2   e 1.158                                  \timing_controller_inst/n10616
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_31
Route         2   e 1.158                                  \timing_controller_inst/n10617
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_31_add_2_32
Route         1   e 1.020                                  \timing_controller_inst/n10618
LUT4        ---     0.408             I3 to O              \timing_controller_inst/sub_31_add_2_33_lut
Route         1   e 1.020                                  \timing_controller_inst/n507
                  --------
                   49.976  (26.0% logic, 74.0% route), 32 logic levels.

Report: 51.675 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets DEBUG_6_c_c]             |  1000.000 ns|    21.932 ns|     6  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets SLM_CLK_c]               |  1000.000 ns|    51.675 ns|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  25400 paths, 4142 nets, and 11109 connections (90.2% coverage)


Peak memory: 59297792 bytes, TRCE: 7421952 bytes, DLYMAN: 638976 bytes
CPU_TIME_REPORT: 0 secs 
