<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt0: FDCPE port map (CLOCK_ENABLE0/s_cnt(0),CLOCK_ENABLE0/s_cnt_D(0),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(0) <= (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15));
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt1: FDCPE port map (CLOCK_ENABLE0/s_cnt(1),CLOCK_ENABLE0/s_cnt_D(1),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(1) <= ((BTN0 AND CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND CLOCK_ENABLE0/s_cnt(1)));
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt2: FDCPE port map (CLOCK_ENABLE0/s_cnt(2),CLOCK_ENABLE0/s_cnt_D(2),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(2) <= ((BTN0 AND NOT CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND CLOCK_ENABLE0/s_cnt(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(1) AND CLOCK_ENABLE0/s_cnt(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND CLOCK_ENABLE0/s_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(2)));
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt3: FDCPE port map (CLOCK_ENABLE0/s_cnt(3),CLOCK_ENABLE0/s_cnt_D(3),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(3) <= ((BTN0 AND NOT CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND CLOCK_ENABLE0/s_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(1) AND CLOCK_ENABLE0/s_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(2) AND CLOCK_ENABLE0/s_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND CLOCK_ENABLE0/s_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(2) AND NOT CLOCK_ENABLE0/s_cnt(3)));
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt4: FDCPE port map (CLOCK_ENABLE0/s_cnt(4),CLOCK_ENABLE0/s_cnt_D(4),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(4) <= ((BTN0 AND NOT CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND CLOCK_ENABLE0/s_cnt(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(1) AND CLOCK_ENABLE0/s_cnt(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(2) AND CLOCK_ENABLE0/s_cnt(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(3) AND CLOCK_ENABLE0/s_cnt(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND CLOCK_ENABLE0/s_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(2) AND CLOCK_ENABLE0/s_cnt(3) AND NOT CLOCK_ENABLE0/s_cnt(4)));
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt5: FDCPE port map (CLOCK_ENABLE0/s_cnt(5),CLOCK_ENABLE0/s_cnt_D(5),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(5) <= ((BTN0 AND NOT CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND CLOCK_ENABLE0/s_cnt(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(1) AND CLOCK_ENABLE0/s_cnt(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(2) AND CLOCK_ENABLE0/s_cnt(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(3) AND CLOCK_ENABLE0/s_cnt(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(4) AND CLOCK_ENABLE0/s_cnt(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND CLOCK_ENABLE0/s_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(2) AND CLOCK_ENABLE0/s_cnt(3) AND CLOCK_ENABLE0/s_cnt(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(5)));
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt6: FDCPE port map (CLOCK_ENABLE0/s_cnt(6),CLOCK_ENABLE0/s_cnt_D(6),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(6) <= ((BTN0 AND NOT CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND CLOCK_ENABLE0/s_cnt(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(1) AND CLOCK_ENABLE0/s_cnt(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(2) AND CLOCK_ENABLE0/s_cnt(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(3) AND CLOCK_ENABLE0/s_cnt(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(4) AND CLOCK_ENABLE0/s_cnt(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(5) AND CLOCK_ENABLE0/s_cnt(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND CLOCK_ENABLE0/s_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(2) AND CLOCK_ENABLE0/s_cnt(3) AND CLOCK_ENABLE0/s_cnt(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(5) AND NOT CLOCK_ENABLE0/s_cnt(6)));
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt7: FDCPE port map (CLOCK_ENABLE0/s_cnt(7),CLOCK_ENABLE0/s_cnt_D(7),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(7) <= ((BTN0 AND NOT CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND CLOCK_ENABLE0/s_cnt(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(1) AND CLOCK_ENABLE0/s_cnt(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(2) AND CLOCK_ENABLE0/s_cnt(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(3) AND CLOCK_ENABLE0/s_cnt(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(4) AND CLOCK_ENABLE0/s_cnt(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(5) AND CLOCK_ENABLE0/s_cnt(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15) AND NOT CLOCK_ENABLE0/s_cnt(6) AND CLOCK_ENABLE0/s_cnt(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND CLOCK_ENABLE0/s_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(2) AND CLOCK_ENABLE0/s_cnt(3) AND CLOCK_ENABLE0/s_cnt(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(5) AND CLOCK_ENABLE0/s_cnt(6) AND NOT CLOCK_ENABLE0/s_cnt(7)));
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt8: FDCPE port map (CLOCK_ENABLE0/s_cnt(8),'0',clk_i,'0','0','1');
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt9: FDCPE port map (CLOCK_ENABLE0/s_cnt(9),'0',clk_i,'0','0','1');
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt10: FDCPE port map (CLOCK_ENABLE0/s_cnt(10),'0',clk_i,'0','0','1');
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt11: FDCPE port map (CLOCK_ENABLE0/s_cnt(11),'0',clk_i,'0','0','1');
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt12: FDCPE port map (CLOCK_ENABLE0/s_cnt(12),'0',clk_i,'0','0','1');
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt13: FDCPE port map (CLOCK_ENABLE0/s_cnt(13),'0',clk_i,'0','0','1');
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt14: FDCPE port map (CLOCK_ENABLE0/s_cnt(14),'0',clk_i,'0','0','1');
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt15: FDCPE port map (CLOCK_ENABLE0/s_cnt(15),'0',clk_i,'0','0','1');
</td></tr><tr><td>
</td></tr><tr><td>
disp_dig_o(0) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
disp_dig_o(1) <= NOT ('0');
</td></tr><tr><td>
</td></tr><tr><td>
disp_dig_o(2) <= NOT ('0');
</td></tr><tr><td>
</td></tr><tr><td>
disp_dig_o(3) <= NOT ('0');
</td></tr><tr><td>
</td></tr><tr><td>
disp_seg_o(0) <= ((NOT s_cnt(2) AND NOT s_cnt(1) AND NOT s_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (s_cnt(2) AND s_cnt(1) AND s_cnt(0) AND NOT s_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (s_cnt(2) AND NOT s_cnt(1) AND NOT s_cnt(0) AND s_cnt(3)));
</td></tr><tr><td>
</td></tr><tr><td>
disp_seg_o(1) <= (s_cnt(0) AND NOT s_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((s_cnt(2) AND NOT s_cnt(1) AND s_cnt(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT s_cnt(2) AND s_cnt(1) AND NOT s_cnt(0) AND NOT s_cnt(3)));
</td></tr><tr><td>
</td></tr><tr><td>
disp_seg_o(2) <= ((s_cnt(0) AND NOT s_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (s_cnt(2) AND NOT s_cnt(1) AND NOT s_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT s_cnt(2) AND NOT s_cnt(1) AND s_cnt(0)));
</td></tr><tr><td>
</td></tr><tr><td>
disp_seg_o(3) <= ((s_cnt(2) AND s_cnt(1) AND s_cnt(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (s_cnt(2) AND NOT s_cnt(1) AND NOT s_cnt(0) AND NOT s_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT s_cnt(2) AND s_cnt(1) AND NOT s_cnt(0) AND s_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT s_cnt(2) AND NOT s_cnt(1) AND s_cnt(0) AND NOT s_cnt(3)));
</td></tr><tr><td>
</td></tr><tr><td>
disp_seg_o(4) <= ((s_cnt(2) AND s_cnt(1) AND s_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (s_cnt(2) AND NOT s_cnt(0) AND s_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT s_cnt(2) AND s_cnt(1) AND NOT s_cnt(0) AND NOT s_cnt(3)));
</td></tr><tr><td>
</td></tr><tr><td>
disp_seg_o(5) <= (s_cnt(2) AND NOT s_cnt(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((s_cnt(2) AND NOT s_cnt(1) AND NOT s_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (s_cnt(1) AND s_cnt(0) AND s_cnt(3)));
</td></tr><tr><td>
</td></tr><tr><td>
disp_seg_o(6) <= (NOT s_cnt(1) AND s_cnt(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((s_cnt(2) AND NOT s_cnt(1) AND NOT s_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT s_cnt(2) AND s_cnt(0) AND s_cnt(3)));
</td></tr><tr><td>
FDCPE_s_cnt0: FDCPE port map (s_cnt(0),s_cnt_D(0),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;s_cnt_D(0) <= ((BTN0 AND s_cnt(0) AND NOT s_en)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT s_cnt(0) AND s_en));
</td></tr><tr><td>
FTCPE_s_cnt1: FTCPE port map (s_cnt(1),s_cnt_T(1),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;s_cnt_T(1) <= ((NOT BTN0 AND s_cnt(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND s_cnt(0) AND s_en));
</td></tr><tr><td>
FTCPE_s_cnt2: FTCPE port map (s_cnt(2),s_cnt_T(2),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;s_cnt_T(2) <= ((s_cnt(2) AND NOT BTN0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND s_cnt(1) AND s_cnt(0) AND s_en));
</td></tr><tr><td>
FTCPE_s_cnt3: FTCPE port map (s_cnt(3),s_cnt_T(3),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;s_cnt_T(3) <= ((NOT BTN0 AND s_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (s_cnt(2) AND BTN0 AND s_cnt(1) AND s_cnt(0) AND s_en));
</td></tr><tr><td>
FDCPE_s_en: FDCPE port map (s_en,s_en_D,clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;s_en_D <= NOT (((NOT BTN0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLOCK_ENABLE0/s_cnt(0) AND NOT CLOCK_ENABLE0/s_cnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11) AND NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(8) AND NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(7))));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
