name: AXI
description: AXI interconnect registers
groupName: AXI
registers:
  - name: PERIPH_ID_4
    displayName: PERIPH_ID_4
    description: "AXI interconnect - peripheral ID4\n          register"
    addressOffset: 8144
    size: 32
    access: read-only
    resetValue: 4
    fields:
      - name: JEP106CON
        description: JEP106 continuation code
        bitOffset: 0
        bitWidth: 4
      - name: KCOUNT4
        description: Register file size
        bitOffset: 4
        bitWidth: 4
  - name: PERIPH_ID_0
    displayName: PERIPH_ID_0
    description: "AXI interconnect - peripheral ID0\n          register"
    addressOffset: 8160
    size: 32
    access: read-only
    resetValue: 4
    fields:
      - name: PARTNUM
        description: "Peripheral part number bits 0 to\n              7"
        bitOffset: 0
        bitWidth: 8
  - name: PERIPH_ID_1
    displayName: PERIPH_ID_1
    description: "AXI interconnect - peripheral ID1\n          register"
    addressOffset: 8164
    size: 32
    access: read-only
    resetValue: 4
    fields:
      - name: PARTNUM
        description: "Peripheral part number bits 8 to\n              11"
        bitOffset: 0
        bitWidth: 4
      - name: JEP106I
        description: "JEP106 identity bits 0 to\n              3"
        bitOffset: 4
        bitWidth: 4
  - name: PERIPH_ID_2
    displayName: PERIPH_ID_2
    description: "AXI interconnect - peripheral ID2\n          register"
    addressOffset: 8168
    size: 32
    access: read-only
    resetValue: 4
    fields:
      - name: JEP106ID
        description: "JEP106 Identity bits 4 to\n              6"
        bitOffset: 0
        bitWidth: 3
      - name: JEDEC
        description: JEP106 code flag
        bitOffset: 3
        bitWidth: 1
      - name: REVISION
        description: Peripheral revision number
        bitOffset: 4
        bitWidth: 4
  - name: PERIPH_ID_3
    displayName: PERIPH_ID_3
    description: "AXI interconnect - peripheral ID3\n          register"
    addressOffset: 8172
    size: 32
    access: read-only
    resetValue: 4
    fields:
      - name: CUST_MOD_NUM
        description: Customer modification
        bitOffset: 0
        bitWidth: 4
      - name: REV_AND
        description: Customer version
        bitOffset: 4
        bitWidth: 4
  - name: COMP_ID_0
    displayName: COMP_ID_0
    description: "AXI interconnect - component ID0\n          register"
    addressOffset: 8176
    size: 32
    access: read-only
    resetValue: 4
    fields:
      - name: PREAMBLE
        description: Preamble bits 0 to 7
        bitOffset: 0
        bitWidth: 8
  - name: COMP_ID_1
    displayName: COMP_ID_1
    description: "AXI interconnect - component ID1\n          register"
    addressOffset: 8180
    size: 32
    access: read-only
    resetValue: 4
    fields:
      - name: PREAMBLE
        description: Preamble bits 8 to 11
        bitOffset: 0
        bitWidth: 4
      - name: CLASS
        description: Component class
        bitOffset: 4
        bitWidth: 4
  - name: COMP_ID_2
    displayName: COMP_ID_2
    description: "AXI interconnect - component ID2\n          register"
    addressOffset: 8184
    size: 32
    access: read-only
    resetValue: 4
    fields:
      - name: PREAMBLE
        description: Preamble bits 12 to 19
        bitOffset: 0
        bitWidth: 8
  - name: COMP_ID_3
    displayName: COMP_ID_3
    description: "AXI interconnect - component ID3\n          register"
    addressOffset: 8188
    size: 32
    access: read-only
    resetValue: 4
    fields:
      - name: PREAMBLE
        description: Preamble bits 20 to 27
        bitOffset: 0
        bitWidth: 8
  - name: TARG1_FN_MOD_ISS_BM
    displayName: TARG1_FN_MOD_ISS_BM
    description: "AXI interconnect - TARG x bus matrix issuing\n          functionality register"
    addressOffset: 8200
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: READ_ISS_OVERRIDE
        description: READ_ISS_OVERRIDE
        bitOffset: 0
        bitWidth: 1
      - name: WRITE_ISS_OVERRIDE
        description: "Switch matrix write issuing override for\n              target"
        bitOffset: 1
        bitWidth: 1
  - name: TARG1_FN_MOD2
    displayName: TARG1_FN_MOD2
    description: "AXI interconnect - TARG x bus matrix\n          functionality 2 register"
    addressOffset: 8228
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: BYPASS_MERGE
        description: "Disable packing of beats to match the\n              output data width"
        bitOffset: 0
        bitWidth: 1
  - name: TARG1_FN_MOD_LB
    displayName: TARG1_FN_MOD_LB
    description: "AXI interconnect - TARG x long burst\n          functionality modification"
    addressOffset: 8236
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: FN_MOD_LB
        description: "Controls burst breaking of long\n              bursts"
        bitOffset: 0
        bitWidth: 1
  - name: TARG1_FN_MOD
    displayName: TARG1_FN_MOD
    description: "AXI interconnect - TARG x long burst\n          functionality modification"
    addressOffset: 8456
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: READ_ISS_OVERRIDE
        description: "Override AMIB read issuing\n              capability"
        bitOffset: 0
        bitWidth: 1
      - name: WRITE_ISS_OVERRIDE
        description: "Override AMIB write issuing\n              capability"
        bitOffset: 1
        bitWidth: 1
  - name: TARG2_FN_MOD_ISS_BM
    displayName: TARG2_FN_MOD_ISS_BM
    description: "AXI interconnect - TARG x bus matrix issuing\n          functionality register"
    addressOffset: 12296
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: READ_ISS_OVERRIDE
        description: READ_ISS_OVERRIDE
        bitOffset: 0
        bitWidth: 1
      - name: WRITE_ISS_OVERRIDE
        description: "Switch matrix write issuing override for\n              target"
        bitOffset: 1
        bitWidth: 1
  - name: TARG2_FN_MOD2
    displayName: TARG2_FN_MOD2
    description: "AXI interconnect - TARG x bus matrix\n          functionality 2 register"
    addressOffset: 12324
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: BYPASS_MERGE
        description: "Disable packing of beats to match the\n              output data width"
        bitOffset: 0
        bitWidth: 1
  - name: TARG2_FN_MOD_LB
    displayName: TARG2_FN_MOD_LB
    description: "AXI interconnect - TARG x long burst\n          functionality modification"
    addressOffset: 12332
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: FN_MOD_LB
        description: "Controls burst breaking of long\n              bursts"
        bitOffset: 0
        bitWidth: 1
  - name: TARG2_FN_MOD
    displayName: TARG2_FN_MOD
    description: "AXI interconnect - TARG x long burst\n          functionality modification"
    addressOffset: 12552
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: READ_ISS_OVERRIDE
        description: "Override AMIB read issuing\n              capability"
        bitOffset: 0
        bitWidth: 1
      - name: WRITE_ISS_OVERRIDE
        description: "Override AMIB write issuing\n              capability"
        bitOffset: 1
        bitWidth: 1
  - name: TARG3_FN_MOD_ISS_BM
    displayName: TARG3_FN_MOD_ISS_BM
    description: "AXI interconnect - TARG x bus matrix issuing\n          functionality register"
    addressOffset: 16392
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: READ_ISS_OVERRIDE
        description: READ_ISS_OVERRIDE
        bitOffset: 0
        bitWidth: 1
      - name: WRITE_ISS_OVERRIDE
        description: "Switch matrix write issuing override for\n              target"
        bitOffset: 1
        bitWidth: 1
  - name: TARG4_FN_MOD_ISS_BM
    displayName: TARG4_FN_MOD_ISS_BM
    description: "AXI interconnect - TARG x bus matrix issuing\n          functionality register"
    addressOffset: 20488
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: READ_ISS_OVERRIDE
        description: READ_ISS_OVERRIDE
        bitOffset: 0
        bitWidth: 1
      - name: WRITE_ISS_OVERRIDE
        description: "Switch matrix write issuing override for\n              target"
        bitOffset: 1
        bitWidth: 1
  - name: TARG5_FN_MOD_ISS_BM
    displayName: TARG5_FN_MOD_ISS_BM
    description: "AXI interconnect - TARG x bus matrix issuing\n          functionality register"
    addressOffset: 24584
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: READ_ISS_OVERRIDE
        description: READ_ISS_OVERRIDE
        bitOffset: 0
        bitWidth: 1
      - name: WRITE_ISS_OVERRIDE
        description: "Switch matrix write issuing override for\n              target"
        bitOffset: 1
        bitWidth: 1
  - name: TARG6_FN_MOD_ISS_BM
    displayName: TARG6_FN_MOD_ISS_BM
    description: "AXI interconnect - TARG x bus matrix issuing\n          functionality register"
    addressOffset: 28680
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: READ_ISS_OVERRIDE
        description: READ_ISS_OVERRIDE
        bitOffset: 0
        bitWidth: 1
      - name: WRITE_ISS_OVERRIDE
        description: "Switch matrix write issuing override for\n              target"
        bitOffset: 1
        bitWidth: 1
  - name: TARG7_FN_MOD_ISS_BM
    displayName: TARG7_FN_MOD_ISS_BM
    description: "AXI interconnect - TARG x bus matrix issuing\n          functionality register"
    addressOffset: 32780
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: READ_ISS_OVERRIDE
        description: READ_ISS_OVERRIDE
        bitOffset: 0
        bitWidth: 1
      - name: WRITE_ISS_OVERRIDE
        description: "Switch matrix write issuing override for\n              target"
        bitOffset: 1
        bitWidth: 1
  - name: TARG7_FN_MOD2
    displayName: TARG7_FN_MOD2
    description: "AXI interconnect - TARG x bus matrix\n          functionality 2 register"
    addressOffset: 32804
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: BYPASS_MERGE
        description: "Disable packing of beats to match the\n              output data width"
        bitOffset: 0
        bitWidth: 1
  - name: TARG7_FN_MOD
    displayName: TARG7_FN_MOD
    description: "AXI interconnect - TARG x long burst\n          functionality modification"
    addressOffset: 33032
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: READ_ISS_OVERRIDE
        description: "Override AMIB read issuing\n              capability"
        bitOffset: 0
        bitWidth: 1
      - name: WRITE_ISS_OVERRIDE
        description: "Override AMIB write issuing\n              capability"
        bitOffset: 1
        bitWidth: 1
  - name: INI1_FN_MOD2
    displayName: INI1_FN_MOD2
    description: "AXI interconnect - INI x functionality\n          modification 2 register"
    addressOffset: 270372
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: BYPASS_MERGE
        description: "Disables alteration of transactions by\n              the up-sizer unless required by the\n              protocol"
        bitOffset: 0
        bitWidth: 1
  - name: INI1_FN_MOD_AHB
    displayName: INI1_FN_MOD_AHB
    description: "AXI interconnect - INI x AHB functionality\n          modification register"
    addressOffset: 270376
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: RD_INC_OVERRIDE
        description: "Converts all AHB-Lite write transactions\n              to a series of single beat AXI"
        bitOffset: 0
        bitWidth: 1
      - name: WR_INC_OVERRIDE
        description: "Converts all AHB-Lite read transactions\n              to a series of single beat AXI"
        bitOffset: 1
        bitWidth: 1
  - name: INI1_READ_QOS
    displayName: INI1_READ_QOS
    description: "AXI interconnect - INI x read QoS\n          register"
    addressOffset: 270592
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: AR_QOS
        description: Read channel QoS setting
        bitOffset: 0
        bitWidth: 4
  - name: INI1_WRITE_QOS
    displayName: INI1_WRITE_QOS
    description: "AXI interconnect - INI x write QoS\n          register"
    addressOffset: 270596
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: AW_QOS
        description: Write channel QoS setting
        bitOffset: 0
        bitWidth: 4
  - name: INI1_FN_MOD
    displayName: INI1_FN_MOD
    description: "AXI interconnect - INI x issuing\n          functionality modification register"
    addressOffset: 270600
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: READ_ISS_OVERRIDE
        description: "Override ASIB read issuing\n              capability"
        bitOffset: 0
        bitWidth: 1
      - name: WRITE_ISS_OVERRIDE
        description: "Override ASIB write issuing\n              capability"
        bitOffset: 1
        bitWidth: 1
  - name: INI2_READ_QOS
    displayName: INI2_READ_QOS
    description: "AXI interconnect - INI x read QoS\n          register"
    addressOffset: 274688
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: AR_QOS
        description: Read channel QoS setting
        bitOffset: 0
        bitWidth: 4
  - name: INI2_WRITE_QOS
    displayName: INI2_WRITE_QOS
    description: "AXI interconnect - INI x write QoS\n          register"
    addressOffset: 274692
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: AW_QOS
        description: Write channel QoS setting
        bitOffset: 0
        bitWidth: 4
  - name: INI2_FN_MOD
    displayName: INI2_FN_MOD
    description: "AXI interconnect - INI x issuing\n          functionality modification register"
    addressOffset: 274696
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: READ_ISS_OVERRIDE
        description: "Override ASIB read issuing\n              capability"
        bitOffset: 0
        bitWidth: 1
      - name: WRITE_ISS_OVERRIDE
        description: "Override ASIB write issuing\n              capability"
        bitOffset: 1
        bitWidth: 1
  - name: INI3_FN_MOD2
    displayName: INI3_FN_MOD2
    description: "AXI interconnect - INI x functionality\n          modification 2 register"
    addressOffset: 278564
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: BYPASS_MERGE
        description: "Disables alteration of transactions by\n              the up-sizer unless required by the\n              protocol"
        bitOffset: 0
        bitWidth: 1
  - name: INI3_FN_MOD_AHB
    displayName: INI3_FN_MOD_AHB
    description: "AXI interconnect - INI x AHB functionality\n          modification register"
    addressOffset: 278568
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: RD_INC_OVERRIDE
        description: "Converts all AHB-Lite write transactions\n              to a series of single beat AXI"
        bitOffset: 0
        bitWidth: 1
      - name: WR_INC_OVERRIDE
        description: "Converts all AHB-Lite read transactions\n              to a series of single beat AXI"
        bitOffset: 1
        bitWidth: 1
  - name: INI3_READ_QOS
    displayName: INI3_READ_QOS
    description: "AXI interconnect - INI x read QoS\n          register"
    addressOffset: 278784
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: AR_QOS
        description: Read channel QoS setting
        bitOffset: 0
        bitWidth: 4
  - name: INI3_WRITE_QOS
    displayName: INI3_WRITE_QOS
    description: "AXI interconnect - INI x write QoS\n          register"
    addressOffset: 278788
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: AW_QOS
        description: Write channel QoS setting
        bitOffset: 0
        bitWidth: 4
  - name: INI3_FN_MOD
    displayName: INI3_FN_MOD
    description: "AXI interconnect - INI x issuing\n          functionality modification register"
    addressOffset: 278792
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: READ_ISS_OVERRIDE
        description: "Override ASIB read issuing\n              capability"
        bitOffset: 0
        bitWidth: 1
      - name: WRITE_ISS_OVERRIDE
        description: "Override ASIB write issuing\n              capability"
        bitOffset: 1
        bitWidth: 1
  - name: INI4_READ_QOS
    displayName: INI4_READ_QOS
    description: "AXI interconnect - INI x read QoS\n          register"
    addressOffset: 282880
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: AR_QOS
        description: Read channel QoS setting
        bitOffset: 0
        bitWidth: 4
  - name: INI4_WRITE_QOS
    displayName: INI4_WRITE_QOS
    description: "AXI interconnect - INI x write QoS\n          register"
    addressOffset: 282884
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: AW_QOS
        description: Write channel QoS setting
        bitOffset: 0
        bitWidth: 4
  - name: INI4_FN_MOD
    displayName: INI4_FN_MOD
    description: "AXI interconnect - INI x issuing\n          functionality modification register"
    addressOffset: 282888
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: READ_ISS_OVERRIDE
        description: "Override ASIB read issuing\n              capability"
        bitOffset: 0
        bitWidth: 1
      - name: WRITE_ISS_OVERRIDE
        description: "Override ASIB write issuing\n              capability"
        bitOffset: 1
        bitWidth: 1
  - name: INI5_READ_QOS
    displayName: INI5_READ_QOS
    description: "AXI interconnect - INI x read QoS\n          register"
    addressOffset: 286976
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: AR_QOS
        description: Read channel QoS setting
        bitOffset: 0
        bitWidth: 4
  - name: INI5_WRITE_QOS
    displayName: INI5_WRITE_QOS
    description: "AXI interconnect - INI x write QoS\n          register"
    addressOffset: 286980
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: AW_QOS
        description: Write channel QoS setting
        bitOffset: 0
        bitWidth: 4
  - name: INI5_FN_MOD
    displayName: INI5_FN_MOD
    description: "AXI interconnect - INI x issuing\n          functionality modification register"
    addressOffset: 286984
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: READ_ISS_OVERRIDE
        description: "Override ASIB read issuing\n              capability"
        bitOffset: 0
        bitWidth: 1
      - name: WRITE_ISS_OVERRIDE
        description: "Override ASIB write issuing\n              capability"
        bitOffset: 1
        bitWidth: 1
  - name: INI6_READ_QOS
    displayName: INI6_READ_QOS
    description: "AXI interconnect - INI x read QoS\n          register"
    addressOffset: 291072
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: AR_QOS
        description: Read channel QoS setting
        bitOffset: 0
        bitWidth: 4
  - name: INI6_WRITE_QOS
    displayName: INI6_WRITE_QOS
    description: "AXI interconnect - INI x write QoS\n          register"
    addressOffset: 291076
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: AW_QOS
        description: Write channel QoS setting
        bitOffset: 0
        bitWidth: 4
  - name: INI6_FN_MOD
    displayName: INI6_FN_MOD
    description: "AXI interconnect - INI x issuing\n          functionality modification register"
    addressOffset: 291080
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: READ_ISS_OVERRIDE
        description: "Override ASIB read issuing\n              capability"
        bitOffset: 0
        bitWidth: 1
      - name: WRITE_ISS_OVERRIDE
        description: "Override ASIB write issuing\n              capability"
        bitOffset: 1
        bitWidth: 1
addressBlocks:
  - offset: 0
    size: 1048576
    usage: registers
