JDF B
// Created by Version 2.0 
PROJECT bb_uart
DESIGN bb_uart Normal
DEVKIT LC4256ZE-5TN144C
ENTRY Pure Verilog HDL
MODULE bb_top.v
MODSTYLE bb_top Normal
MODSTYLE bb_uart_clockbase Normal
MODULE bb_uart.v
MODSTYLE bb_uart_tx Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE bb_top
