{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1568703966006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1568703966010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 17 12:36:05 2019 " "Processing started: Tue Sep 17 12:36:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1568703966010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1568703966010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map E3_Half_Subtractor -c E3_Half_Subtractor_qsim --generate_functional_sim_netlist " "Command: quartus_map E3_Half_Subtractor -c E3_Half_Subtractor_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1568703966010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1568703966154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "E3_Half_Subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file E3_Half_Subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 E3_Half_Subtractor " "Found entity 1: E3_Half_Subtractor" {  } { { "E3_Half_Subtractor.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab3/E3_Half_Subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568703966226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568703966226 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "an E3_Half_Subtractor.v(4) " "Verilog HDL Implicit Net warning at E3_Half_Subtractor.v(4): created implicit net for \"an\"" {  } { { "E3_Half_Subtractor.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab3/E3_Half_Subtractor.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568703966226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "E3_Half_Subtractor " "Elaborating entity \"E3_Half_Subtractor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1568703966276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "948 " "Peak virtual memory: 948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1568703966331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 17 12:36:06 2019 " "Processing ended: Tue Sep 17 12:36:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1568703966331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1568703966331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1568703966331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568703966331 ""}
