{
    "defparam/defparam_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "defparam/defparam_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "defparam_failure.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_failure.v:30 there are no ports for the module (params)",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~4) and will be removed",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~5) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven.",
            "NETLIST Net simple_op^out2~4 driving node simple_op^out2~4 is itself undriven.",
            "NETLIST Net simple_op^out2~5 driving node simple_op^out2~5 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 84.9,
        "synthesis_time(ms)": 3,
        "Latch Drivers": 0,
        "Pi": 6,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "defparam/defparam_failure/k6_N10_40nm": {
        "test_name": "defparam/defparam_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "defparam_failure.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_failure.v:30 there are no ports for the module (params)",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~4) and will be removed",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~5) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven.",
            "NETLIST Net simple_op^out2~4 driving node simple_op^out2~4 is itself undriven.",
            "NETLIST Net simple_op^out2~5 driving node simple_op^out2~5 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 17,
        "exec_time(ms)": 15.1,
        "synthesis_time(ms)": 4.7,
        "Latch Drivers": 0,
        "Pi": 6,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "defparam/defparam_failure/k6_N10_mem32K_40nm": {
        "test_name": "defparam/defparam_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "defparam_failure.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_failure.v:30 there are no ports for the module (params)",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~4) and will be removed",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~5) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven.",
            "NETLIST Net simple_op^out2~4 driving node simple_op^out2~4 is itself undriven.",
            "NETLIST Net simple_op^out2~5 driving node simple_op^out2~5 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 80.7,
        "synthesis_time(ms)": 3.1,
        "Latch Drivers": 0,
        "Pi": 6,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "defparam/defparam_failure/no_arch": {
        "test_name": "defparam/defparam_failure/no_arch",
        "architecture": "n/a",
        "verilog": "defparam_failure.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_failure.v:30 there are no ports for the module (params)",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~4) and will be removed",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~5) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven.",
            "NETLIST Net simple_op^out2~4 driving node simple_op^out2~4 is itself undriven.",
            "NETLIST Net simple_op^out2~5 driving node simple_op^out2~5 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 4.9,
        "synthesis_time(ms)": 3.5,
        "Latch Drivers": 0,
        "Pi": 6,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "defparam/defparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "defparam/defparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "defparam.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam.v:28 there are no ports for the module (params)",
            "NETLIST defparam.v:8 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 72.2,
        "synthesis_time(ms)": 2.9,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 6,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "defparam/defparam/k6_N10_40nm": {
        "test_name": "defparam/defparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "defparam.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam.v:28 there are no ports for the module (params)",
            "NETLIST defparam.v:8 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 14.8,
        "synthesis_time(ms)": 4.4,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 6,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "defparam/defparam/k6_N10_mem32K_40nm": {
        "test_name": "defparam/defparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "defparam.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam.v:28 there are no ports for the module (params)",
            "NETLIST defparam.v:8 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 74,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 6,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "defparam/defparam/no_arch": {
        "test_name": "defparam/defparam/no_arch",
        "architecture": "n/a",
        "verilog": "defparam.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam.v:28 there are no ports for the module (params)",
            "NETLIST defparam.v:8 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 6.5,
        "synthesis_time(ms)": 4.5,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 6,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "defparam/defparam_string/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "defparam/defparam_string/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "defparam_string.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_string.v:21 there are no ports for the module (param)"
        ],
        "expectation": [],
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 78.8,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 0,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 0,
        "Total Node": 2
    },
    "defparam/defparam_string/k6_N10_40nm": {
        "test_name": "defparam/defparam_string/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "defparam_string.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_string.v:21 there are no ports for the module (param)"
        ],
        "expectation": [],
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 8.4,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 0,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 0,
        "Total Node": 2
    },
    "defparam/defparam_string/k6_N10_mem32K_40nm": {
        "test_name": "defparam/defparam_string/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "defparam_string.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_string.v:21 there are no ports for the module (param)"
        ],
        "expectation": [],
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 72.4,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 0,
        "latch": 1,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 0,
        "Total Node": 2
    },
    "defparam/defparam_string/no_arch": {
        "test_name": "defparam/defparam_string/no_arch",
        "architecture": "n/a",
        "verilog": "defparam_string.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_string.v:21 there are no ports for the module (param)"
        ],
        "expectation": [],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 3.1,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 0,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 0,
        "Total Node": 2
    }
}
