#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Dec  4 15:14:54 2017
# Process ID: 9636
# Current directory: C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7376 C:\work\Resistor-Capacitance-Inductance-Measurement-System\RCIMS\RCIMS.xpr
# Log file: C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/vivado.log
# Journal file: C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 750.492 ; gain = 48.781
update_compile_order -fileset sources_1
open_bd_design {C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:user:DDS:1.0 - DDS_0
Adding cell -- xilinx.com:module_ref:ComplementCalibration:1.0 - ComplementCalibration_0
Adding cell -- xilinx.com:module_ref:Clk_4_Div:1.0 - Clk_4_Div_0
Adding cell -- xilinx.com:user:ADC:1.0 - ADC_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /Clk_4_Div_0/Clk_8Mhz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_out(clk) and /Clk_4_Div_0/Clk_2Mhz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Clk_4_Div_0/Clk_2Mhz(undef) and /ADC_0/ADC_Clk_2Mhz(clk)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 863.613 ; gain = 83.215
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
close_bd_design [get_bd_designs system]
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

launch_runs impl_1 -jobs 2
[Mon Dec  4 15:33:53 2017] Launched impl_1...
Run output will be captured here: C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 16:23:35 2017...
