# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do bus_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus {C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/_dff_r_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:31 on Nov 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus" C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/_dff_r_2.v 
# -- Compiling module _dff_r_2
# 
# Top level modules:
# 	_dff_r_2
# End time: 21:43:31 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus {C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/mux3_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:31 on Nov 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus" C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/mux3_32bit.v 
# -- Compiling module mux3_32bit
# 
# Top level modules:
# 	mux3_32bit
# End time: 21:43:31 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus {C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/mux2_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:31 on Nov 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus" C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/mux2_32bit.v 
# -- Compiling module mux2_32bit
# 
# Top level modules:
# 	mux2_32bit
# End time: 21:43:31 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus {C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/mux2_8bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:31 on Nov 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus" C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/mux2_8bit.v 
# -- Compiling module mux2_8bit
# 
# Top level modules:
# 	mux2_8bit
# End time: 21:43:32 on Nov 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus {C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:32 on Nov 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus" C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 21:43:32 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus {C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:32 on Nov 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus" C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 21:43:32 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus {C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/bus_arbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:32 on Nov 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus" C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/bus_arbit.v 
# -- Compiling module bus_arbit
# 
# Top level modules:
# 	bus_arbit
# End time: 21:43:32 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus {C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/bus_addr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:32 on Nov 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus" C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/bus_addr.v 
# -- Compiling module bus_addr
# ** Warning: C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/bus_addr.v(6): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/bus_addr.v(6): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/bus_addr.v(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/bus_addr.v(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	bus_addr
# End time: 21:43:32 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# 
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus {C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/tb_bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:32 on Nov 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus" C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/tb_bus.v 
# -- Compiling module tb_bus
# ** Warning: C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/tb_bus.v(27): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_bus
# End time: 21:43:32 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_bus
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_bus 
# Start time: 21:43:32 on Nov 23,2023
# Loading work.tb_bus
# Loading work.bus
# Loading work.bus_arbit
# Loading work.mux2
# Loading work.mux2_8bit
# Loading work.mux2_32bit
# Loading work.bus_addr
# Loading work._dff_r_2
# Loading work.mux3_32bit
# ** Warning: (vsim-3015) C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/bus.v(22): [PCDPC] - Port size (32) does not match connection size (8) for port 's_address'. The port definition is at: C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/bus_addr.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_bus/DUT/U4_bus_addr File: C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/bus_addr.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/tb_bus.v(28)
#    Time: 40 ns  Iteration: 0  Instance: /tb_bus
# Break in Module tb_bus at C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment10/bus/tb_bus.v line 28
# End time: 21:44:23 on Nov 23,2023, Elapsed time: 0:00:51
# Errors: 0, Warnings: 1
