Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : top
Version: Q-2019.12-SP5-2
Date   : Sun Jun 27 14:30:45 2021
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.31 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.52 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.73 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       6.94 r
  RTC/add_30/U2/Y (XOR2X1)                 0.22       7.16 f
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       7.16 f
  RTC/U45/Y (AND2X1)                       0.20       7.36 f
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       7.36 f
  data arrival time                                   7.36

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -7.36
  -----------------------------------------------------------
  slack (MET)                                         2.24


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.63 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       6.84 r
  RTC/add_30/U2/Y (XOR2X1)                 0.22       7.06 f
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       7.06 f
  RTC/U45/Y (AND2X1)                       0.20       7.26 f
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       7.26 f
  data arrival time                                   7.26

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -7.26
  -----------------------------------------------------------
  slack (MET)                                         2.34


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.31 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.52 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.73 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       6.94 r
  RTC/add_30/U2/Y (XOR2X1)                 0.26       7.21 r
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       7.21 r
  RTC/U45/Y (AND2X1)                       0.18       7.39 r
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       7.39 r
  data arrival time                                   7.39

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -7.39
  -----------------------------------------------------------
  slack (MET)                                         2.37


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.31 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.52 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.73 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.19       6.93 f
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.93 f
  RTC/U4/Y (AND2X1)                        0.23       7.15 f
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       7.15 f
  data arrival time                                   7.15

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         2.44


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.31 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.52 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.73 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       6.94 r
  RTC/add_30/U2/Y (XOR2X1)                 0.17       7.11 r
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       7.11 r
  RTC/U45/Y (AND2X1)                       0.18       7.29 r
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       7.29 r
  data arrival time                                   7.29

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -7.29
  -----------------------------------------------------------
  slack (MET)                                         2.46


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.63 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       6.84 r
  RTC/add_30/U2/Y (XOR2X1)                 0.26       7.11 r
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       7.11 r
  RTC/U45/Y (AND2X1)                       0.18       7.29 r
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       7.29 r
  data arrival time                                   7.29

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -7.29
  -----------------------------------------------------------
  slack (MET)                                         2.46


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.63 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.19       6.83 f
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.83 f
  RTC/U4/Y (AND2X1)                        0.23       7.06 f
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       7.06 f
  data arrival time                                   7.06

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -7.06
  -----------------------------------------------------------
  slack (MET)                                         2.54


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.31 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.52 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.73 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.08       6.82 f
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.82 f
  RTC/U4/Y (AND2X1)                        0.23       7.05 f
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       7.05 f
  data arrival time                                   7.05

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -7.05
  -----------------------------------------------------------
  slack (MET)                                         2.55


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       6.63 r
  RTC/add_30/U2/Y (XOR2X1)                 0.22       6.84 f
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.84 f
  RTC/U45/Y (AND2X1)                       0.20       7.04 f
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       7.04 f
  data arrival time                                   7.04

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -7.04
  -----------------------------------------------------------
  slack (MET)                                         2.55


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.63 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       6.84 r
  RTC/add_30/U2/Y (XOR2X1)                 0.17       7.01 r
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       7.01 r
  RTC/U45/Y (AND2X1)                       0.18       7.19 r
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       7.19 r
  data arrival time                                   7.19

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -7.19
  -----------------------------------------------------------
  slack (MET)                                         2.56


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.63 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.08       6.72 f
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.72 f
  RTC/U4/Y (AND2X1)                        0.23       6.95 f
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.95 f
  data arrival time                                   6.95

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.95
  -----------------------------------------------------------
  slack (MET)                                         2.65


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.31 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.52 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.73 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.14       6.88 r
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.88 r
  RTC/U4/Y (AND2X1)                        0.22       7.10 r
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         2.65


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.31 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.52 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.73 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.14       6.87 r
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.87 r
  RTC/U4/Y (AND2X1)                        0.22       7.10 r
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         2.65


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.31 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.52 r
  RTC/add_30/U1_1_29/S (ADDHXL)            0.19       6.71 f
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.71 f
  RTC/U5/Y (AND2X1)                        0.23       6.94 f
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.94 f
  data arrival time                                   6.94

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.94
  -----------------------------------------------------------
  slack (MET)                                         2.66


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       6.63 r
  RTC/add_30/U2/Y (XOR2X1)                 0.26       6.89 r
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.89 r
  RTC/U45/Y (AND2X1)                       0.18       7.07 r
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       7.07 r
  data arrival time                                   7.07

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                         2.68


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.63 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.14       6.78 r
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.78 r
  RTC/U4/Y (AND2X1)                        0.22       7.00 r
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       7.00 r
  data arrival time                                   7.00

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -7.00
  -----------------------------------------------------------
  slack (MET)                                         2.75


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.63 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.14       6.78 r
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.78 r
  RTC/U4/Y (AND2X1)                        0.22       7.00 r
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       7.00 r
  data arrival time                                   7.00

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -7.00
  -----------------------------------------------------------
  slack (MET)                                         2.75


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_29/S (ADDHXL)            0.19       6.61 f
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.61 f
  RTC/U5/Y (AND2X1)                        0.23       6.84 f
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.84 f
  data arrival time                                   6.84

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.84
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.19       6.61 f
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.61 f
  RTC/U4/Y (AND2X1)                        0.23       6.84 f
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.84 f
  data arrival time                                   6.84

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.84
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.31 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.52 r
  RTC/add_30/U1_1_29/S (ADDHXL)            0.08       6.61 f
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.61 f
  RTC/U5/Y (AND2X1)                        0.23       6.83 f
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.83 f
  data arrival time                                   6.83

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.83
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: RTC/cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[3]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[3]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[3] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       6.41 r
  RTC/add_30/U2/Y (XOR2X1)                 0.22       6.63 f
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.63 f
  RTC/U45/Y (AND2X1)                       0.20       6.83 f
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.83 f
  data arrival time                                   6.83

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.83
  -----------------------------------------------------------
  slack (MET)                                         2.77


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.37       0.37 f
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.37 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.60 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.80 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       1.00 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.20 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.40 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.60 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.80 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       2.00 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.21 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.41 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.61 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.81 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       3.01 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.21 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.41 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.61 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.81 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       4.01 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.21 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.41 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.61 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.82 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       5.02 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.22 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.42 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.62 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.82 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       6.02 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       6.22 f
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.20       6.42 f
  RTC/add_30/U2/Y (XOR2X1)                 0.21       6.63 f
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.63 f
  RTC/U45/Y (AND2X1)                       0.20       6.83 f
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.83 f
  data arrival time                                   6.83

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.83
  -----------------------------------------------------------
  slack (MET)                                         2.77


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       6.63 r
  RTC/add_30/U2/Y (XOR2X1)                 0.17       6.80 r
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.80 r
  RTC/U45/Y (AND2X1)                       0.18       6.98 r
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.98 r
  data arrival time                                   6.98

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.98
  -----------------------------------------------------------
  slack (MET)                                         2.77


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.37       0.37 f
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.37 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.60 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.80 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       1.00 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.20 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.40 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.60 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.80 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       2.00 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.21 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.41 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.61 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.81 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       3.01 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.21 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.41 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.61 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.81 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       4.01 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.21 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.41 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.61 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.82 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       5.02 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.22 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.42 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.62 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.82 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       6.02 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       6.22 f
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.20       6.42 f
  RTC/add_30/U2/Y (XOR2X1)                 0.17       6.59 f
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.59 f
  RTC/U45/Y (AND2X1)                       0.20       6.79 f
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.79 f
  data arrival time                                   6.79

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.79
  -----------------------------------------------------------
  slack (MET)                                         2.81


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.33       0.33 f
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.33 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.22       0.55 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.75 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       0.95 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.15 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.35 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.55 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.75 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       1.96 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.16 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.36 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.56 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.76 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       2.96 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.16 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.36 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.56 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.76 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       3.96 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.16 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.36 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.57 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.77 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       4.97 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.17 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.37 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.57 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.77 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       5.97 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       6.17 f
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.20       6.37 f
  RTC/add_30/U2/Y (XOR2X1)                 0.21       6.58 f
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.58 f
  RTC/U45/Y (AND2X1)                       0.20       6.78 f
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.78 f
  data arrival time                                   6.78

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.78
  -----------------------------------------------------------
  slack (MET)                                         2.82


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.33       0.33 f
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.33 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.22       0.55 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.75 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       0.95 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.15 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.35 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.55 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.75 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       1.96 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.16 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.36 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.56 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.76 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       2.96 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.16 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.36 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.56 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.76 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       3.96 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.16 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.36 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.57 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.77 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       4.97 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.17 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.37 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.57 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.77 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       5.97 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       6.17 f
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.20       6.37 f
  RTC/add_30/U2/Y (XOR2X1)                 0.17       6.54 f
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.54 f
  RTC/U45/Y (AND2X1)                       0.20       6.74 f
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.74 f
  data arrival time                                   6.74

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.74
  -----------------------------------------------------------
  slack (MET)                                         2.86


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_29/S (ADDHXL)            0.08       6.51 f
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.51 f
  RTC/U5/Y (AND2X1)                        0.23       6.74 f
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.74 f
  data arrival time                                   6.74

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.74
  -----------------------------------------------------------
  slack (MET)                                         2.86


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.08       6.50 f
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.50 f
  RTC/U4/Y (AND2X1)                        0.23       6.73 f
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.73 f
  data arrival time                                   6.73

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.73
  -----------------------------------------------------------
  slack (MET)                                         2.86


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.31 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.52 r
  RTC/add_30/U1_1_29/S (ADDHXL)            0.14       6.66 r
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.66 r
  RTC/U5/Y (AND2X1)                        0.22       6.88 r
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.88 r
  data arrival time                                   6.88

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.88
  -----------------------------------------------------------
  slack (MET)                                         2.87


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.31 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.52 r
  RTC/add_30/U1_1_29/S (ADDHXL)            0.14       6.66 r
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.66 r
  RTC/U5/Y (AND2X1)                        0.22       6.88 r
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.88 r
  data arrival time                                   6.88

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.88
  -----------------------------------------------------------
  slack (MET)                                         2.87


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[28]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.31 r
  RTC/add_30/U1_1_28/S (ADDHXL)            0.19       6.50 f
  RTC/add_30/SUM[28] (RTC_DW01_inc_3)      0.00       6.50 f
  RTC/U6/Y (AND2X1)                        0.23       6.73 f
  RTC/cnt_reg[28]/D (DFFRHQX1)             0.00       6.73 f
  data arrival time                                   6.73

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[28]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.73
  -----------------------------------------------------------
  slack (MET)                                         2.87


  Startpoint: RTC/cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[3]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[3]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[3] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       6.41 r
  RTC/add_30/U2/Y (XOR2X1)                 0.26       6.68 r
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.68 r
  RTC/U45/Y (AND2X1)                       0.18       6.86 r
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.86 r
  data arrival time                                   6.86

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.86
  -----------------------------------------------------------
  slack (MET)                                         2.89


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.37       0.37 f
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.37 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.60 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.80 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       1.00 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.20 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.40 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.60 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.80 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       2.00 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.21 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.41 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.61 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.81 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       3.01 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.21 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.41 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.61 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.81 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       4.01 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.21 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.41 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.61 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.82 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       5.02 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.22 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.42 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.62 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.82 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       6.02 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       6.22 f
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.20       6.42 f
  RTC/add_30/U2/Y (XOR2X1)                 0.25       6.67 r
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.67 r
  RTC/U45/Y (AND2X1)                       0.18       6.85 r
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.85 r
  data arrival time                                   6.85

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.85
  -----------------------------------------------------------
  slack (MET)                                         2.90


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.33       0.33 f
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.33 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.22       0.55 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.75 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       0.95 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.15 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.35 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.55 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.75 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       1.96 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.16 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.36 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.56 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.76 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       2.96 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.16 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.36 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.56 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.76 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       3.96 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.16 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.36 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.57 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.77 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       4.97 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.17 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.37 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.57 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.77 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       5.97 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       6.17 f
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.20       6.37 f
  RTC/add_30/U2/Y (XOR2X1)                 0.25       6.62 r
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.62 r
  RTC/U45/Y (AND2X1)                       0.18       6.80 r
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.80 r
  data arrival time                                   6.80

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.80
  -----------------------------------------------------------
  slack (MET)                                         2.95


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_29/S (ADDHXL)            0.14       6.56 r
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.56 r
  RTC/U5/Y (AND2X1)                        0.22       6.79 r
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.79 r
  data arrival time                                   6.79

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.79
  -----------------------------------------------------------
  slack (MET)                                         2.96


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_29/S (ADDHXL)            0.14       6.56 r
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.56 r
  RTC/U5/Y (AND2X1)                        0.22       6.78 r
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.78 r
  data arrival time                                   6.78

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.78
  -----------------------------------------------------------
  slack (MET)                                         2.97


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.14       6.56 r
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.56 r
  RTC/U4/Y (AND2X1)                        0.22       6.78 r
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.78 r
  data arrival time                                   6.78

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.78
  -----------------------------------------------------------
  slack (MET)                                         2.97


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.37       0.37 f
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.37 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.60 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.80 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       1.00 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.20 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.40 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.60 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.80 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       2.00 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.21 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.41 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.61 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.81 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       3.01 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.21 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.41 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.61 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.81 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       4.01 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.21 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.41 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.61 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.82 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       5.02 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.22 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.42 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.62 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.82 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       6.02 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       6.22 f
  RTC/add_30/U1_1_30/S (ADDHXL)            0.18       6.40 f
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.40 f
  RTC/U4/Y (AND2X1)                        0.23       6.63 f
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.63 f
  data arrival time                                   6.63

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.63
  -----------------------------------------------------------
  slack (MET)                                         2.97


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[28]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_28/S (ADDHXL)            0.19       6.40 f
  RTC/add_30/SUM[28] (RTC_DW01_inc_3)      0.00       6.40 f
  RTC/U6/Y (AND2X1)                        0.23       6.63 f
  RTC/cnt_reg[28]/D (DFFRHQX1)             0.00       6.63 f
  data arrival time                                   6.63

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[28]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.63
  -----------------------------------------------------------
  slack (MET)                                         2.97


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.42 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.14       6.56 r
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.56 r
  RTC/U4/Y (AND2X1)                        0.22       6.78 r
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.78 r
  data arrival time                                   6.78

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.78
  -----------------------------------------------------------
  slack (MET)                                         2.97


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_29/S (ADDHXL)            0.19       6.40 f
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.40 f
  RTC/U5/Y (AND2X1)                        0.23       6.63 f
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.63 f
  data arrival time                                   6.63

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.63
  -----------------------------------------------------------
  slack (MET)                                         2.97


  Startpoint: RTC/cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[3]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[3]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[3] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.19       6.40 f
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.40 f
  RTC/U4/Y (AND2X1)                        0.23       6.63 f
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.63 f
  data arrival time                                   6.63

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.63
  -----------------------------------------------------------
  slack (MET)                                         2.97


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[28]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.31 r
  RTC/add_30/U1_1_28/S (ADDHXL)            0.08       6.39 f
  RTC/add_30/SUM[28] (RTC_DW01_inc_3)      0.00       6.39 f
  RTC/U6/Y (AND2X1)                        0.23       6.62 f
  RTC/cnt_reg[28]/D (DFFRHQX1)             0.00       6.62 f
  data arrival time                                   6.62

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[28]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.62
  -----------------------------------------------------------
  slack (MET)                                         2.98


  Startpoint: RTC/cnt_reg[4]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[4]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[4]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[4] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       1.94 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       6.20 r
  RTC/add_30/U2/Y (XOR2X1)                 0.22       6.42 f
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.42 f
  RTC/U45/Y (AND2X1)                       0.20       6.62 f
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.62 f
  data arrival time                                   6.62

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.62
  -----------------------------------------------------------
  slack (MET)                                         2.98


  Startpoint: RTC/cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[3]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[3]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[3] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       6.41 r
  RTC/add_30/U2/Y (XOR2X1)                 0.17       6.58 r
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.58 r
  RTC/U45/Y (AND2X1)                       0.18       6.76 r
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.76 r
  data arrival time                                   6.76

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.76
  -----------------------------------------------------------
  slack (MET)                                         2.99


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.33       0.33 f
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.33 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.22       0.55 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.75 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       0.95 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.15 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.35 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.55 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.75 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       1.96 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.16 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.36 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.56 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.76 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       2.96 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.16 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.36 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.56 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.76 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       3.96 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.16 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.36 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.57 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.77 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       4.97 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.17 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.37 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.57 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.77 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       5.97 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       6.17 f
  RTC/add_30/U1_1_30/S (ADDHXL)            0.18       6.35 f
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.35 f
  RTC/U4/Y (AND2X1)                        0.23       6.58 f
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.58 f
  data arrival time                                   6.58

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.58
  -----------------------------------------------------------
  slack (MET)                                         3.02


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.32       0.32 f
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.32 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.22       0.55 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       0.75 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       0.95 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.15 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.35 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.55 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       1.75 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       1.95 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.16 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.36 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.56 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       2.76 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       2.96 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.16 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.36 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.56 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       3.76 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       3.96 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.16 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.36 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.56 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       4.77 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       4.97 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.17 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.37 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.57 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       5.77 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       5.97 f
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.20       6.17 f
  RTC/add_30/U2/Y (XOR2X1)                 0.21       6.37 f
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.37 f
  RTC/U45/Y (AND2X1)                       0.20       6.57 f
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.57 f
  data arrival time                                   6.57

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.57
  -----------------------------------------------------------
  slack (MET)                                         3.02


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.32       0.32 f
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.32 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.22       0.55 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       0.75 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       0.95 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.15 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.35 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.55 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       1.75 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       1.95 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.16 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.36 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.56 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       2.76 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       2.96 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.16 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.36 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.56 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       3.76 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       3.96 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.16 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.36 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.56 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       4.77 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       4.97 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.17 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.37 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.57 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       5.77 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       5.97 f
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.20       6.17 f
  RTC/add_30/U2/Y (XOR2X1)                 0.17       6.34 f
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.34 f
  RTC/U45/Y (AND2X1)                       0.20       6.54 f
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.54 f
  data arrival time                                   6.54

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.54
  -----------------------------------------------------------
  slack (MET)                                         3.06


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[28]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_28/S (ADDHXL)            0.08       6.29 f
  RTC/add_30/SUM[28] (RTC_DW01_inc_3)      0.00       6.29 f
  RTC/U6/Y (AND2X1)                        0.23       6.52 f
  RTC/cnt_reg[28]/D (DFFRHQX1)             0.00       6.52 f
  data arrival time                                   6.52

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[28]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.52
  -----------------------------------------------------------
  slack (MET)                                         3.08


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_29/S (ADDHXL)            0.08       6.29 f
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.29 f
  RTC/U5/Y (AND2X1)                        0.23       6.52 f
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.52 f
  data arrival time                                   6.52

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.52
  -----------------------------------------------------------
  slack (MET)                                         3.08


  Startpoint: RTC/cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[3]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[3]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[3] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.08       6.29 f
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.29 f
  RTC/U4/Y (AND2X1)                        0.23       6.52 f
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.52 f
  data arrival time                                   6.52

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.52
  -----------------------------------------------------------
  slack (MET)                                         3.08


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[28]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.31 r
  RTC/add_30/U1_1_28/S (ADDHXL)            0.14       6.45 r
  RTC/add_30/SUM[28] (RTC_DW01_inc_3)      0.00       6.45 r
  RTC/U6/Y (AND2X1)                        0.22       6.67 r
  RTC/cnt_reg[28]/D (DFFRHQX1)             0.00       6.67 r
  data arrival time                                   6.67

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[28]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.67
  -----------------------------------------------------------
  slack (MET)                                         3.08


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[28]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.31 r
  RTC/add_30/U1_1_28/S (ADDHXL)            0.14       6.45 r
  RTC/add_30/SUM[28] (RTC_DW01_inc_3)      0.00       6.45 r
  RTC/U6/Y (AND2X1)                        0.22       6.67 r
  RTC/cnt_reg[28]/D (DFFRHQX1)             0.00       6.67 r
  data arrival time                                   6.67

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[28]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.67
  -----------------------------------------------------------
  slack (MET)                                         3.08


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[27]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/S (ADDHXL)            0.19       6.29 f
  RTC/add_30/SUM[27] (RTC_DW01_inc_3)      0.00       6.29 f
  RTC/U7/Y (AND2X1)                        0.23       6.51 f
  RTC/cnt_reg[27]/D (DFFRHQX1)             0.00       6.51 f
  data arrival time                                   6.51

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[27]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.51
  -----------------------------------------------------------
  slack (MET)                                         3.08


  Startpoint: RTC/cnt_reg[4]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[4]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[4]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[4] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       1.94 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       6.20 r
  RTC/add_30/U2/Y (XOR2X1)                 0.26       6.46 r
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.46 r
  RTC/U45/Y (AND2X1)                       0.18       6.64 r
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.64 r
  data arrival time                                   6.64

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.64
  -----------------------------------------------------------
  slack (MET)                                         3.11


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.32       0.32 f
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.32 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.22       0.55 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       0.75 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       0.95 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.15 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.35 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.55 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       1.75 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       1.95 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.16 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.36 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.56 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       2.76 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       2.96 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.16 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.36 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.56 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       3.76 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       3.96 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.16 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.36 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.56 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       4.77 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       4.97 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.17 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.37 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.57 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       5.77 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       5.97 f
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.20       6.17 f
  RTC/add_30/U2/Y (XOR2X1)                 0.25       6.42 r
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.42 r
  RTC/U45/Y (AND2X1)                       0.18       6.60 r
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.60 r
  data arrival time                                   6.60

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.60
  -----------------------------------------------------------
  slack (MET)                                         3.15


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.37       0.37 f
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.37 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.60 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.80 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       1.00 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.20 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.40 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.60 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.80 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       2.00 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.21 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.41 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.61 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.81 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       3.01 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.21 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.41 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.61 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.81 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       4.01 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.21 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.41 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.61 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.82 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       5.02 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.22 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.42 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.62 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.82 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       6.02 f
  RTC/add_30/U1_1_29/S (ADDHXL)            0.18       6.20 f
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.20 f
  RTC/U5/Y (AND2X1)                        0.23       6.43 f
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.43 f
  data arrival time                                   6.43

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.43
  -----------------------------------------------------------
  slack (MET)                                         3.17


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.37       0.37 f
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.37 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.60 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.80 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       1.00 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.20 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.40 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.60 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.80 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       2.00 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.21 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.41 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.61 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.81 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       3.01 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.21 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.41 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.61 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.81 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       4.01 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.21 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.41 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.61 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.82 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       5.02 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.22 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.42 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.62 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.82 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       6.02 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       6.22 f
  RTC/add_30/U1_1_30/S (ADDHXL)            0.13       6.35 r
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.35 r
  RTC/U4/Y (AND2X1)                        0.22       6.57 r
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.57 r
  data arrival time                                   6.57

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.57
  -----------------------------------------------------------
  slack (MET)                                         3.18


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[28]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_28/S (ADDHXL)            0.14       6.35 r
  RTC/add_30/SUM[28] (RTC_DW01_inc_3)      0.00       6.35 r
  RTC/U6/Y (AND2X1)                        0.22       6.57 r
  RTC/cnt_reg[28]/D (DFFRHQX1)             0.00       6.57 r
  data arrival time                                   6.57

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[28]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.57
  -----------------------------------------------------------
  slack (MET)                                         3.18


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[28]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_28/S (ADDHXL)            0.14       6.35 r
  RTC/add_30/SUM[28] (RTC_DW01_inc_3)      0.00       6.35 r
  RTC/U6/Y (AND2X1)                        0.22       6.57 r
  RTC/cnt_reg[28]/D (DFFRHQX1)             0.00       6.57 r
  data arrival time                                   6.57

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[28]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.57
  -----------------------------------------------------------
  slack (MET)                                         3.18


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_29/S (ADDHXL)            0.14       6.35 r
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.35 r
  RTC/U5/Y (AND2X1)                        0.22       6.57 r
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.57 r
  data arrival time                                   6.57

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.57
  -----------------------------------------------------------
  slack (MET)                                         3.18


  Startpoint: RTC/cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[3]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[3]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[3] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.14       6.35 r
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.35 r
  RTC/U4/Y (AND2X1)                        0.22       6.57 r
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.57 r
  data arrival time                                   6.57

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.57
  -----------------------------------------------------------
  slack (MET)                                         3.18


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.37       0.37 f
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.37 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.60 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.80 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       1.00 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.20 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.40 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.60 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.80 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       2.00 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.21 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.41 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.61 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.81 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       3.01 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.21 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.41 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.61 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.81 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       4.01 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.21 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.41 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.61 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.82 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       5.02 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.22 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.42 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.62 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.82 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       6.02 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       6.22 f
  RTC/add_30/U1_1_30/S (ADDHXL)            0.13       6.35 r
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.35 r
  RTC/U4/Y (AND2X1)                        0.22       6.57 r
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.57 r
  data arrival time                                   6.57

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.57
  -----------------------------------------------------------
  slack (MET)                                         3.18


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[27]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/S (ADDHXL)            0.19       6.19 f
  RTC/add_30/SUM[27] (RTC_DW01_inc_3)      0.00       6.19 f
  RTC/U7/Y (AND2X1)                        0.23       6.42 f
  RTC/cnt_reg[27]/D (DFFRHQX1)             0.00       6.42 f
  data arrival time                                   6.42

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[27]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.42
  -----------------------------------------------------------
  slack (MET)                                         3.18


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_29/S (ADDHXL)            0.14       6.35 r
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.35 r
  RTC/U5/Y (AND2X1)                        0.22       6.57 r
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.57 r
  data arrival time                                   6.57

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.57
  -----------------------------------------------------------
  slack (MET)                                         3.18


  Startpoint: RTC/cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[3]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[3]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[3] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       6.21 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.14       6.35 r
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.35 r
  RTC/U4/Y (AND2X1)                        0.22       6.57 r
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.57 r
  data arrival time                                   6.57

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.57
  -----------------------------------------------------------
  slack (MET)                                         3.18


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[28]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_28/S (ADDHXL)            0.19       6.18 f
  RTC/add_30/SUM[28] (RTC_DW01_inc_3)      0.00       6.18 f
  RTC/U6/Y (AND2X1)                        0.23       6.41 f
  RTC/cnt_reg[28]/D (DFFRHQX1)             0.00       6.41 f
  data arrival time                                   6.41

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[28]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         3.18


  Startpoint: RTC/cnt_reg[4]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[4]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[4]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[4] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       1.94 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.19       6.18 f
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.18 f
  RTC/U4/Y (AND2X1)                        0.23       6.41 f
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.41 f
  data arrival time                                   6.41

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         3.18


  Startpoint: RTC/cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[3]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[3]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[3] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_29/S (ADDHXL)            0.19       6.18 f
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.18 f
  RTC/U5/Y (AND2X1)                        0.23       6.41 f
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.41 f
  data arrival time                                   6.41

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         3.18


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[27]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/S (ADDHXL)            0.08       6.18 f
  RTC/add_30/SUM[27] (RTC_DW01_inc_3)      0.00       6.18 f
  RTC/U7/Y (AND2X1)                        0.23       6.41 f
  RTC/cnt_reg[27]/D (DFFRHQX1)             0.00       6.41 f
  data arrival time                                   6.41

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[27]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         3.19


  Startpoint: RTC/cnt_reg[5]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[5]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[5]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[5] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       1.73 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       1.94 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.37 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U2/Y (XOR2X1)                 0.22       6.21 f
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.21 f
  RTC/U45/Y (AND2X1)                       0.20       6.41 f
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.41 f
  data arrival time                                   6.41

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         3.19


  Startpoint: RTC/cnt_reg[4]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[4]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[4]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[4] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       1.94 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       6.20 r
  RTC/add_30/U2/Y (XOR2X1)                 0.17       6.37 r
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.37 r
  RTC/U45/Y (AND2X1)                       0.18       6.55 r
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.55 r
  data arrival time                                   6.55

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.55
  -----------------------------------------------------------
  slack (MET)                                         3.20


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.33       0.33 f
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.33 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.22       0.55 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.75 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       0.95 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.15 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.35 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.55 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.75 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       1.96 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.16 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.36 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.56 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.76 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       2.96 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.16 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.36 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.56 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.76 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       3.96 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.16 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.36 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.57 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.77 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       4.97 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.17 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.37 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.57 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.77 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       5.97 f
  RTC/add_30/U1_1_29/S (ADDHXL)            0.18       6.15 f
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.15 f
  RTC/U5/Y (AND2X1)                        0.23       6.38 f
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.38 f
  data arrival time                                   6.38

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.38
  -----------------------------------------------------------
  slack (MET)                                         3.22


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.32       0.32 f
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.32 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.22       0.55 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       0.75 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       0.95 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.15 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.35 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.55 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       1.75 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       1.95 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.16 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.36 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.56 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       2.76 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       2.96 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.16 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.36 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.56 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       3.76 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       3.96 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.16 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.36 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.56 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       4.77 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       4.97 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.17 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.37 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.57 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       5.77 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       5.97 f
  RTC/add_30/U1_1_30/S (ADDHXL)            0.18       6.15 f
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.15 f
  RTC/U4/Y (AND2X1)                        0.23       6.38 f
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.38 f
  data arrival time                                   6.38

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.38
  -----------------------------------------------------------
  slack (MET)                                         3.22


  Startpoint: RTC/cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[3]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[3]/Q (DFFRHQX1)              0.32       0.32 f
  RTC/add_30/A[3] (RTC_DW01_inc_3)         0.00       0.32 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.22       0.55 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       0.75 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       0.95 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.15 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.35 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       1.55 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       1.75 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       1.95 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.16 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.36 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       2.56 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       2.76 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       2.96 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.16 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.36 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       3.56 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       3.76 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       3.96 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.16 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.36 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       4.56 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       4.77 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       4.97 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.17 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.37 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       5.57 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       5.77 f
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.20       5.97 f
  RTC/add_30/U2/Y (XOR2X1)                 0.21       6.17 f
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.17 f
  RTC/U45/Y (AND2X1)                       0.20       6.37 f
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.37 f
  data arrival time                                   6.37

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.37
  -----------------------------------------------------------
  slack (MET)                                         3.22


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.33       0.33 f
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.33 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.22       0.55 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.75 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       0.95 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.15 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.35 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.55 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.75 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       1.96 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.16 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.36 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.56 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.76 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       2.96 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.16 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.36 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.56 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.76 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       3.96 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.16 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.36 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.57 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.77 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       4.97 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.17 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.37 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.57 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.77 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       5.97 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       6.17 f
  RTC/add_30/U1_1_30/S (ADDHXL)            0.13       6.30 r
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.30 r
  RTC/U4/Y (AND2X1)                        0.22       6.53 r
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.53 r
  data arrival time                                   6.53

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.53
  -----------------------------------------------------------
  slack (MET)                                         3.22


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.33       0.33 f
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.33 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.22       0.55 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.75 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       0.95 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.15 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.35 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.55 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.75 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       1.96 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.16 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.36 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.56 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.76 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       2.96 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.16 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.36 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.56 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.76 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       3.96 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.16 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.36 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.57 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.77 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       4.97 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.17 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.37 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.57 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.77 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       5.97 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       6.17 f
  RTC/add_30/U1_1_30/S (ADDHXL)            0.13       6.30 r
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.30 r
  RTC/U4/Y (AND2X1)                        0.22       6.52 r
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.52 r
  data arrival time                                   6.52

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.52
  -----------------------------------------------------------
  slack (MET)                                         3.23


  Startpoint: RTC/cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[3]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[3]/Q (DFFRHQX1)              0.32       0.32 f
  RTC/add_30/A[3] (RTC_DW01_inc_3)         0.00       0.32 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.22       0.55 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       0.75 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       0.95 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.15 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.35 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       1.55 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       1.75 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       1.95 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.16 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.36 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       2.56 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       2.76 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       2.96 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.16 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.36 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       3.56 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       3.76 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       3.96 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.16 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.36 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       4.56 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       4.77 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       4.97 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.17 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.37 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       5.57 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       5.77 f
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.20       5.97 f
  RTC/add_30/U2/Y (XOR2X1)                 0.17       6.14 f
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.14 f
  RTC/U45/Y (AND2X1)                       0.20       6.34 f
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.34 f
  data arrival time                                   6.34

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.34
  -----------------------------------------------------------
  slack (MET)                                         3.26


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[27]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/S (ADDHXL)            0.08       6.08 f
  RTC/add_30/SUM[27] (RTC_DW01_inc_3)      0.00       6.08 f
  RTC/U7/Y (AND2X1)                        0.23       6.31 f
  RTC/cnt_reg[27]/D (DFFRHQX1)             0.00       6.31 f
  data arrival time                                   6.31

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[27]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.31
  -----------------------------------------------------------
  slack (MET)                                         3.29


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[28]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_28/S (ADDHXL)            0.08       6.08 f
  RTC/add_30/SUM[28] (RTC_DW01_inc_3)      0.00       6.08 f
  RTC/U6/Y (AND2X1)                        0.23       6.31 f
  RTC/cnt_reg[28]/D (DFFRHQX1)             0.00       6.31 f
  data arrival time                                   6.31

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[28]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.31
  -----------------------------------------------------------
  slack (MET)                                         3.29


  Startpoint: RTC/cnt_reg[4]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[4]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[4]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[4] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       1.94 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.08       6.08 f
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.08 f
  RTC/U4/Y (AND2X1)                        0.23       6.31 f
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.31 f
  data arrival time                                   6.31

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.31
  -----------------------------------------------------------
  slack (MET)                                         3.29


  Startpoint: RTC/cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[3]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[3]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[3] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_29/S (ADDHXL)            0.08       6.08 f
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.08 f
  RTC/U5/Y (AND2X1)                        0.23       6.31 f
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.31 f
  data arrival time                                   6.31

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.31
  -----------------------------------------------------------
  slack (MET)                                         3.29


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[27]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/S (ADDHXL)            0.14       6.24 r
  RTC/add_30/SUM[27] (RTC_DW01_inc_3)      0.00       6.24 r
  RTC/U7/Y (AND2X1)                        0.22       6.46 r
  RTC/cnt_reg[27]/D (DFFRHQX1)             0.00       6.46 r
  data arrival time                                   6.46

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[27]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.46
  -----------------------------------------------------------
  slack (MET)                                         3.29


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[27]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       6.09 r
  RTC/add_30/U1_1_27/S (ADDHXL)            0.14       6.23 r
  RTC/add_30/SUM[27] (RTC_DW01_inc_3)      0.00       6.23 r
  RTC/U7/Y (AND2X1)                        0.22       6.46 r
  RTC/cnt_reg[27]/D (DFFRHQX1)             0.00       6.46 r
  data arrival time                                   6.46

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[27]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.46
  -----------------------------------------------------------
  slack (MET)                                         3.29


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[26]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.52       0.52 r
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.52 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.24       0.76 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.97 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.18 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.40 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.61 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.83 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       2.04 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.25 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.47 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.68 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.89 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.11 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.32 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.53 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.75 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.96 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.17 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.39 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.60 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.81 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       5.03 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.24 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.45 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.67 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.88 r
  RTC/add_30/U1_1_26/S (ADDHXL)            0.19       6.07 f
  RTC/add_30/SUM[26] (RTC_DW01_inc_3)      0.00       6.07 f
  RTC/U8/Y (AND2X1)                        0.23       6.30 f
  RTC/cnt_reg[26]/D (DFFRHQX1)             0.00       6.30 f
  data arrival time                                   6.30

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[26]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.30
  -----------------------------------------------------------
  slack (MET)                                         3.30


  Startpoint: RTC/cnt_reg[5]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[5]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[5]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[5] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       1.73 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       1.94 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.37 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U2/Y (XOR2X1)                 0.26       6.25 r
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.25 r
  RTC/U45/Y (AND2X1)                       0.18       6.43 r
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.43 r
  data arrival time                                   6.43

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.43
  -----------------------------------------------------------
  slack (MET)                                         3.32


  Startpoint: RTC/cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[31]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[3]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[3]/Q (DFFRHQX1)              0.32       0.32 f
  RTC/add_30/A[3] (RTC_DW01_inc_3)         0.00       0.32 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.22       0.55 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       0.75 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       0.95 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.15 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.35 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       1.55 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       1.75 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       1.95 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.16 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.36 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       2.56 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       2.76 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       2.96 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.16 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.36 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       3.56 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       3.76 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       3.96 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.16 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.36 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       4.56 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       4.77 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       4.97 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.17 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.37 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       5.57 f
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.20       5.77 f
  RTC/add_30/U1_1_30/CO (ADDHXL)           0.20       5.97 f
  RTC/add_30/U2/Y (XOR2X1)                 0.25       6.22 r
  RTC/add_30/SUM[31] (RTC_DW01_inc_3)      0.00       6.22 r
  RTC/U45/Y (AND2X1)                       0.18       6.40 r
  RTC/cnt_reg[31]/D (DFFRHQX1)             0.00       6.40 r
  data arrival time                                   6.40

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[31]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.40
  -----------------------------------------------------------
  slack (MET)                                         3.35


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[28]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.37       0.37 f
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.37 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.60 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.80 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       1.00 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.20 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.40 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.60 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.80 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       2.00 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.21 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.41 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.61 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.81 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       3.01 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.21 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.41 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.61 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.81 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       4.01 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.21 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.41 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.61 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.82 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       5.02 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.22 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.42 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.62 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.82 f
  RTC/add_30/U1_1_28/S (ADDHXL)            0.18       6.00 f
  RTC/add_30/SUM[28] (RTC_DW01_inc_3)      0.00       6.00 f
  RTC/U6/Y (AND2X1)                        0.23       6.23 f
  RTC/cnt_reg[28]/D (DFFRHQX1)             0.00       6.23 f
  data arrival time                                   6.23

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[28]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.23
  -----------------------------------------------------------
  slack (MET)                                         3.37


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.37       0.37 f
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.37 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.60 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.80 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       1.00 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.20 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.40 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.60 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.80 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       2.00 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.21 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.41 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.61 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.81 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       3.01 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.21 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.41 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.61 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.81 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       4.01 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.21 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.41 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.61 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.82 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       5.02 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.22 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.42 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.62 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.82 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       6.02 f
  RTC/add_30/U1_1_29/S (ADDHXL)            0.13       6.15 r
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.15 r
  RTC/U5/Y (AND2X1)                        0.22       6.37 r
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.37 r
  data arrival time                                   6.37

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.37
  -----------------------------------------------------------
  slack (MET)                                         3.38


  Startpoint: RTC/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[0]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[0]/Q (DFFRHQX1)              0.37       0.37 f
  RTC/add_30/A[0] (RTC_DW01_inc_3)         0.00       0.37 f
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.60 f
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.20       0.80 f
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.20       1.00 f
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.20       1.20 f
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.20       1.40 f
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.20       1.60 f
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.20       1.80 f
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.20       2.00 f
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.20       2.21 f
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.20       2.41 f
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.20       2.61 f
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.20       2.81 f
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.20       3.01 f
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.20       3.21 f
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.20       3.41 f
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.20       3.61 f
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.20       3.81 f
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.20       4.01 f
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.20       4.21 f
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.20       4.41 f
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.20       4.61 f
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.20       4.82 f
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.20       5.02 f
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.20       5.22 f
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.20       5.42 f
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.20       5.62 f
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.20       5.82 f
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.20       6.02 f
  RTC/add_30/U1_1_29/S (ADDHXL)            0.13       6.15 r
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.15 r
  RTC/U5/Y (AND2X1)                        0.22       6.37 r
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.37 r
  data arrival time                                   6.37

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.37
  -----------------------------------------------------------
  slack (MET)                                         3.38


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[27]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/S (ADDHXL)            0.14       6.14 r
  RTC/add_30/SUM[27] (RTC_DW01_inc_3)      0.00       6.14 r
  RTC/U7/Y (AND2X1)                        0.22       6.36 r
  RTC/cnt_reg[27]/D (DFFRHQX1)             0.00       6.36 r
  data arrival time                                   6.36

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[27]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.36
  -----------------------------------------------------------
  slack (MET)                                         3.39


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[27]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_27/S (ADDHXL)            0.14       6.14 r
  RTC/add_30/SUM[27] (RTC_DW01_inc_3)      0.00       6.14 r
  RTC/U7/Y (AND2X1)                        0.22       6.36 r
  RTC/cnt_reg[27]/D (DFFRHQX1)             0.00       6.36 r
  data arrival time                                   6.36

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[27]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.36
  -----------------------------------------------------------
  slack (MET)                                         3.39


  Startpoint: RTC/cnt_reg[4]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[4]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[4]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[4] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       1.94 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.14       6.14 r
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.14 r
  RTC/U4/Y (AND2X1)                        0.22       6.36 r
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.36 r
  data arrival time                                   6.36

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.36
  -----------------------------------------------------------
  slack (MET)                                         3.39


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[28]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_28/S (ADDHXL)            0.14       6.14 r
  RTC/add_30/SUM[28] (RTC_DW01_inc_3)      0.00       6.14 r
  RTC/U6/Y (AND2X1)                        0.22       6.36 r
  RTC/cnt_reg[28]/D (DFFRHQX1)             0.00       6.36 r
  data arrival time                                   6.36

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[28]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.36
  -----------------------------------------------------------
  slack (MET)                                         3.39


  Startpoint: RTC/cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[3]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[3]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[3] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_29/S (ADDHXL)            0.14       6.14 r
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.14 r
  RTC/U5/Y (AND2X1)                        0.22       6.36 r
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.36 r
  data arrival time                                   6.36

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.36
  -----------------------------------------------------------
  slack (MET)                                         3.39


  Startpoint: RTC/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[26]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[1]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[1]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[1] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_1/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.73 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.37 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_26/S (ADDHXL)            0.19       5.97 f
  RTC/add_30/SUM[26] (RTC_DW01_inc_3)      0.00       5.97 f
  RTC/U8/Y (AND2X1)                        0.23       6.20 f
  RTC/cnt_reg[26]/D (DFFRHQX1)             0.00       6.20 f
  data arrival time                                   6.20

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[26]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.20
  -----------------------------------------------------------
  slack (MET)                                         3.40


  Startpoint: RTC/cnt_reg[4]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[4]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[4]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[4] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       1.94 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.14       6.13 r
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       6.13 r
  RTC/U4/Y (AND2X1)                        0.22       6.35 r
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.35 r
  data arrival time                                   6.35

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.35
  -----------------------------------------------------------
  slack (MET)                                         3.40


  Startpoint: RTC/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[28]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[2]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[2]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[2] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_2/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       2.15 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_28/S (ADDHXL)            0.14       6.13 r
  RTC/add_30/SUM[28] (RTC_DW01_inc_3)      0.00       6.13 r
  RTC/U6/Y (AND2X1)                        0.22       6.35 r
  RTC/cnt_reg[28]/D (DFFRHQX1)             0.00       6.35 r
  data arrival time                                   6.35

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[28]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.35
  -----------------------------------------------------------
  slack (MET)                                         3.40


  Startpoint: RTC/cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[29]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[3]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[3]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[3] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_3/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_4/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.21       1.08 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.72 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.94 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       2.36 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       3.00 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.64 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       4.28 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.99 r
  RTC/add_30/U1_1_29/S (ADDHXL)            0.14       6.13 r
  RTC/add_30/SUM[29] (RTC_DW01_inc_3)      0.00       6.13 r
  RTC/U5/Y (AND2X1)                        0.22       6.35 r
  RTC/cnt_reg[29]/D (DFFRHQX1)             0.00       6.35 r
  data arrival time                                   6.35

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[29]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -6.35
  -----------------------------------------------------------
  slack (MET)                                         3.40


  Startpoint: RTC/cnt_reg[5]
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: RTC/cnt_reg[30]
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RTC/cnt_reg[5]/CK (DFFRHQX1)             0.00       0.00 r
  RTC/cnt_reg[5]/Q (DFFRHQX1)              0.43       0.43 r
  RTC/add_30/A[5] (RTC_DW01_inc_3)         0.00       0.43 r
  RTC/add_30/U1_1_5/CO (ADDHXL)            0.23       0.66 r
  RTC/add_30/U1_1_6/CO (ADDHXL)            0.21       0.87 r
  RTC/add_30/U1_1_7/CO (ADDHXL)            0.21       1.09 r
  RTC/add_30/U1_1_8/CO (ADDHXL)            0.21       1.30 r
  RTC/add_30/U1_1_9/CO (ADDHXL)            0.21       1.51 r
  RTC/add_30/U1_1_10/CO (ADDHXL)           0.21       1.73 r
  RTC/add_30/U1_1_11/CO (ADDHXL)           0.21       1.94 r
  RTC/add_30/U1_1_12/CO (ADDHXL)           0.21       2.15 r
  RTC/add_30/U1_1_13/CO (ADDHXL)           0.21       2.37 r
  RTC/add_30/U1_1_14/CO (ADDHXL)           0.21       2.58 r
  RTC/add_30/U1_1_15/CO (ADDHXL)           0.21       2.79 r
  RTC/add_30/U1_1_16/CO (ADDHXL)           0.21       3.01 r
  RTC/add_30/U1_1_17/CO (ADDHXL)           0.21       3.22 r
  RTC/add_30/U1_1_18/CO (ADDHXL)           0.21       3.43 r
  RTC/add_30/U1_1_19/CO (ADDHXL)           0.21       3.65 r
  RTC/add_30/U1_1_20/CO (ADDHXL)           0.21       3.86 r
  RTC/add_30/U1_1_21/CO (ADDHXL)           0.21       4.07 r
  RTC/add_30/U1_1_22/CO (ADDHXL)           0.21       4.29 r
  RTC/add_30/U1_1_23/CO (ADDHXL)           0.21       4.50 r
  RTC/add_30/U1_1_24/CO (ADDHXL)           0.21       4.71 r
  RTC/add_30/U1_1_25/CO (ADDHXL)           0.21       4.93 r
  RTC/add_30/U1_1_26/CO (ADDHXL)           0.21       5.14 r
  RTC/add_30/U1_1_27/CO (ADDHXL)           0.21       5.35 r
  RTC/add_30/U1_1_28/CO (ADDHXL)           0.21       5.57 r
  RTC/add_30/U1_1_29/CO (ADDHXL)           0.21       5.78 r
  RTC/add_30/U1_1_30/S (ADDHXL)            0.19       5.97 f
  RTC/add_30/SUM[30] (RTC_DW01_inc_3)      0.00       5.97 f
  RTC/U4/Y (AND2X1)                        0.23       6.20 f
  RTC/cnt_reg[30]/D (DFFRHQX1)             0.00       6.20 f
  data arrival time                                   6.20

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  RTC/cnt_reg[30]/CK (DFFRHQX1)            0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -6.20
  -----------------------------------------------------------
  slack (MET)                                         3.40


1
