#VERSION#
1.06
#SIGNALTUPLE#
1
19333
MEM.ALUout
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
2
19299
MEM.exe_RDsrc
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
3
19466
MEM.exe_func3
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
4
802
CS
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
5
803
WEB
3
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
6
255
branch
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
7
247
pctoreg
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
8
248
ALUsrc
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
9
249
RDsrc
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
10
252
memwrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
11
251
memtoreg
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
12
254
regwrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
13
253
memread
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
14
353
func3[1:0]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
15
373
rd_addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
16
353
func3
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
17
559
ALUout
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
18
488
zeroFlag
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
19
356
func7
6
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
20
527
csr_out
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
21
378
imm[31:12]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
22
289
rs1_data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
23
42
pc_imm
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
24
634
mem_datain
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
25
738
mem_dataout
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
26
8
branchctrl
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
27
173
pc_out[1:0]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
28
173
pc_out[31:16]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
29
633
mem_memwrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
30
698
fdmem_regwrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
31
770
mem_addr
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
32
1639
IF.ProgramCounter.PCWrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
33
1607
IF.ProgramCounter.pc_in
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
34
1640
IF.ProgramCounter.pc_out
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
35
913
IF.pc_imm
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
36
1140
IF.pc
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
37
881
IF.pc_immrs1
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
38
947
IF.PCWrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
39
879
IF.branchctrl
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
40
946
IF.ifid_regwrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
41
141
ifins_out
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
42
945
IF.insflush
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
43
77
instr_out
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
44
948
IF.instr_out
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
45
173
pc_out
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
46
2817
ID.ControlUnit.ALUop
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
47
2821
ID.ControlUnit.ALUsrc
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
48
2828
ID.ControlUnit.Immtype
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
49
2822
ID.ControlUnit.RDsrc
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
50
2831
ID.ControlUnit.branch
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
51
2814
ID.ControlUnit.func3[2]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
52
2826
ID.ControlUnit.memread
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
53
2824
ID.ControlUnit.memtoreg
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
54
2825
ID.ControlUnit.memwrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
55
2807
ID.ControlUnit.opcode
6
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
56
2820
ID.ControlUnit.pctoreg
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
57
2827
ID.ControlUnit.regwrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
58
3294
ID.RegisterFile.rd_addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
59
3299
ID.RegisterFile.rd_data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
60
3284
ID.RegisterFile.rs1_addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
61
3331
ID.RegisterFile.rs1_outdata
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
62
3289
ID.RegisterFile.rs2_addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
63
3363
ID.RegisterFile.rs2_outdata
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
64
3283
ID.RegisterFile.wb_regwrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
65
13837
ID.ImmediateGenerator.Immtype
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
66
13840
ID.ImmediateGenerator.imm_in[31:7]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
67
13872
ID.ImmediateGenerator.imm_out
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
68
2125
ID.ctrlflush
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
69
2056
ID.ifins_out
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
70
2120
ID.wb_rd_addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
71
2088
ID.wb_rd_data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
72
2126
ID.wb_regwrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
73
16323
EXE.ALU.ALUCtrl
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
74
16393
EXE.ALU.ALUout
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
75
16328
EXE.ALU.in1
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
76
16360
EXE.ALU.in2
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
77
16392
EXE.ALU.zeroFlag
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
78
17851
EXE.ALUCtrl1.ALUCtrl
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
79
17848
EXE.ALUCtrl1.ALUOP
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
80
17845
EXE.ALUCtrl1.func3
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
81
17838
EXE.ALUCtrl1.func7
6
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
82
18524
EXE.csr.csr_out
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
83
18396
EXE.csr.cycle
63
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
84
18393
EXE.csr.func3
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
85
18329
EXE.csr.imm[11:0]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
86
18460
EXE.csr.instr
63
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
87
14283
EXE.ALUOP
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
88
14292
EXE.ALUsrc
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
89
14299
EXE.Forward1
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
90
14301
EXE.Forward2
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
91
14303
EXE.Forward_memrd_data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
92
14335
EXE.Forward_wb_data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
93
14145
EXE.ID_PC
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
94
14143
EXE.csrminus
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
95
14241
EXE.func3
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
96
14244
EXE.func7
6
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
97
14251
EXE.imm
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
98
14507
EXE.pc_imm
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
99
14539
EXE.pc_immrs
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
100
14291
EXE.pctoreg
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
101
14177
EXE.rs1_data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
102
14209
EXE.rs2_data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
103
14367
EXE.zeroFlag
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
104
19605
MEM.CS
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
105
19397
MEM.EX_forward_rs2_data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
106
19573
MEM.Forward_memrd_data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
107
19365
MEM.csr_out
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
108
19297
MEM.exe_memread
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
109
19295
MEM.exe_memwrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
110
19434
MEM.exe_pctoreg
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
111
19541
MEM.mem_datain
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
112
666
mem_dataout_wire
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
113
19301
MEM.mem_dataout_wire
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
114
706
mem_rd_data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
115
21141
WB.Forward_wb_data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
116
21076
WB.mem_dataout
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
117
21037
WB.mem_memtoreg
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
118
21071
WB.mem_rd_addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
119
21039
WB.mem_rd_data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
120
21038
WB.mem_regwrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
121
21109
WB.wb_rd_data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
122
21193
FORWARD.EX_rd_addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
123
21203
FORWARD.Forward1
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
124
21205
FORWARD.Forward2
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
125
21182
FORWARD.exe_regwrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
126
21198
FORWARD.mem_rd_addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
127
21181
FORWARD.mem_regwrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
128
21183
FORWARD.rs1_addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
129
21188
FORWARD.rs2_addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
130
21234
BRANCH.branch
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
131
21236
BRANCH.branchctrl
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
132
21233
BRANCH.zeroFlag
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
133
21294
HAZARD.PCWrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
134
21273
HAZARD.branchctrl
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
135
21295
HAZARD.csrminus
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
136
21291
HAZARD.ctrlflush
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
137
21292
HAZARD.ifid_regwrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
138
21293
HAZARD.insflush
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
139
21280
HAZARD.memread
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
140
21275
HAZARD.rd_addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
141
21281
HAZARD.rs1_addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
142
21286
HAZARD.rs2_addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
143
559
ALUout[0]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
144
141
ifins_out[0]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
145
7
rst
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
146
14406
EXE.ALUout[0]
31
0
<obsolete>
0
<reference>
0
1

u

#POITUPLE#
1
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
3
1
2
3
11
2
MEM.automatic_out_of_bound_0
MEM.automatic_out_of_bound_0_precond
<signalCorrelation-vector>
0
0
0
1
1
0
0
0
../src/MEM.sv
MEM
21
55
58
58
#POITUPLE#
2
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
3
1
2
3
11
2
MEM.automatic_out_of_bound_1
MEM.automatic_out_of_bound_1_precond
<signalCorrelation-vector>
0
0
0
1
2
0
0
0
../src/MEM.sv
MEM
21
54
62
62
#POITUPLE#
3
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
IF
<signalCorrelation-vector>
0
0
0
1
3
0
0
0
../src/IF.sv
IF
1
10
3
57
#POITUPLE#
4
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
IF
<signalCorrelation-vector>
0
0
0
1
4
0
0
0
../src/IF.sv
IF
1
10
3
57
#POITUPLE#
5
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
2
IF

<signalCorrelation-vector>
0
0
0
1
5
0
0
0
../src/IF.sv
IF
17
34
23
23
#POITUPLE#
6
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
6
0
0
0
../src/IF.sv
IF
9
16
26
30
#POITUPLE#
7
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
7
0
0
0
../src/SRAM_wrapper.sv
IM1
17
19
8
8
#POITUPLE#
8
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
8
0
0
0
../src/SRAM_wrapper.sv
IM1
9
11
2
2
#POITUPLE#
9
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
4
20
0
<signalCorrelation-vector>
0
0
0
1
9
0
0
0
../src/SRAM_wrapper.sv
IM1
9
11
3
3
#POITUPLE#
10
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
10
0
0
0
../src/SRAM_wrapper.sv
IM1
9
11
4
4
#POITUPLE#
11
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
5
20
0
<signalCorrelation-vector>
0
0
0
1
11
0
0
0
../src/SRAM_wrapper.sv
IM1
15
18
5
5
#POITUPLE#
12
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
12
0
0
0
../src/SRAM_wrapper.sv
IM1
16
17
6
6
#POITUPLE#
13
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
13
0
0
0
../src/SRAM_wrapper.sv
IM1
16
18
7
7
#POITUPLE#
14
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
14
0
0
0
../src/SRAM_wrapper.sv
IM1
17
19
8
8
#POITUPLE#
15
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
6
20
0
<signalCorrelation-vector>
0
0
0
1
15
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
21
27
13
13
#POITUPLE#
16
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
7
20
0
<signalCorrelation-vector>
0
0
0
1
16
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
9
16
25
159
#POITUPLE#
17
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
6
20
0
<signalCorrelation-vector>
0
0
0
1
17
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
9
16
25
159
#POITUPLE#
18
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
8
20
0
<signalCorrelation-vector>
0
0
0
1
18
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
9
16
25
159
#POITUPLE#
19
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
9
20
0
<signalCorrelation-vector>
0
0
0
1
19
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
9
16
25
159
#POITUPLE#
20
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
10
20
0
<signalCorrelation-vector>
0
0
0
1
20
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
9
16
25
159
#POITUPLE#
21
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
21
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
9
16
25
159
#POITUPLE#
22
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
11
20
0
<signalCorrelation-vector>
0
0
0
1
22
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
9
16
25
159
#POITUPLE#
23
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
12
20
0
<signalCorrelation-vector>
0
0
0
1
23
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
9
16
25
159
#POITUPLE#
24
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
13
20
0
<signalCorrelation-vector>
0
0
0
1
24
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
9
16
25
159
#POITUPLE#
25
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
25
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
9
16
25
159
#POITUPLE#
26
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
14
20
0
<signalCorrelation-vector>
0
0
0
1
26
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
16
21
3
3
#POITUPLE#
27
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
27
0
0
0
../src/RegisterFile.sv
ID.RegisterFile
15
23
14
14
#POITUPLE#
28
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
28
0
0
0
../src/RegisterFile.sv
ID.RegisterFile
15
23
14
14
#POITUPLE#
29
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
29
0
0
0
../src/RegisterFile.sv
ID.RegisterFile
15
23
14
14
#POITUPLE#
30
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
15
20
0
<signalCorrelation-vector>
0
0
0
1
30
0
0
0
../src/RegisterFile.sv
ID.RegisterFile
17
34
28
28
#POITUPLE#
31
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
31
0
0
0
../src/ImmediateGenerator.sv
ID.ImmediateGenerator
28
44
11
11
#POITUPLE#
32
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
32
0
0
0
../src/ImmediateGenerator.sv
ID.ImmediateGenerator
28
44
15
15
#POITUPLE#
33
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
33
0
0
0
../src/ImmediateGenerator.sv
ID.ImmediateGenerator
28
44
19
19
#POITUPLE#
34
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
34
0
0
0
../src/ImmediateGenerator.sv
ID.ImmediateGenerator
28
44
27
27
#POITUPLE#
35
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
35
0
0
0
../src/ImmediateGenerator.sv
ID.ImmediateGenerator
9
16
8
32
#POITUPLE#
36
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
36
0
0
0
../src/ImmediateGenerator.sv
ID.ImmediateGenerator
17
23
3
3
#POITUPLE#
37
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
6
20
0
<signalCorrelation-vector>
0
0
0
1
37
0
0
0
../src/ID.sv
ID
21
27
22
22
#POITUPLE#
38
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
16
20
1
ID
<signalCorrelation-vector>
0
0
0
1
38
0
0
0
../src/ID.sv
ID
16
21
115
115
#POITUPLE#
39
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
39
0
0
0
../src/ALU.sv
EXE.ALU
12
28
11
11
#POITUPLE#
40
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
40
0
0
0
../src/ALU.sv
EXE.ALU
12
28
12
12
#POITUPLE#
41
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
17
20
1

<signalCorrelation-vector>
0
0
0
1
41
0
0
0
../src/ALU.sv
EXE.ALU
26
35
17
17
#POITUPLE#
42
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
17
20
1

<signalCorrelation-vector>
0
0
0
1
42
0
0
0
../src/ALU.sv
EXE.ALU
26
35
20
20
#POITUPLE#
43
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
43
0
0
0
../src/ALU.sv
EXE.ALU
17
50
29
29
#POITUPLE#
44
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
44
0
0
0
../src/ALU.sv
EXE.ALU
26
49
29
29
#POITUPLE#
45
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
17
20
1

<signalCorrelation-vector>
0
0
0
1
45
0
0
0
../src/ALU.sv
EXE.ALU
26
35
50
50
#POITUPLE#
46
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
17
20
0
<signalCorrelation-vector>
0
0
0
1
46
0
0
0
../src/ALU.sv
EXE.ALU
9
16
15
55
#POITUPLE#
47
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
18
20
0
<signalCorrelation-vector>
0
0
0
1
47
0
0
0
../src/ALU.sv
EXE.ALU
9
16
58
79
#POITUPLE#
48
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
19
20
0
<signalCorrelation-vector>
0
0
0
1
48
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl1
28
33
20
20
#POITUPLE#
49
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
19
20
0
<signalCorrelation-vector>
0
0
0
1
49
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl1
28
33
36
36
#POITUPLE#
50
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
50
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl1
17
24
18
45
#POITUPLE#
51
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
19
20
0
<signalCorrelation-vector>
0
0
0
1
51
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl1
28
33
66
66
#POITUPLE#
52
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
52
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl1
17
24
49
75
#POITUPLE#
53
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
53
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl1
17
24
78
85
#POITUPLE#
54
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
54
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl1
17
24
88
91
#POITUPLE#
55
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
55
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl1
17
24
94
102
#POITUPLE#
56
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
56
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl1
9
16
16
109
#POITUPLE#
57
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
20
20
0
<signalCorrelation-vector>
0
0
0
1
57
0
0
0
../src/csr.sv
EXE.csr
13
20
17
23
#POITUPLE#
58
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
20
20
0
<signalCorrelation-vector>
0
0
0
1
58
0
0
0
../src/csr.sv
EXE.csr
5
12
14
30
#POITUPLE#
59
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
21
20
0
<signalCorrelation-vector>
0
0
0
1
59
0
0
0
../src/csr.sv
EXE.csr
17
20
4
4
#POITUPLE#
60
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
22
20
0
<signalCorrelation-vector>
0
0
0
1
60
0
0
0
../src/csr.sv
EXE.csr
17
25
5
5
#POITUPLE#
61
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
23
20
2
EXE

<signalCorrelation-vector>
0
0
0
1
61
0
0
0
../src/EXE.sv
EXE
21
32
54
54
#POITUPLE#
62
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
2
EXE

<signalCorrelation-vector>
0
0
0
1
62
0
0
0
../src/EXE.sv
EXE
35
44
82
82
#POITUPLE#
63
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
2
EXE

<signalCorrelation-vector>
0
0
0
1
63
0
0
0
../src/EXE.sv
EXE
28
39
83
83
#POITUPLE#
64
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
2
EXE

<signalCorrelation-vector>
0
0
0
1
64
0
0
0
../src/EXE.sv
EXE
22
29
136
136
#POITUPLE#
65
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
65
0
0
0
../src/EXE.sv
EXE
22
29
136
136
#POITUPLE#
66
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
66
0
0
0
../src/EXE.sv
EXE
22
29
136
136
#POITUPLE#
67
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
2
EXE

<signalCorrelation-vector>
0
0
0
1
67
0
0
0
../src/EXE.sv
EXE
42
50
137
137
#POITUPLE#
68
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
68
0
0
0
../src/EXE.sv
EXE
42
50
137
137
#POITUPLE#
69
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
69
0
0
0
../src/EXE.sv
EXE
42
50
137
137
#POITUPLE#
70
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
70
0
0
0
../src/EXE.sv
EXE
47
54
138
138
#POITUPLE#
71
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
71
0
0
0
../src/EXE.sv
EXE
47
54
138
138
#POITUPLE#
72
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
17
20
0
<signalCorrelation-vector>
0
0
0
1
72
0
0
0
../src/MEM.sv
MEM
21
55
58
58
#POITUPLE#
73
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
17
20
0
<signalCorrelation-vector>
0
0
0
1
73
0
0
0
../src/MEM.sv
MEM
21
54
62
62
#POITUPLE#
74
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
24
20
0
<signalCorrelation-vector>
0
0
0
1
74
0
0
0
../src/MEM.sv
MEM
13
20
56
68
#POITUPLE#
75
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
75
0
0
0
../src/MEM.sv
MEM
40
65
97
97
#POITUPLE#
76
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
76
0
0
0
../src/MEM.sv
MEM
40
66
98
98
#POITUPLE#
77
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
25
20
0
<signalCorrelation-vector>
0
0
0
1
77
0
0
0
../src/MEM.sv
MEM
13
20
95
102
#POITUPLE#
78
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
FORWARD
<signalCorrelation-vector>
0
0
0
1
78
0
0
0
../src/Forward.sv
FORWARD
1
1
1
1
#POITUPLE#
79
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
79
0
0
0
../src/Branch.sv
BRANCH
1
10
1
19
#POITUPLE#
80
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
6
20
0
<signalCorrelation-vector>
0
0
0
1
80
0
0
0
../src/Branch.sv
BRANCH
16
22
4
4
#POITUPLE#
81
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
26
20
0
<signalCorrelation-vector>
0
0
0
1
81
0
0
0
../src/Branch.sv
BRANCH
9
16
9
17
#POITUPLE#
82
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
6
20
0
<signalCorrelation-vector>
0
0
0
1
82
0
0
0
../src/Branch.sv
BRANCH
1
10
1
19
#POITUPLE#
83
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
IF
<signalCorrelation-vector>
0
0
0
1
83
0
0
0
../src/top.sv

1
3
27
42
#POITUPLE#
84
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
IF
<signalCorrelation-vector>
0
0
0
1
84
0
0
0
../src/top.sv

1
3
27
42
#POITUPLE#
85
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
6
20
0
<signalCorrelation-vector>
0
0
0
1
85
0
0
0
../src/top.sv

15
21
66
66
#POITUPLE#
86
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
BRANCH
<signalCorrelation-vector>
0
0
0
1
86
0
0
0
../src/top.sv

1
3
244
248
#POITUPLE#
87
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
27
20
1
top
<signalCorrelation-vector>
0
0
0
1
87
0
0
0
../src/top.sv

16
22
25
25
#POITUPLE#
88
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
28
20
1
top
<signalCorrelation-vector>
0
0
0
1
88
0
0
0
../src/top.sv

16
22
25
25
#POITUPLE#
89
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
29
20
1
top
<signalCorrelation-vector>
0
0
0
1
89
0
0
0
../src/top.sv

7
19
171
171
#POITUPLE#
90
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
30
20
1
top
<signalCorrelation-vector>
0
0
0
1
90
0
0
0
../src/top.sv

7
21
174
174
#POITUPLE#
91
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
31
20
1
top
<signalCorrelation-vector>
0
0
0
1
91
0
0
0
../src/top.sv

13
21
180
180
#POITUPLE#
92
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
6
20
1
BRANCH
<signalCorrelation-vector>
0
0
0
1
92
0
0
0
../src/top.sv

15
21
66
66
#POITUPLE#
93
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
93
0
0
0
../src/Forward.sv
FORWARD
1
1
1
1
#POITUPLE#
94
11
2
1
0
0
0
19
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
32
20
1
IF.ProgramCounter
<signalCorrelation-vector>
0
0
0
1
94
0
0
0
../src/ProgramCounter.sv
IF.ProgramCounter
11
18
5
5
#POITUPLE#
95
11
2
1
0
0
0
19
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
33
20
1
IF.ProgramCounter
<signalCorrelation-vector>
0
0
0
1
95
0
0
0
../src/ProgramCounter.sv
IF.ProgramCounter
18
23
4
4
#POITUPLE#
96
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
34
35
20
0
<signalCorrelation-vector>
0
0
0
1
96
0
0
0
../src/IF.sv
IF
17
23
8
8
#POITUPLE#
97
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
34
36
20
0
<signalCorrelation-vector>
0
0
0
1
97
0
0
0
../src/IF.sv
IF
12
34
23
23
#POITUPLE#
98
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
34
37
20
0
<signalCorrelation-vector>
0
0
0
1
98
0
0
0
../src/IF.sv
IF
17
26
7
7
#POITUPLE#
99
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
38
20
1
IF
<signalCorrelation-vector>
0
0
0
1
99
0
0
0
../src/IF.sv
IF
11
18
11
11
#POITUPLE#
100
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
39
20
1
IF
<signalCorrelation-vector>
0
0
0
1
100
0
0
0
../src/IF.sv
IF
17
27
6
6
#POITUPLE#
101
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
40
20
1
IF
<signalCorrelation-vector>
0
0
0
1
101
0
0
0
../src/IF.sv
IF
11
24
10
10
#POITUPLE#
102
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
41
20
0
<signalCorrelation-vector>
0
0
0
1
102
0
0
0
../src/IF.sv
IF
9
12
42
54
#POITUPLE#
103
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
42
20
1
IF
<signalCorrelation-vector>
0
0
0
1
103
0
0
0
../src/IF.sv
IF
11
19
9
9
#POITUPLE#
104
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
43
20
2
IF
IF
<signalCorrelation-vector>
0
0
0
1
104
0
0
0
../src/top.sv

15
24
37
37
#POITUPLE#
105
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
44
20
1
IF
<signalCorrelation-vector>
0
0
0
1
105
0
0
0
../src/IF.sv
IF
17
26
12
12
#POITUPLE#
106
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
35
20
1
IF
<signalCorrelation-vector>
0
0
0
1
106
0
0
0
../src/IF.sv
IF
17
23
8
8
#POITUPLE#
107
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
37
20
1
IF
<signalCorrelation-vector>
0
0
0
1
107
0
0
0
../src/IF.sv
IF
17
26
7
7
#POITUPLE#
108
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
45
20
2
IF
IF
<signalCorrelation-vector>
0
0
0
1
108
0
0
0
../src/top.sv

12
18
41
41
#POITUPLE#
109
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
109
0
0
0
../src/SRAM_wrapper.sv
IM1
16
17
6
6
#POITUPLE#
110
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
110
0
0
0
../src/SRAM_wrapper.sv
IM1
9
11
2
2
#POITUPLE#
111
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
4
20
0
<signalCorrelation-vector>
0
0
0
1
111
0
0
0
../src/SRAM_wrapper.sv
IM1
9
11
3
3
#POITUPLE#
112
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
112
0
0
0
../src/SRAM_wrapper.sv
IM1
16
18
7
7
#POITUPLE#
113
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
113
0
0
0
../src/SRAM_wrapper.sv
IM1
17
19
8
8
#POITUPLE#
114
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
114
0
0
0
../src/SRAM_wrapper.sv
IM1
9
11
4
4
#POITUPLE#
115
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
5
20
0
<signalCorrelation-vector>
0
0
0
1
115
0
0
0
../src/SRAM_wrapper.sv
IM1
15
18
5
5
#POITUPLE#
116
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
46
20
0
<signalCorrelation-vector>
0
0
0
1
116
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
21
26
4
4
#POITUPLE#
117
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
47
20
0
<signalCorrelation-vector>
0
0
0
1
117
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
16
22
6
6
#POITUPLE#
118
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
48
20
0
<signalCorrelation-vector>
0
0
0
1
118
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
21
28
12
12
#POITUPLE#
119
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
49
20
0
<signalCorrelation-vector>
0
0
0
1
119
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
21
26
7
7
#POITUPLE#
120
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
50
20
0
<signalCorrelation-vector>
0
0
0
1
120
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
21
27
13
13
#POITUPLE#
121
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
51
20
1
ID.ControlUnit
<signalCorrelation-vector>
0
0
0
1
121
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
16
21
3
3
#POITUPLE#
122
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
14
20
0
<signalCorrelation-vector>
0
0
0
1
122
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
16
21
3
3
#POITUPLE#
123
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
52
20
0
<signalCorrelation-vector>
0
0
0
1
123
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
16
23
10
10
#POITUPLE#
124
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
53
20
0
<signalCorrelation-vector>
0
0
0
1
124
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
16
24
8
8
#POITUPLE#
125
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
54
20
0
<signalCorrelation-vector>
0
0
0
1
125
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
16
24
9
9
#POITUPLE#
126
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
55
20
1
ID.ControlUnit
<signalCorrelation-vector>
0
0
0
1
126
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
16
22
2
2
#POITUPLE#
127
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
56
20
0
<signalCorrelation-vector>
0
0
0
1
127
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
16
23
5
5
#POITUPLE#
128
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
57
20
0
<signalCorrelation-vector>
0
0
0
1
128
0
0
0
../src/ControlUnit.sv
ID.ControlUnit
16
24
11
11
#POITUPLE#
129
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
58
20
1
ID.RegisterFile
<signalCorrelation-vector>
0
0
0
1
129
0
0
0
../src/RegisterFile.sv
ID.RegisterFile
16
23
8
8
#POITUPLE#
130
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
59
20
1
ID.RegisterFile
<signalCorrelation-vector>
0
0
0
1
130
0
0
0
../src/RegisterFile.sv
ID.RegisterFile
17
24
9
9
#POITUPLE#
131
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
60
20
1
ID.RegisterFile
<signalCorrelation-vector>
0
0
0
1
131
0
0
0
../src/RegisterFile.sv
ID.RegisterFile
16
24
5
5
#POITUPLE#
132
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
61
20
0
<signalCorrelation-vector>
0
0
0
1
132
0
0
0
../src/RegisterFile.sv
ID.RegisterFile
18
29
10
10
#POITUPLE#
133
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
62
20
1
ID.RegisterFile
<signalCorrelation-vector>
0
0
0
1
133
0
0
0
../src/RegisterFile.sv
ID.RegisterFile
16
24
6
6
#POITUPLE#
134
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
63
20
0
<signalCorrelation-vector>
0
0
0
1
134
0
0
0
../src/RegisterFile.sv
ID.RegisterFile
18
29
11
11
#POITUPLE#
135
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
64
20
1
ID.RegisterFile
<signalCorrelation-vector>
0
0
0
1
135
0
0
0
../src/RegisterFile.sv
ID.RegisterFile
11
22
4
4
#POITUPLE#
136
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
65
20
1
ID.ImmediateGenerator
<signalCorrelation-vector>
0
0
0
1
136
0
0
0
../src/ImmediateGenerator.sv
ID.ImmediateGenerator
16
23
2
2
#POITUPLE#
137
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
66
20
1
ID.ImmediateGenerator
<signalCorrelation-vector>
0
0
0
1
137
0
0
0
../src/ImmediateGenerator.sv
ID.ImmediateGenerator
17
23
3
3
#POITUPLE#
138
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
138
0
0
0
../src/ImmediateGenerator.sv
ID.ImmediateGenerator
17
23
3
3
#POITUPLE#
139
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
67
20
0
<signalCorrelation-vector>
0
0
0
1
139
0
0
0
../src/ImmediateGenerator.sv
ID.ImmediateGenerator
22
29
4
4
#POITUPLE#
140
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
68
20
1
ID
<signalCorrelation-vector>
0
0
0
1
140
0
0
0
../src/ID.sv
ID
11
20
12
12
#POITUPLE#
141
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
69
20
1
ID
<signalCorrelation-vector>
0
0
0
1
141
0
0
0
../src/ID.sv
ID
17
26
9
9
#POITUPLE#
142
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
70
20
1
ID
<signalCorrelation-vector>
0
0
0
1
142
0
0
0
../src/ID.sv
ID
16
26
11
11
#POITUPLE#
143
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
71
20
1
ID
<signalCorrelation-vector>
0
0
0
1
143
0
0
0
../src/ID.sv
ID
17
27
10
10
#POITUPLE#
144
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
72
20
1
ID
<signalCorrelation-vector>
0
0
0
1
144
0
0
0
../src/ID.sv
ID
11
22
13
13
#POITUPLE#
145
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
73
20
1
EXE.ALU
<signalCorrelation-vector>
0
0
0
1
145
0
0
0
../src/ALU.sv
EXE.ALU
16
23
2
2
#POITUPLE#
146
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
74
20
0
<signalCorrelation-vector>
0
0
0
1
146
0
0
0
../src/ALU.sv
EXE.ALU
22
28
6
6
#POITUPLE#
147
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
75
20
1
EXE.ALU
<signalCorrelation-vector>
0
0
0
1
147
0
0
0
../src/ALU.sv
EXE.ALU
17
20
3
3
#POITUPLE#
148
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
76
20
1
EXE.ALU
<signalCorrelation-vector>
0
0
0
1
148
0
0
0
../src/ALU.sv
EXE.ALU
17
20
4
4
#POITUPLE#
149
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
77
20
0
<signalCorrelation-vector>
0
0
0
1
149
0
0
0
../src/ALU.sv
EXE.ALU
16
24
5
5
#POITUPLE#
150
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
78
20
0
<signalCorrelation-vector>
0
0
0
1
150
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl1
21
28
5
5
#POITUPLE#
151
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
79
20
1
EXE.ALUCtrl1
<signalCorrelation-vector>
0
0
0
1
151
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl1
16
21
4
4
#POITUPLE#
152
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
80
20
1
EXE.ALUCtrl1
<signalCorrelation-vector>
0
0
0
1
152
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl1
16
21
3
3
#POITUPLE#
153
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
81
20
1
EXE.ALUCtrl1
<signalCorrelation-vector>
0
0
0
1
153
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl1
16
21
2
2
#POITUPLE#
154
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
82
20
0
<signalCorrelation-vector>
0
0
0
1
154
0
0
0
../src/csr.sv
EXE.csr
22
29
9
9
#POITUPLE#
155
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
83
20
1
EXE.csr
<signalCorrelation-vector>
0
0
0
1
155
0
0
0
../src/csr.sv
EXE.csr
17
22
7
7
#POITUPLE#
156
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
84
20
1
EXE.csr
<signalCorrelation-vector>
0
0
0
1
156
0
0
0
../src/csr.sv
EXE.csr
16
21
6
6
#POITUPLE#
157
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
85
20
1
EXE.csr
<signalCorrelation-vector>
0
0
0
1
157
0
0
0
../src/csr.sv
EXE.csr
17
20
4
4
#POITUPLE#
158
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
21
20
0
<signalCorrelation-vector>
0
0
0
1
158
0
0
0
../src/csr.sv
EXE.csr
17
20
4
4
#POITUPLE#
159
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
86
20
1
EXE.csr
<signalCorrelation-vector>
0
0
0
1
159
0
0
0
../src/csr.sv
EXE.csr
17
22
8
8
#POITUPLE#
160
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
22
20
0
<signalCorrelation-vector>
0
0
0
1
160
0
0
0
../src/csr.sv
EXE.csr
17
25
5
5
#POITUPLE#
161
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
87
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
161
0
0
0
../src/EXE.sv
EXE
16
21
14
14
#POITUPLE#
162
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
88
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
162
0
0
0
../src/EXE.sv
EXE
11
17
17
17
#POITUPLE#
163
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
89
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
163
0
0
0
../src/EXE.sv
EXE
16
24
23
23
#POITUPLE#
164
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
90
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
164
0
0
0
../src/EXE.sv
EXE
16
24
24
24
#POITUPLE#
165
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
91
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
165
0
0
0
../src/EXE.sv
EXE
17
35
25
25
#POITUPLE#
166
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
92
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
166
0
0
0
../src/EXE.sv
EXE
17
32
26
26
#POITUPLE#
167
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
93
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
167
0
0
0
../src/EXE.sv
EXE
17
22
8
8
#POITUPLE#
168
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
94
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
168
0
0
0
../src/EXE.sv
EXE
16
24
7
7
#POITUPLE#
169
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
169
0
0
0
../src/EXE.sv
EXE
9
12
120
150
#POITUPLE#
170
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
95
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
170
0
0
0
../src/EXE.sv
EXE
16
21
11
11
#POITUPLE#
171
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
96
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
171
0
0
0
../src/EXE.sv
EXE
16
21
12
12
#POITUPLE#
172
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
97
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
172
0
0
0
../src/EXE.sv
EXE
17
20
13
13
#POITUPLE#
173
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
173
0
0
0
../src/EXE.sv
EXE
9
12
120
150
#POITUPLE#
174
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
98
20
0
<signalCorrelation-vector>
0
0
0
1
174
0
0
0
../src/EXE.sv
EXE
19
25
39
39
#POITUPLE#
175
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
99
20
0
<signalCorrelation-vector>
0
0
0
1
175
0
0
0
../src/EXE.sv
EXE
19
27
40
40
#POITUPLE#
176
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
100
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
176
0
0
0
../src/EXE.sv
EXE
11
18
16
16
#POITUPLE#
177
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
101
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
177
0
0
0
../src/EXE.sv
EXE
17
25
9
9
#POITUPLE#
178
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
102
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
178
0
0
0
../src/EXE.sv
EXE
17
25
10
10
#POITUPLE#
179
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
103
20
0
<signalCorrelation-vector>
0
0
0
1
179
0
0
0
../src/EXE.sv
EXE
12
20
28
28
#POITUPLE#
180
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
1
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
180
0
0
0
../src/MEM.sv
MEM
17
23
10
10
#POITUPLE#
181
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
104
20
0
<signalCorrelation-vector>
0
0
0
1
181
0
0
0
../src/MEM.sv
MEM
16
18
24
24
#POITUPLE#
182
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
4
20
2
MEM
MEM
<signalCorrelation-vector>
0
0
0
1
182
0
0
0
../src/top.sv

8
10
207
207
#POITUPLE#
183
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
105
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
183
0
0
0
../src/MEM.sv
MEM
17
36
12
12
#POITUPLE#
184
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
106
20
0
<signalCorrelation-vector>
0
0
0
1
184
0
0
0
../src/MEM.sv
MEM
22
40
23
23
#POITUPLE#
185
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
5
20
2
MEM
MEM
<signalCorrelation-vector>
0
0
0
1
185
0
0
0
../src/top.sv

10
13
208
208
#POITUPLE#
186
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
107
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
186
0
0
0
../src/MEM.sv
MEM
17
24
11
11
#POITUPLE#
187
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
2
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
187
0
0
0
../src/MEM.sv
MEM
16
25
8
8
#POITUPLE#
188
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
188
0
0
0
../src/MEM.sv
MEM
16
25
15
15
#POITUPLE#
189
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
108
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
189
0
0
0
../src/MEM.sv
MEM
11
22
6
6
#POITUPLE#
190
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
109
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
190
0
0
0
../src/MEM.sv
MEM
11
23
4
4
#POITUPLE#
191
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
110
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
191
0
0
0
../src/MEM.sv
MEM
17
28
14
14
#POITUPLE#
192
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
30
20
2
MEM
MEM
<signalCorrelation-vector>
0
0
0
1
192
0
0
0
../src/top.sv

20
34
199
199
#POITUPLE#
193
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
111
20
0
<signalCorrelation-vector>
0
0
0
1
193
0
0
0
../src/MEM.sv
MEM
22
32
22
22
#POITUPLE#
194
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
24
20
2
MEM
MEM
<signalCorrelation-vector>
0
0
0
1
194
0
0
0
../src/top.sv

16
26
205
205
#POITUPLE#
195
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
25
20
0
<signalCorrelation-vector>
0
0
0
1
195
0
0
0
../src/MEM.sv
MEM
9
12
73
105
#POITUPLE#
196
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
112
20
2
MEM
MEM
<signalCorrelation-vector>
0
0
0
1
196
0
0
0
../src/top.sv

22
38
192
192
#POITUPLE#
197
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
113
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
197
0
0
0
../src/MEM.sv
MEM
17
33
9
9
#POITUPLE#
198
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
114
20
0
<signalCorrelation-vector>
0
0
0
1
198
0
0
0
../src/MEM.sv
MEM
9
12
73
105
#POITUPLE#
199
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
115
20
0
<signalCorrelation-vector>
0
0
0
1
199
0
0
0
../src/WB.sv
WB
22
37
10
10
#POITUPLE#
200
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
116
20
1
WB
<signalCorrelation-vector>
0
0
0
1
200
0
0
0
../src/WB.sv
WB
17
28
6
6
#POITUPLE#
201
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
117
20
1
WB
<signalCorrelation-vector>
0
0
0
1
201
0
0
0
../src/WB.sv
WB
11
23
2
2
#POITUPLE#
202
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
118
20
1
WB
<signalCorrelation-vector>
0
0
0
1
202
0
0
0
../src/WB.sv
WB
16
27
5
5
#POITUPLE#
203
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
119
20
1
WB
<signalCorrelation-vector>
0
0
0
1
203
0
0
0
../src/WB.sv
WB
17
28
4
4
#POITUPLE#
204
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
120
20
1
WB
<signalCorrelation-vector>
0
0
0
1
204
0
0
0
../src/WB.sv
WB
11
23
3
3
#POITUPLE#
205
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
121
20
0
<signalCorrelation-vector>
0
0
0
1
205
0
0
0
../src/WB.sv
WB
22
32
9
9
#POITUPLE#
206
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
122
20
1
FORWARD
<signalCorrelation-vector>
0
0
0
1
206
0
0
0
../src/Forward.sv
FORWARD
16
26
6
6
#POITUPLE#
207
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
123
20
0
<signalCorrelation-vector>
0
0
0
1
207
0
0
0
../src/Forward.sv
FORWARD
21
29
8
8
#POITUPLE#
208
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
124
20
0
<signalCorrelation-vector>
0
0
0
1
208
0
0
0
../src/Forward.sv
FORWARD
21
29
9
9
#POITUPLE#
209
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
125
20
1
FORWARD
<signalCorrelation-vector>
0
0
0
1
209
0
0
0
../src/Forward.sv
FORWARD
11
23
3
3
#POITUPLE#
210
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
126
20
1
FORWARD
<signalCorrelation-vector>
0
0
0
1
210
0
0
0
../src/Forward.sv
FORWARD
16
27
7
7
#POITUPLE#
211
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
127
20
1
FORWARD
<signalCorrelation-vector>
0
0
0
1
211
0
0
0
../src/Forward.sv
FORWARD
11
23
2
2
#POITUPLE#
212
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
128
20
1
FORWARD
<signalCorrelation-vector>
0
0
0
1
212
0
0
0
../src/Forward.sv
FORWARD
16
24
4
4
#POITUPLE#
213
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
129
20
1
FORWARD
<signalCorrelation-vector>
0
0
0
1
213
0
0
0
../src/Forward.sv
FORWARD
16
24
5
5
#POITUPLE#
214
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
130
20
1
BRANCH
<signalCorrelation-vector>
0
0
0
1
214
0
0
0
../src/Branch.sv
BRANCH
16
22
4
4
#POITUPLE#
215
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
131
20
0
<signalCorrelation-vector>
0
0
0
1
215
0
0
0
../src/Branch.sv
BRANCH
21
31
6
6
#POITUPLE#
216
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
132
20
1
BRANCH
<signalCorrelation-vector>
0
0
0
1
216
0
0
0
../src/Branch.sv
BRANCH
11
19
2
2
#POITUPLE#
217
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
133
20
0
<signalCorrelation-vector>
0
0
0
1
217
0
0
0
../src/Hazard.sv
HAZARD
16
23
10
10
#POITUPLE#
218
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
134
20
1
HAZARD
<signalCorrelation-vector>
0
0
0
1
218
0
0
0
../src/Hazard.sv
HAZARD
16
26
2
2
#POITUPLE#
219
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
135
20
0
<signalCorrelation-vector>
0
0
0
1
219
0
0
0
../src/Hazard.sv
HAZARD
21
29
11
11
#POITUPLE#
220
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
136
20
0
<signalCorrelation-vector>
0
0
0
1
220
0
0
0
../src/Hazard.sv
HAZARD
16
25
7
7
#POITUPLE#
221
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
137
20
0
<signalCorrelation-vector>
0
0
0
1
221
0
0
0
../src/Hazard.sv
HAZARD
16
29
8
8
#POITUPLE#
222
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
138
20
0
<signalCorrelation-vector>
0
0
0
1
222
0
0
0
../src/Hazard.sv
HAZARD
16
24
9
9
#POITUPLE#
223
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
139
20
1
HAZARD
<signalCorrelation-vector>
0
0
0
1
223
0
0
0
../src/Hazard.sv
HAZARD
11
18
4
4
#POITUPLE#
224
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
140
20
1
HAZARD
<signalCorrelation-vector>
0
0
0
1
224
0
0
0
../src/Hazard.sv
HAZARD
16
23
3
3
#POITUPLE#
225
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
141
20
1
HAZARD
<signalCorrelation-vector>
0
0
0
1
225
0
0
0
../src/Hazard.sv
HAZARD
16
24
5
5
#POITUPLE#
226
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
142
20
1
HAZARD
<signalCorrelation-vector>
0
0
0
1
226
0
0
0
../src/Hazard.sv
HAZARD
16
24
6
6
#POITUPLE#
227
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
4
20
1
top
<signalCorrelation-vector>
0
0
0
1
227
0
0
0
../src/top.sv

7
9
181
181
#POITUPLE#
228
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
5
20
1
top
<signalCorrelation-vector>
0
0
0
1
228
0
0
0
../src/top.sv

12
15
182
182
#POITUPLE#
229
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
30
20
1
top
<signalCorrelation-vector>
0
0
0
1
229
0
0
0
../src/top.sv

7
21
174
174
#POITUPLE#
230
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
43
20
1
top
<signalCorrelation-vector>
0
0
0
1
230
0
0
0
../src/top.sv

16
25
22
22
#POITUPLE#
231
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
31
20
1
top
<signalCorrelation-vector>
0
0
0
1
231
0
0
0
../src/top.sv

13
21
180
180
#POITUPLE#
232
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
24
20
1
top
<signalCorrelation-vector>
0
0
0
1
232
0
0
0
../src/top.sv

13
23
172
172
#POITUPLE#
233
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
112
20
1
top
<signalCorrelation-vector>
0
0
0
1
233
0
0
0
../src/top.sv

13
29
173
173
#POITUPLE#
234
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
29
20
1
top
<signalCorrelation-vector>
0
0
0
1
234
0
0
0
../src/top.sv

7
19
171
171
#POITUPLE#
235
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
45
20
1
top
<signalCorrelation-vector>
0
0
0
1
235
0
0
0
../src/top.sv

16
22
25
25
#POITUPLE#
236
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
143
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
236
0
0
0
../src/EXE.sv
EXE
22
28
35
35
#POITUPLE#
237
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
144
20
1
IF
<signalCorrelation-vector>
0
0
0
1
237
0
0
0
../src/IF.sv
IF
22
31
15
15
#POITUPLE#
238
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
4
30
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
238
0
0
0
../src/MEM.sv
MEM
16
30
16
16
#POITUPLE#
239
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
239
0
0
0
../src/RegisterFile.sv
ID.RegisterFile
15
23
14
14
#POITUPLE#
240
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
145
146
20
0
<signalCorrelation-vector>
0
0
0
1
240
0
0
0
../src/top.sv

11
14
13
13
#POITUPLE#
241
11
2
1
0
0
0
18
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
241
0
0
0
../src/SRAM_wrapper.sv
IM1.i_SRAM
-1
-1
11
97
#PROPERTYTUPLE#
1
1
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_1
0
<waiver-info>
1
0
<sva-suffix>
<nameToTag>

<property-progress-state-list>
1
16777217
1
<property-args>
{ALUout[1:0],3'b0} +: 8
24
mem_datain
</property-args>
<string-helpers>
</string-helpers>
(~(MEM.exe_RDsrc == 2'b1) & ~(MEM.exe_RDsrc == 2'b10) & (MEM.exe_func3 == 3'b0)) |-> ({MEM.ALUout[1:0], 3'b0} <= 5'b11000)
0
#PROPERTYTUPLE#
2
2
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_2
0
<waiver-info>
1
0
<sva-suffix>
<nameToTag>

<property-progress-state-list>
1
16777217
1
<property-args>
{ALUout[1],4'b0} +: 16
16
mem_datain
</property-args>
<string-helpers>
</string-helpers>
(~(MEM.exe_RDsrc == 2'b1) & ~(MEM.exe_RDsrc == 2'b10) & (MEM.exe_func3 == 3'b1)) |-> ({MEM.ALUout[1], 4'b0} <= 5'b10000)
0
#MESSAGETUPLE#
0
3
3
IDN_NR_CKYW
Warning
"C/C++ reserved word 'IF' used as an identifier or label"
0
<label>

<string-helpers>
3 IF
</string-helpers>
<message-args>
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
4
4
IDN_NR_VHKW
Warning
"VHDL reserved word 'IF' used as an identifier or label"
0
<label>

<string-helpers>
3 IF
</string-helpers>
<message-args>
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
5
5
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'IF'. LHS 'pc' (unsigned) is of 32 bit(s), RHS '(wire_pc_out + 32'd4)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
3 IF
3 pc
3 unsigned
3 32
3 (wire_pc_out + 32'd4)
3 unsigned
3 33
3 
</string-helpers>
<message-args>
IF
pc
unsigned
32
(wire_pc_out + 32'd4)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
6
6
CAS_NR_DEFX
Warning
"Signal 'pc_in' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 pc_in
</string-helpers>
<message-args>
pc_in
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
7
7
IDN_NR_CKYW
Warning
"C/C++ reserved word 'DO' used as an identifier or label"
0
<label>

<string-helpers>
3 DO
</string-helpers>
<message-args>
DO
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
8
8
INP_NO_USED
Warning
"The input port 'CK' declared in the module 'SRAM_wrapper' is unused"
0
<label>

<string-helpers>
3 CK
3 module
3 SRAM_wrapper
</string-helpers>
<message-args>
CK
module
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
9
9
INP_NO_USED
Warning
"The input port 'CS' declared in the module 'SRAM_wrapper' is unused"
0
<label>

<string-helpers>
3 CS
3 module
3 SRAM_wrapper
</string-helpers>
<message-args>
CS
module
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
10
10
INP_NO_USED
Warning
"The input port 'OE' declared in the module 'SRAM_wrapper' is unused"
0
<label>

<string-helpers>
3 OE
3 module
3 SRAM_wrapper
</string-helpers>
<message-args>
OE
module
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
11
11
INP_NO_USED
Warning
"The input port 'WEB' declared in the module 'SRAM_wrapper' is unused"
0
<label>

<string-helpers>
3 WEB
3 module
3 SRAM_wrapper
</string-helpers>
<message-args>
WEB
module
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
12
12
INP_NO_USED
Warning
"The input port 'A' declared in the module 'SRAM_wrapper' is unused"
0
<label>

<string-helpers>
3 A
3 module
3 SRAM_wrapper
</string-helpers>
<message-args>
A
module
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
13
13
INP_NO_USED
Warning
"The input port 'DI' declared in the module 'SRAM_wrapper' is unused"
0
<label>

<string-helpers>
3 DI
3 module
3 SRAM_wrapper
</string-helpers>
<message-args>
DI
module
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
14
14
OTP_NO_USED
Warning
"The output port 'DO' declared in the module 'SRAM_wrapper' is unused"
0
<label>

<string-helpers>
3 DO
3 module
3 SRAM_wrapper
</string-helpers>
<message-args>
DO
module
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
15
15
IDN_NR_AMKW
Warning
"AMS reserved word 'branch' used as an identifier or label"
0
<label>

<string-helpers>
3 branch
</string-helpers>
<message-args>
branch
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
16
16
CAS_NR_DEFX
Warning
"Signal 'pctoreg' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 pctoreg
</string-helpers>
<message-args>
pctoreg
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
17
17
CAS_NR_DEFX
Warning
"Signal 'branch' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 branch
</string-helpers>
<message-args>
branch
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
18
18
CAS_NR_DEFX
Warning
"Signal 'ALUsrc' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ALUsrc
</string-helpers>
<message-args>
ALUsrc
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
19
19
CAS_NR_DEFX
Warning
"Signal 'RDsrc' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 RDsrc
</string-helpers>
<message-args>
RDsrc
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
20
20
CAS_NR_DEFX
Warning
"Signal 'memwrite' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 memwrite
</string-helpers>
<message-args>
memwrite
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
21
21
CAS_NR_DEFX
Warning
"Signal 'ALUop' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ALUop
</string-helpers>
<message-args>
ALUop
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
22
22
CAS_NR_DEFX
Warning
"Signal 'memtoreg' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 memtoreg
</string-helpers>
<message-args>
memtoreg
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
23
23
CAS_NR_DEFX
Warning
"Signal 'regwrite' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 regwrite
</string-helpers>
<message-args>
regwrite
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
24
24
CAS_NR_DEFX
Warning
"Signal 'memread' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 memread
</string-helpers>
<message-args>
memread
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
25
25
CAS_NR_DEFX
Warning
"Signal 'Immtype' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 Immtype
</string-helpers>
<message-args>
Immtype
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
26
26
INP_NO_USED
Warning
"The input port 'func3[1:0]' declared in the module 'ControlUnit' is unused"
0
<label>

<string-helpers>
3 func3[1:0]
3 module
3 ControlUnit
</string-helpers>
<message-args>
func3[1:0]
module
ControlUnit
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
27
27
ARY_MS_DRNG
Warning
"Inconsistent ordering of bits in range declarations in design-unit RegisterFile -- should be all Descending ranges"
0
<label>

<string-helpers>
3 RegisterFile
3 Descending
</string-helpers>
<message-args>
RegisterFile
Descending
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
28
28
IDN_NR_CKYW
Warning
"C/C++ reserved word 'register' used as an identifier or label"
0
<label>

<string-helpers>
3 register
</string-helpers>
<message-args>
register
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
29
29
IDN_NR_VHKW
Warning
"VHDL reserved word 'register' used as an identifier or label"
0
<label>

<string-helpers>
3 register
</string-helpers>
<message-args>
register
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
30
30
IDX_NR_DTTY
Warning
"Variable 'rd_addr' used as index in expression 'register[rd_addr]' should be 2-state data type"
0
<label>

<string-helpers>
3 rd_addr
3 register[rd_addr]
</string-helpers>
<message-args>
rd_addr
register[rd_addr]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
31
31
EXP_NR_MXSU
Warning
"Expression in design-unit 'ImmediateGenerator' has both signed '20' and unsigned 'imm_in[31]' expressions"
0
<label>

<string-helpers>
3 ImmediateGenerator
3 20
3 imm_in[31]
</string-helpers>
<message-args>
ImmediateGenerator
20
imm_in[31]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
32
32
EXP_NR_MXSU
Warning
"Expression in design-unit 'ImmediateGenerator' has both signed '20' and unsigned 'imm_in[31]' expressions"
0
<label>

<string-helpers>
3 ImmediateGenerator
3 20
3 imm_in[31]
</string-helpers>
<message-args>
ImmediateGenerator
20
imm_in[31]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
33
33
EXP_NR_MXSU
Warning
"Expression in design-unit 'ImmediateGenerator' has both signed '19' and unsigned 'imm_in[31]' expressions"
0
<label>

<string-helpers>
3 ImmediateGenerator
3 19
3 imm_in[31]
</string-helpers>
<message-args>
ImmediateGenerator
19
imm_in[31]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
34
34
EXP_NR_MXSU
Warning
"Expression in design-unit 'ImmediateGenerator' has both signed '11' and unsigned 'imm_in[31]' expressions"
0
<label>

<string-helpers>
3 ImmediateGenerator
3 11
3 imm_in[31]
</string-helpers>
<message-args>
ImmediateGenerator
11
imm_in[31]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
35
35
CAS_NR_DEFX
Warning
"Signal 'imm_out' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 imm_out
</string-helpers>
<message-args>
imm_out
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
36
36
INP_NO_USED
Warning
"The input port 'imm_in[6:0]' declared in the module 'ImmediateGenerator' is unused"
0
<label>

<string-helpers>
3 imm_in[6:0]
3 module
3 ImmediateGenerator
</string-helpers>
<message-args>
imm_in[6:0]
module
ImmediateGenerator
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
37
37
IDN_NR_AMKW
Warning
"AMS reserved word 'branch' used as an identifier or label"
0
<label>

<string-helpers>
3 branch
</string-helpers>
<message-args>
branch
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
38
38
OTP_NR_READ
Warning
"Output port 'func3' is read inside the design-unit 'ID'"
0
<label>

<string-helpers>
3 func3
3 ID
</string-helpers>
<message-args>
func3
ID
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
39
39
EXP_NR_USTS
Warning
"Expression 'in1' in design-unit 'ALU' is implicitly converted to type 'signed' from type 'unsigned'"
0
<label>

<string-helpers>
3 in1
3 ALU
</string-helpers>
<message-args>
in1
ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
40
40
EXP_NR_USTS
Warning
"Expression 'in2' in design-unit 'ALU' is implicitly converted to type 'signed' from type 'unsigned'"
0
<label>

<string-helpers>
3 in2
3 ALU
</string-helpers>
<message-args>
in2
ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
41
41
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'ALU'. LHS 'ALUout' (unsigned) is of 32 bit(s), RHS '(in1 + in2)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
3 ALU
3 ALUout
3 unsigned
3 32
3 (in1 + in2)
3 unsigned
3 33
3 
</string-helpers>
<message-args>
ALU
ALUout
unsigned
32
(in1 + in2)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
42
42
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'ALU'. LHS 'ALUout' (unsigned) is of 32 bit(s), RHS '(in1 - in2)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
3 ALU
3 ALUout
3 unsigned
3 32
3 (in1 - in2)
3 unsigned
3 33
3 
</string-helpers>
<message-args>
ALU
ALUout
unsigned
32
(in1 - in2)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
43
43
EXP_NR_STUS
Warning
"Expression '(signed_in1 >>>...' in design-unit 'ALU' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 (signed_in1 >>>...
3 ALU
</string-helpers>
<message-args>
(signed_in1 >>>...
ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
44
44
EXP_NR_MXSU
Warning
"Expression in design-unit 'ALU' has both signed 'signed_in1' and unsigned 'in2[4:0]' expressions"
0
<label>

<string-helpers>
3 ALU
3 signed_in1
3 in2[4:0]
</string-helpers>
<message-args>
ALU
signed_in1
in2[4:0]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
45
45
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'ALU'. LHS 'ALUout' (unsigned) is of 32 bit(s), RHS '(in1 + in2)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
3 ALU
3 ALUout
3 unsigned
3 32
3 (in1 + in2)
3 unsigned
3 33
3 
</string-helpers>
<message-args>
ALU
ALUout
unsigned
32
(in1 + in2)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
46
46
CAS_NR_DEFX
Warning
"Signal 'ALUout' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ALUout
</string-helpers>
<message-args>
ALUout
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
47
47
CAS_NR_DEFX
Warning
"Signal 'zeroFlag' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 zeroFlag
</string-helpers>
<message-args>
zeroFlag
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
48
48
CND_NS_MBEX
Warning
"The expression 'func7' in condition does not result in a single bit value in design-unit ALUCtrl"
0
<label>

<string-helpers>
3 func7
3 ALUCtrl
</string-helpers>
<message-args>
func7
ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
49
49
CND_NS_MBEX
Warning
"The expression 'func7' in condition does not result in a single bit value in design-unit ALUCtrl"
0
<label>

<string-helpers>
3 func7
3 ALUCtrl
</string-helpers>
<message-args>
func7
ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
50
50
CAS_NR_DEFX
Warning
"Signal 'ALUCtrl' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ALUCtrl
</string-helpers>
<message-args>
ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
51
51
CND_NS_MBEX
Warning
"The expression 'func7' in condition does not result in a single bit value in design-unit ALUCtrl"
0
<label>

<string-helpers>
3 func7
3 ALUCtrl
</string-helpers>
<message-args>
func7
ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
52
52
CAS_NR_DEFX
Warning
"Signal 'ALUCtrl' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ALUCtrl
</string-helpers>
<message-args>
ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
53
53
CAS_NR_DEFX
Warning
"Signal 'ALUCtrl' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ALUCtrl
</string-helpers>
<message-args>
ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
54
54
CAS_NR_DEFX
Warning
"Signal 'ALUCtrl' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ALUCtrl
</string-helpers>
<message-args>
ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
55
55
CAS_NR_DEFX
Warning
"Signal 'ALUCtrl' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ALUCtrl
</string-helpers>
<message-args>
ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
56
56
CAS_NR_DEFX
Warning
"Signal 'ALUCtrl' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ALUCtrl
</string-helpers>
<message-args>
ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
57
57
CAS_NR_DEFX
Warning
"Signal 'csr_out' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 csr_out
</string-helpers>
<message-args>
csr_out
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
58
58
CAS_NR_DEFX
Warning
"Signal 'csr_out' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 csr_out
</string-helpers>
<message-args>
csr_out
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
59
59
INP_NO_USED
Warning
"The input port 'imm[31:12]' declared in the module 'csr' is unused"
0
<label>

<string-helpers>
3 imm[31:12]
3 module
3 csr
</string-helpers>
<message-args>
imm[31:12]
module
csr
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
60
60
INP_NO_USED
Warning
"The input port 'rs1_data' declared in the module 'csr' is unused"
0
<label>

<string-helpers>
3 rs1_data
3 module
3 csr
</string-helpers>
<message-args>
rs1_data
module
csr
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
61
61
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'EXE'. LHS 'pc_imm' (unsigned) is of 32 bit(s), RHS '(ID_PC + imm)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
3 EXE
3 pc_imm
3 unsigned
3 32
3 (ID_PC + imm)
3 unsigned
3 33
3 
</string-helpers>
<message-args>
EXE
pc_imm
unsigned
32
(ID_PC + imm)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
62
62
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'EXE'. LHS 'pctoreg_wire' (unsigned) is of 32 bit(s), RHS '(ID_PC + imm)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
3 EXE
3 pctoreg_wire
3 unsigned
3 32
3 (ID_PC + imm)
3 unsigned
3 33
3 
</string-helpers>
<message-args>
EXE
pctoreg_wire
unsigned
32
(ID_PC + imm)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
63
63
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'EXE'. LHS 'pctoreg_wire' (unsigned) is of 32 bit(s), RHS '(ID_PC + 32'd4)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
3 EXE
3 pctoreg_wire
3 unsigned
3 32
3 (ID_PC + 32'd4)
3 unsigned
3 33
3 
</string-helpers>
<message-args>
EXE
pctoreg_wire
unsigned
32
(ID_PC + 32'd4)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
64
64
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'EXE'. LHS 'cycle' (unsigned) is of 64 bit(s), RHS '(cycle + 1)' (unsigned) can be of 65 bit(s) "
0
<label>

<string-helpers>
3 EXE
3 cycle
3 unsigned
3 64
3 (cycle + 1)
3 unsigned
3 65
3 
</string-helpers>
<message-args>
EXE
cycle
unsigned
64
(cycle + 1)
unsigned
65

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
65
65
EXP_NR_MXSU
Warning
"Expression in design-unit 'EXE' has both signed '1' and unsigned 'cycle' expressions"
0
<label>

<string-helpers>
3 EXE
3 1
3 cycle
</string-helpers>
<message-args>
EXE
1
cycle
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
66
66
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block EXE. LHS operand 'cycle' is 64 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
3 addition
3 EXE
3 cycle
3 64
3 1
3 32
</string-helpers>
<message-args>
addition
EXE
cycle
64
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
67
67
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'EXE'. LHS 'instr' (unsigned) is of 64 bit(s), RHS '(instr + 1)' (unsigned) can be of 65 bit(s) "
0
<label>

<string-helpers>
3 EXE
3 instr
3 unsigned
3 64
3 (instr + 1)
3 unsigned
3 65
3 
</string-helpers>
<message-args>
EXE
instr
unsigned
64
(instr + 1)
unsigned
65

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
68
68
EXP_NR_MXSU
Warning
"Expression in design-unit 'EXE' has both signed '1' and unsigned 'instr' expressions"
0
<label>

<string-helpers>
3 EXE
3 1
3 instr
</string-helpers>
<message-args>
EXE
1
instr
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
69
69
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block EXE. LHS operand 'instr' is 64 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
3 addition
3 EXE
3 instr
3 64
3 1
3 32
</string-helpers>
<message-args>
addition
EXE
instr
64
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
70
70
EXP_NR_MXSU
Warning
"Expression in design-unit 'EXE' has both signed '1' and unsigned 'instr' expressions"
0
<label>

<string-helpers>
3 EXE
3 1
3 instr
</string-helpers>
<message-args>
EXE
1
instr
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
71
71
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator subtraction in design-unit/block EXE. LHS operand 'instr' is 64 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
3 subtraction
3 EXE
3 instr
3 64
3 1
3 32
</string-helpers>
<message-args>
subtraction
EXE
instr
64
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
72
72
IDX_NR_DTTY
Warning
"Variable 'ALUout' used as index in expression 'mem_datain[{ALUout[1:0],3'b0} +: 8]' should be 2-state data type"
0
<label>

<string-helpers>
3 ALUout
3 mem_datain[{ALUout[1:0],3'b0} +: 8]
</string-helpers>
<message-args>
ALUout
mem_datain[{ALUout[1:0],3'b0} +: 8]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
73
73
IDX_NR_DTTY
Warning
"Variable 'ALUout' used as index in expression 'mem_datain[{ALUout[1],4'b0} +: 16]' should be 2-state data type"
0
<label>

<string-helpers>
3 ALUout
3 mem_datain[{ALUout[1],4'b0} +: 16]
</string-helpers>
<message-args>
ALUout
mem_datain[{ALUout[1],4'b0} +: 16]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
74
74
CAS_NR_DEFX
Warning
"Signal 'mem_datain' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 mem_datain
</string-helpers>
<message-args>
mem_datain
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
75
75
EXP_NR_MXSU
Warning
"Expression in design-unit 'MEM' has both signed '24' and unsigned 'mem_dataout_wir...' expressions"
0
<label>

<string-helpers>
3 MEM
3 24
3 mem_dataout_wir...
</string-helpers>
<message-args>
MEM
24
mem_dataout_wir...
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
76
76
EXP_NR_MXSU
Warning
"Expression in design-unit 'MEM' has both signed '16' and unsigned 'mem_dataout_wir...' expressions"
0
<label>

<string-helpers>
3 MEM
3 16
3 mem_dataout_wir...
</string-helpers>
<message-args>
MEM
16
mem_dataout_wir...
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
77
77
CAS_NR_DEFX
Warning
"Signal 'mem_dataout' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 mem_dataout
</string-helpers>
<message-args>
mem_dataout
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
78
78
FIL_MS_DUNM
Warning
"Module name 'FORWARD' differs from file name 'Forward.sv'"
0
<label>

<string-helpers>
3 Module
3 FORWARD
3 Forward.sv
</string-helpers>
<message-args>
Module
FORWARD
Forward.sv
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
79
79
IDN_NR_AMKW
Warning
"AMS reserved word 'Branch' used as an identifier or label"
0
<label>

<string-helpers>
3 Branch
</string-helpers>
<message-args>
Branch
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
80
80
IDN_NR_AMKW
Warning
"AMS reserved word 'branch' used as an identifier or label"
0
<label>

<string-helpers>
3 branch
</string-helpers>
<message-args>
branch
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
81
81
CAS_NR_DEFX
Warning
"Signal 'branchctrl' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 branchctrl
</string-helpers>
<message-args>
branchctrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
82
82
NAM_NR_REPU
Warning
"Identifier name 'Branch' reused with just case difference as branch"
0
<label>

<string-helpers>
3 Branch
3 branch
</string-helpers>
<message-args>
Branch
branch
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
83
83
IDN_NR_CKYW
Warning
"C/C++ reserved word 'IF' used as an identifier or label"
0
<label>

<string-helpers>
3 IF
</string-helpers>
<message-args>
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
84
84
IDN_NR_VHKW
Warning
"VHDL reserved word 'IF' used as an identifier or label"
0
<label>

<string-helpers>
3 IF
</string-helpers>
<message-args>
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
85
85
IDN_NR_AMKW
Warning
"AMS reserved word 'branch' used as an identifier or label"
0
<label>

<string-helpers>
3 branch
</string-helpers>
<message-args>
branch
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
86
86
IDN_NR_AMKW
Warning
"AMS reserved word 'BRANCH' used as an identifier or label"
0
<label>

<string-helpers>
3 BRANCH
</string-helpers>
<message-args>
BRANCH
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
87
87
REG_NO_READ
Warning
"Local register variable 'pc_out[1:0]' is not read, but is assigned at least once in module 'top'"
0
<label>

<string-helpers>
3 pc_out[1:0]
3 module
3 top
</string-helpers>
<message-args>
pc_out[1:0]
module
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
88
88
REG_NO_READ
Warning
"Local register variable 'pc_out[31:16]' is not read, but is assigned at least once in module 'top'"
0
<label>

<string-helpers>
3 pc_out[31:16]
3 module
3 top
</string-helpers>
<message-args>
pc_out[31:16]
module
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
89
89
REG_NO_USED
Warning
"Local register variable 'mem_memwrite' is unused (neither read nor assigned) in module 'top'"
0
<label>

<string-helpers>
3 mem_memwrite
3 module
3 top
</string-helpers>
<message-args>
mem_memwrite
module
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
90
90
REG_NO_READ
Warning
"Local register variable 'fdmem_regwrite' is not read, but is assigned at least once in module 'top'"
0
<label>

<string-helpers>
3 fdmem_regwrite
3 module
3 top
</string-helpers>
<message-args>
fdmem_regwrite
module
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
91
91
REG_NO_USED
Warning
"Local register variable 'mem_addr' is unused (neither read nor assigned) in module 'top'"
0
<label>

<string-helpers>
3 mem_addr
3 module
3 top
</string-helpers>
<message-args>
mem_addr
module
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
92
92
NAM_NR_REPU
Warning
"Identifier name 'branch' reused with just case difference as BRANCH"
0
<label>

<string-helpers>
3 branch
3 BRANCH
</string-helpers>
<message-args>
branch
BRANCH
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
93
93
FIL_NF_NMCV
Warning
"File name 'Forward.sv' does not follow the recommended naming convention : should contain only the design-unit name"
0
<label>

<string-helpers>
3 Forward.sv
3  : should contain only the design-unit name
</string-helpers>
<message-args>
Forward.sv
 : should contain only the design-unit name
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
94
94
INS_NR_INPR
Warning
"Input port 'IF.ProgramCounter.PCWrite' of instance 'IF.ProgramCounter' is not a register"
0
<label>

<string-helpers>
0 IF.ProgramCounter.PCWrite
0 IF.ProgramCounter
</string-helpers>
<message-args>
IF.ProgramCounter.PCWrite
IF.ProgramCounter
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
95
95
INS_NR_INPR
Warning
"Input port 'IF.ProgramCounter.pc_in' of instance 'IF.ProgramCounter' is not a register"
0
<label>

<string-helpers>
0 IF.ProgramCounter.pc_in
0 IF.ProgramCounter
</string-helpers>
<message-args>
IF.ProgramCounter.pc_in
IF.ProgramCounter
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
96
96
FLP_XC_LDTH
Warning
"The Flop 'IF.ProgramCounter.pc_out' drives a combinational logic. Depth '0' exceeded at 'IF.pc_imm'"
0
<label>

<string-helpers>
0 IF.ProgramCounter.pc_out
3 0
0 IF.pc_imm
</string-helpers>
<message-args>
IF.ProgramCounter.pc_out
0
IF.pc_imm
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
97
97
FLP_XC_LDTH
Warning
"The Flop 'IF.ProgramCounter.pc_out' drives a combinational logic. Depth '0' exceeded at 'IF.pc'"
0
<label>

<string-helpers>
0 IF.ProgramCounter.pc_out
3 0
0 IF.pc
</string-helpers>
<message-args>
IF.ProgramCounter.pc_out
0
IF.pc
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
98
98
FLP_XC_LDTH
Warning
"The Flop 'IF.ProgramCounter.pc_out' drives a combinational logic. Depth '0' exceeded at 'IF.pc_immrs1'"
0
<label>

<string-helpers>
0 IF.ProgramCounter.pc_out
3 0
0 IF.pc_immrs1
</string-helpers>
<message-args>
IF.ProgramCounter.pc_out
0
IF.pc_immrs1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
99
99
INS_NR_INPR
Warning
"Input port 'IF.PCWrite' of instance 'IF' is not a register"
0
<label>

<string-helpers>
0 IF.PCWrite
0 IF
</string-helpers>
<message-args>
IF.PCWrite
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
100
100
INS_NR_INPR
Warning
"Input port 'IF.branchctrl' of instance 'IF' is not a register"
0
<label>

<string-helpers>
0 IF.branchctrl
0 IF
</string-helpers>
<message-args>
IF.branchctrl
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
101
101
INS_NR_INPR
Warning
"Input port 'IF.ifid_regwrite' of instance 'IF' is not a register"
0
<label>

<string-helpers>
0 IF.ifid_regwrite
0 IF
</string-helpers>
<message-args>
IF.ifid_regwrite
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
102
102
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'ifins_out'"
0
<label>

<string-helpers>
3 ifins_out
</string-helpers>
<message-args>
ifins_out
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
103
103
INS_NR_INPR
Warning
"Input port 'IF.insflush' of instance 'IF' is not a register"
0
<label>

<string-helpers>
0 IF.insflush
0 IF
</string-helpers>
<message-args>
IF.insflush
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
104
104
INP_UC_INST
Error
"Input port 'instr_out' of design-unit 'IF' is being used inside design-unit, but not connected in its instance 'IF'"
0
<label>

<string-helpers>
3 instr_out
3 IF
0 IF
</string-helpers>
<message-args>
instr_out
IF
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
105
105
INS_NR_INPR
Warning
"Input port 'IF.instr_out' of instance 'IF' is not a register"
0
<label>

<string-helpers>
0 IF.instr_out
0 IF
</string-helpers>
<message-args>
IF.instr_out
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
106
106
INS_NR_INPR
Warning
"Input port 'IF.pc_imm' of instance 'IF' is not a register"
0
<label>

<string-helpers>
0 IF.pc_imm
0 IF
</string-helpers>
<message-args>
IF.pc_imm
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
107
107
INS_NR_INPR
Warning
"Input port 'IF.pc_immrs1' of instance 'IF' is not a register"
0
<label>

<string-helpers>
0 IF.pc_immrs1
0 IF
</string-helpers>
<message-args>
IF.pc_immrs1
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
108
108
OTP_UC_INST
Warning
"Port 'pc_out' (which is being used as an output) of design-unit 'IF' is being driven inside the design, but not connected in its instance 'IF'"
0
<label>

<string-helpers>
3 pc_out
3 IF
0 IF
</string-helpers>
<message-args>
pc_out
IF
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
109
109
INP_NO_LOAD
Warning
"Input/inout port 'A' declared in the design-unit 'SRAM_wrapper' has a driver but no load"
0
<label>

<string-helpers>
3 A
3 SRAM_wrapper
</string-helpers>
<message-args>
A
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
110
110
INP_NO_LOAD
Warning
"Input/inout port 'CK' declared in the design-unit 'SRAM_wrapper' has a driver but no load"
0
<label>

<string-helpers>
3 CK
3 SRAM_wrapper
</string-helpers>
<message-args>
CK
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
111
111
INP_NO_LOAD
Warning
"Input/inout port 'CS' declared in the design-unit 'SRAM_wrapper' has a driver but no load"
0
<label>

<string-helpers>
3 CS
3 SRAM_wrapper
</string-helpers>
<message-args>
CS
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
112
112
INP_NO_LOAD
Warning
"Input/inout port 'DI' declared in the design-unit 'SRAM_wrapper' has a driver but no load"
0
<label>

<string-helpers>
3 DI
3 SRAM_wrapper
</string-helpers>
<message-args>
DI
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
113
113
OTP_NR_UDRV
Warning
"Output/inout 'DO' is not driven in the design-unit 'SRAM_wrapper'"
0
<label>

<string-helpers>
3 DO
3 SRAM_wrapper
</string-helpers>
<message-args>
DO
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
114
114
INP_NO_LOAD
Warning
"Input/inout port 'OE' declared in the design-unit 'SRAM_wrapper' has a driver but no load"
0
<label>

<string-helpers>
3 OE
3 SRAM_wrapper
</string-helpers>
<message-args>
OE
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
115
115
INP_NO_LOAD
Warning
"Input/inout port 'WEB' declared in the design-unit 'SRAM_wrapper' has a driver but no load"
0
<label>

<string-helpers>
3 WEB
3 SRAM_wrapper
</string-helpers>
<message-args>
WEB
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
116
116
OTP_NR_ASYA
Warning
"Output port 'ID.ControlUnit.ALUop' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.ControlUnit.ALUop
</string-helpers>
<message-args>
ID.ControlUnit.ALUop
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
117
117
OTP_NR_ASYA
Warning
"Output port 'ID.ControlUnit.ALUsrc' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.ControlUnit.ALUsrc
</string-helpers>
<message-args>
ID.ControlUnit.ALUsrc
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
118
118
OTP_NR_ASYA
Warning
"Output port 'ID.ControlUnit.Immtype' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.ControlUnit.Immtype
</string-helpers>
<message-args>
ID.ControlUnit.Immtype
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
119
119
OTP_NR_ASYA
Warning
"Output port 'ID.ControlUnit.RDsrc' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.ControlUnit.RDsrc
</string-helpers>
<message-args>
ID.ControlUnit.RDsrc
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
120
120
OTP_NR_ASYA
Warning
"Output port 'ID.ControlUnit.branch' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.ControlUnit.branch
</string-helpers>
<message-args>
ID.ControlUnit.branch
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
121
121
INS_NR_INPR
Warning
"Input port 'ID.ControlUnit.func3[2]' of instance 'ID.ControlUnit' is not a register"
0
<label>

<string-helpers>
0 ID.ControlUnit.func3[2]
0 ID.ControlUnit
</string-helpers>
<message-args>
ID.ControlUnit.func3[2]
ID.ControlUnit
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
122
122
INP_NO_LOAD
Warning
"Input/inout port 'func3[1:0]' declared in the design-unit 'ControlUnit' has a driver but no load"
0
<label>

<string-helpers>
3 func3[1:0]
3 ControlUnit
</string-helpers>
<message-args>
func3[1:0]
ControlUnit
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
123
123
OTP_NR_ASYA
Warning
"Output port 'ID.ControlUnit.memread' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.ControlUnit.memread
</string-helpers>
<message-args>
ID.ControlUnit.memread
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
124
124
OTP_NR_ASYA
Warning
"Output port 'ID.ControlUnit.memtoreg' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.ControlUnit.memtoreg
</string-helpers>
<message-args>
ID.ControlUnit.memtoreg
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
125
125
OTP_NR_ASYA
Warning
"Output port 'ID.ControlUnit.memwrite' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.ControlUnit.memwrite
</string-helpers>
<message-args>
ID.ControlUnit.memwrite
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
126
126
INS_NR_INPR
Warning
"Input port 'ID.ControlUnit.opcode' of instance 'ID.ControlUnit' is not a register"
0
<label>

<string-helpers>
0 ID.ControlUnit.opcode
0 ID.ControlUnit
</string-helpers>
<message-args>
ID.ControlUnit.opcode
ID.ControlUnit
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
127
127
OTP_NR_ASYA
Warning
"Output port 'ID.ControlUnit.pctoreg' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.ControlUnit.pctoreg
</string-helpers>
<message-args>
ID.ControlUnit.pctoreg
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
128
128
OTP_NR_ASYA
Warning
"Output port 'ID.ControlUnit.regwrite' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.ControlUnit.regwrite
</string-helpers>
<message-args>
ID.ControlUnit.regwrite
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
129
129
INS_NR_INPR
Warning
"Input port 'ID.RegisterFile.rd_addr' of instance 'ID.RegisterFile' is not a register"
0
<label>

<string-helpers>
0 ID.RegisterFile.rd_addr
0 ID.RegisterFile
</string-helpers>
<message-args>
ID.RegisterFile.rd_addr
ID.RegisterFile
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
130
130
INS_NR_INPR
Warning
"Input port 'ID.RegisterFile.rd_data' of instance 'ID.RegisterFile' is not a register"
0
<label>

<string-helpers>
0 ID.RegisterFile.rd_data
0 ID.RegisterFile
</string-helpers>
<message-args>
ID.RegisterFile.rd_data
ID.RegisterFile
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
131
131
INS_NR_INPR
Warning
"Input port 'ID.RegisterFile.rs1_addr' of instance 'ID.RegisterFile' is not a register"
0
<label>

<string-helpers>
0 ID.RegisterFile.rs1_addr
0 ID.RegisterFile
</string-helpers>
<message-args>
ID.RegisterFile.rs1_addr
ID.RegisterFile
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
132
132
OTP_NR_ASYA
Warning
"Output port 'ID.RegisterFile.rs1_outdata' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.RegisterFile.rs1_outdata
</string-helpers>
<message-args>
ID.RegisterFile.rs1_outdata
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
133
133
INS_NR_INPR
Warning
"Input port 'ID.RegisterFile.rs2_addr' of instance 'ID.RegisterFile' is not a register"
0
<label>

<string-helpers>
0 ID.RegisterFile.rs2_addr
0 ID.RegisterFile
</string-helpers>
<message-args>
ID.RegisterFile.rs2_addr
ID.RegisterFile
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
134
134
OTP_NR_ASYA
Warning
"Output port 'ID.RegisterFile.rs2_outdata' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.RegisterFile.rs2_outdata
</string-helpers>
<message-args>
ID.RegisterFile.rs2_outdata
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
135
135
INS_NR_INPR
Warning
"Input port 'ID.RegisterFile.wb_regwrite' of instance 'ID.RegisterFile' is not a register"
0
<label>

<string-helpers>
0 ID.RegisterFile.wb_regwrite
0 ID.RegisterFile
</string-helpers>
<message-args>
ID.RegisterFile.wb_regwrite
ID.RegisterFile
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
136
136
INS_NR_INPR
Warning
"Input port 'ID.ImmediateGenerator.Immtype' of instance 'ID.ImmediateGenerator' is not a register"
0
<label>

<string-helpers>
0 ID.ImmediateGenerator.Immtype
0 ID.ImmediateGenerator
</string-helpers>
<message-args>
ID.ImmediateGenerator.Immtype
ID.ImmediateGenerator
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
137
137
INS_NR_INPR
Warning
"Input port 'ID.ImmediateGenerator.imm_in[31:7]' of instance 'ID.ImmediateGenerator' is not a register"
0
<label>

<string-helpers>
0 ID.ImmediateGenerator.imm_in[31:7]
0 ID.ImmediateGenerator
</string-helpers>
<message-args>
ID.ImmediateGenerator.imm_in[31:7]
ID.ImmediateGenerator
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
138
138
INP_NO_LOAD
Warning
"Input/inout port 'imm_in[6:0]' declared in the design-unit 'ImmediateGenerator' has a driver but no load"
0
<label>

<string-helpers>
3 imm_in[6:0]
3 ImmediateGenerator
</string-helpers>
<message-args>
imm_in[6:0]
ImmediateGenerator
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
139
139
OTP_NR_ASYA
Warning
"Output port 'ID.ImmediateGenerator.imm_out' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.ImmediateGenerator.imm_out
</string-helpers>
<message-args>
ID.ImmediateGenerator.imm_out
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
140
140
INS_NR_INPR
Warning
"Input port 'ID.ctrlflush' of instance 'ID' is not a register"
0
<label>

<string-helpers>
0 ID.ctrlflush
0 ID
</string-helpers>
<message-args>
ID.ctrlflush
ID
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
141
141
INS_NR_INPR
Warning
"Input port 'ID.ifins_out' of instance 'ID' is not a register"
0
<label>

<string-helpers>
0 ID.ifins_out
0 ID
</string-helpers>
<message-args>
ID.ifins_out
ID
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
142
142
INS_NR_INPR
Warning
"Input port 'ID.wb_rd_addr' of instance 'ID' is not a register"
0
<label>

<string-helpers>
0 ID.wb_rd_addr
0 ID
</string-helpers>
<message-args>
ID.wb_rd_addr
ID
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
143
143
INS_NR_INPR
Warning
"Input port 'ID.wb_rd_data' of instance 'ID' is not a register"
0
<label>

<string-helpers>
0 ID.wb_rd_data
0 ID
</string-helpers>
<message-args>
ID.wb_rd_data
ID
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
144
144
INS_NR_INPR
Warning
"Input port 'ID.wb_regwrite' of instance 'ID' is not a register"
0
<label>

<string-helpers>
0 ID.wb_regwrite
0 ID
</string-helpers>
<message-args>
ID.wb_regwrite
ID
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
145
145
INS_NR_INPR
Warning
"Input port 'EXE.ALU.ALUCtrl' of instance 'EXE.ALU' is not a register"
0
<label>

<string-helpers>
0 EXE.ALU.ALUCtrl
0 EXE.ALU
</string-helpers>
<message-args>
EXE.ALU.ALUCtrl
EXE.ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
146
146
OTP_NR_ASYA
Warning
"Output port 'EXE.ALU.ALUout' is assigned asynchronously"
0
<label>

<string-helpers>
0 EXE.ALU.ALUout
</string-helpers>
<message-args>
EXE.ALU.ALUout
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
147
147
INS_NR_INPR
Warning
"Input port 'EXE.ALU.in1' of instance 'EXE.ALU' is not a register"
0
<label>

<string-helpers>
0 EXE.ALU.in1
0 EXE.ALU
</string-helpers>
<message-args>
EXE.ALU.in1
EXE.ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
148
148
INS_NR_INPR
Warning
"Input port 'EXE.ALU.in2' of instance 'EXE.ALU' is not a register"
0
<label>

<string-helpers>
0 EXE.ALU.in2
0 EXE.ALU
</string-helpers>
<message-args>
EXE.ALU.in2
EXE.ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
149
149
OTP_NR_ASYA
Warning
"Output port 'EXE.ALU.zeroFlag' is assigned asynchronously"
0
<label>

<string-helpers>
0 EXE.ALU.zeroFlag
</string-helpers>
<message-args>
EXE.ALU.zeroFlag
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
150
150
OTP_NR_ASYA
Warning
"Output port 'EXE.ALUCtrl1.ALUCtrl' is assigned asynchronously"
0
<label>

<string-helpers>
0 EXE.ALUCtrl1.ALUCtrl
</string-helpers>
<message-args>
EXE.ALUCtrl1.ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
151
151
INS_NR_INPR
Warning
"Input port 'EXE.ALUCtrl1.ALUOP' of instance 'EXE.ALUCtrl1' is not a register"
0
<label>

<string-helpers>
0 EXE.ALUCtrl1.ALUOP
0 EXE.ALUCtrl1
</string-helpers>
<message-args>
EXE.ALUCtrl1.ALUOP
EXE.ALUCtrl1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
152
152
INS_NR_INPR
Warning
"Input port 'EXE.ALUCtrl1.func3' of instance 'EXE.ALUCtrl1' is not a register"
0
<label>

<string-helpers>
0 EXE.ALUCtrl1.func3
0 EXE.ALUCtrl1
</string-helpers>
<message-args>
EXE.ALUCtrl1.func3
EXE.ALUCtrl1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
153
153
INS_NR_INPR
Warning
"Input port 'EXE.ALUCtrl1.func7' of instance 'EXE.ALUCtrl1' is not a register"
0
<label>

<string-helpers>
0 EXE.ALUCtrl1.func7
0 EXE.ALUCtrl1
</string-helpers>
<message-args>
EXE.ALUCtrl1.func7
EXE.ALUCtrl1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
154
154
OTP_NR_ASYA
Warning
"Output port 'EXE.csr.csr_out' is assigned asynchronously"
0
<label>

<string-helpers>
0 EXE.csr.csr_out
</string-helpers>
<message-args>
EXE.csr.csr_out
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
155
155
INS_NR_INPR
Warning
"Input port 'EXE.csr.cycle' of instance 'EXE.csr' is not a register"
0
<label>

<string-helpers>
0 EXE.csr.cycle
0 EXE.csr
</string-helpers>
<message-args>
EXE.csr.cycle
EXE.csr
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
156
156
INS_NR_INPR
Warning
"Input port 'EXE.csr.func3' of instance 'EXE.csr' is not a register"
0
<label>

<string-helpers>
0 EXE.csr.func3
0 EXE.csr
</string-helpers>
<message-args>
EXE.csr.func3
EXE.csr
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
157
157
INS_NR_INPR
Warning
"Input port 'EXE.csr.imm[11:0]' of instance 'EXE.csr' is not a register"
0
<label>

<string-helpers>
0 EXE.csr.imm[11:0]
0 EXE.csr
</string-helpers>
<message-args>
EXE.csr.imm[11:0]
EXE.csr
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
158
158
INP_NO_LOAD
Warning
"Input/inout port 'imm[31:12]' declared in the design-unit 'csr' has a driver but no load"
0
<label>

<string-helpers>
3 imm[31:12]
3 csr
</string-helpers>
<message-args>
imm[31:12]
csr
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
159
159
INS_NR_INPR
Warning
"Input port 'EXE.csr.instr' of instance 'EXE.csr' is not a register"
0
<label>

<string-helpers>
0 EXE.csr.instr
0 EXE.csr
</string-helpers>
<message-args>
EXE.csr.instr
EXE.csr
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
160
160
INP_NO_LOAD
Warning
"Input/inout port 'rs1_data' declared in the design-unit 'csr' has a driver but no load"
0
<label>

<string-helpers>
3 rs1_data
3 csr
</string-helpers>
<message-args>
rs1_data
csr
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
161
161
INS_NR_INPR
Warning
"Input port 'EXE.ALUOP' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.ALUOP
0 EXE
</string-helpers>
<message-args>
EXE.ALUOP
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
162
162
INS_NR_INPR
Warning
"Input port 'EXE.ALUsrc' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.ALUsrc
0 EXE
</string-helpers>
<message-args>
EXE.ALUsrc
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
163
163
INS_NR_INPR
Warning
"Input port 'EXE.Forward1' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.Forward1
0 EXE
</string-helpers>
<message-args>
EXE.Forward1
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
164
164
INS_NR_INPR
Warning
"Input port 'EXE.Forward2' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.Forward2
0 EXE
</string-helpers>
<message-args>
EXE.Forward2
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
165
165
INS_NR_INPR
Warning
"Input port 'EXE.Forward_memrd_data' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.Forward_memrd_data
0 EXE
</string-helpers>
<message-args>
EXE.Forward_memrd_data
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
166
166
INS_NR_INPR
Warning
"Input port 'EXE.Forward_wb_data' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.Forward_wb_data
0 EXE
</string-helpers>
<message-args>
EXE.Forward_wb_data
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
167
167
INS_NR_INPR
Warning
"Input port 'EXE.ID_PC' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.ID_PC
0 EXE
</string-helpers>
<message-args>
EXE.ID_PC
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
168
168
INS_NR_INPR
Warning
"Input port 'EXE.csrminus' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.csrminus
0 EXE
</string-helpers>
<message-args>
EXE.csrminus
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
169
169
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'cycle'"
0
<label>

<string-helpers>
3 cycle
</string-helpers>
<message-args>
cycle
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
170
170
INS_NR_INPR
Warning
"Input port 'EXE.func3' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.func3
0 EXE
</string-helpers>
<message-args>
EXE.func3
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
171
171
INS_NR_INPR
Warning
"Input port 'EXE.func7' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.func7
0 EXE
</string-helpers>
<message-args>
EXE.func7
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
172
172
INS_NR_INPR
Warning
"Input port 'EXE.imm' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.imm
0 EXE
</string-helpers>
<message-args>
EXE.imm
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
173
173
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'instr'"
0
<label>

<string-helpers>
3 instr
</string-helpers>
<message-args>
instr
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
174
174
OTP_NR_ASYA
Warning
"Output port 'EXE.pc_imm' is assigned asynchronously"
0
<label>

<string-helpers>
0 EXE.pc_imm
</string-helpers>
<message-args>
EXE.pc_imm
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
175
175
OTP_NR_ASYA
Warning
"Output port 'EXE.pc_immrs' is assigned asynchronously"
0
<label>

<string-helpers>
0 EXE.pc_immrs
</string-helpers>
<message-args>
EXE.pc_immrs
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
176
176
INS_NR_INPR
Warning
"Input port 'EXE.pctoreg' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.pctoreg
0 EXE
</string-helpers>
<message-args>
EXE.pctoreg
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
177
177
INS_NR_INPR
Warning
"Input port 'EXE.rs1_data' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.rs1_data
0 EXE
</string-helpers>
<message-args>
EXE.rs1_data
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
178
178
INS_NR_INPR
Warning
"Input port 'EXE.rs2_data' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.rs2_data
0 EXE
</string-helpers>
<message-args>
EXE.rs2_data
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
179
179
OTP_NR_ASYA
Warning
"Output port 'EXE.zeroFlag' is assigned asynchronously"
0
<label>

<string-helpers>
0 EXE.zeroFlag
</string-helpers>
<message-args>
EXE.zeroFlag
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
180
180
INS_NR_INPR
Warning
"Input port 'MEM.ALUout' of instance 'MEM' is not a register"
0
<label>

<string-helpers>
0 MEM.ALUout
0 MEM
</string-helpers>
<message-args>
MEM.ALUout
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
181
181
OTP_NR_ASYA
Warning
"Output port 'MEM.CS' is assigned asynchronously"
0
<label>

<string-helpers>
0 MEM.CS
</string-helpers>
<message-args>
MEM.CS
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
182
182
OTP_UC_INST
Warning
"Port 'CS' (which is being used as an output) of design-unit 'MEM' is being driven inside the design, but not connected in its instance 'MEM'"
0
<label>

<string-helpers>
3 CS
3 MEM
0 MEM
</string-helpers>
<message-args>
CS
MEM
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
183
183
INS_NR_INPR
Warning
"Input port 'MEM.EX_forward_rs2_data' of instance 'MEM' is not a register"
0
<label>

<string-helpers>
0 MEM.EX_forward_rs2_data
0 MEM
</string-helpers>
<message-args>
MEM.EX_forward_rs2_data
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
184
184
OTP_NR_ASYA
Warning
"Output port 'MEM.Forward_memrd_data' is assigned asynchronously"
0
<label>

<string-helpers>
0 MEM.Forward_memrd_data
</string-helpers>
<message-args>
MEM.Forward_memrd_data
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
185
185
OTP_UC_INST
Warning
"Port 'WEB' (which is being used as an output) of design-unit 'MEM' is being driven inside the design, but not connected in its instance 'MEM'"
0
<label>

<string-helpers>
3 WEB
3 MEM
0 MEM
</string-helpers>
<message-args>
WEB
MEM
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
186
186
INS_NR_INPR
Warning
"Input port 'MEM.csr_out' of instance 'MEM' is not a register"
0
<label>

<string-helpers>
0 MEM.csr_out
0 MEM
</string-helpers>
<message-args>
MEM.csr_out
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
187
187
INS_NR_INPR
Warning
"Input port 'MEM.exe_RDsrc' of instance 'MEM' is not a register"
0
<label>

<string-helpers>
0 MEM.exe_RDsrc
0 MEM
</string-helpers>
<message-args>
MEM.exe_RDsrc
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
188
188
INS_NR_INPR
Warning
"Input port 'MEM.exe_func3' of instance 'MEM' is not a register"
0
<label>

<string-helpers>
0 MEM.exe_func3
0 MEM
</string-helpers>
<message-args>
MEM.exe_func3
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
189
189
INS_NR_INPR
Warning
"Input port 'MEM.exe_memread' of instance 'MEM' is not a register"
0
<label>

<string-helpers>
0 MEM.exe_memread
0 MEM
</string-helpers>
<message-args>
MEM.exe_memread
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
190
190
INS_NR_INPR
Warning
"Input port 'MEM.exe_memwrite' of instance 'MEM' is not a register"
0
<label>

<string-helpers>
0 MEM.exe_memwrite
0 MEM
</string-helpers>
<message-args>
MEM.exe_memwrite
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
191
191
INS_NR_INPR
Warning
"Input port 'MEM.exe_pctoreg' of instance 'MEM' is not a register"
0
<label>

<string-helpers>
0 MEM.exe_pctoreg
0 MEM
</string-helpers>
<message-args>
MEM.exe_pctoreg
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
192
192
OTP_UC_INST
Warning
"Port 'fdmem_regwrite' (which is being used as an output) of design-unit 'MEM' is being driven inside the design, but not connected in its instance 'MEM'"
0
<label>

<string-helpers>
3 fdmem_regwrite
3 MEM
0 MEM
</string-helpers>
<message-args>
fdmem_regwrite
MEM
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
193
193
OTP_NR_ASYA
Warning
"Output port 'MEM.mem_datain' is assigned asynchronously"
0
<label>

<string-helpers>
0 MEM.mem_datain
</string-helpers>
<message-args>
MEM.mem_datain
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
194
194
OTP_UC_INST
Warning
"Port 'mem_datain' (which is being used as an output) of design-unit 'MEM' is being driven inside the design, but not connected in its instance 'MEM'"
0
<label>

<string-helpers>
3 mem_datain
3 MEM
0 MEM
</string-helpers>
<message-args>
mem_datain
MEM
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
195
195
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'mem_dataout'"
0
<label>

<string-helpers>
3 mem_dataout
</string-helpers>
<message-args>
mem_dataout
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
196
196
INP_UC_INST
Error
"Input port 'mem_dataout_wire' of design-unit 'MEM' is being used inside design-unit, but not connected in its instance 'MEM'"
0
<label>

<string-helpers>
3 mem_dataout_wire
3 MEM
0 MEM
</string-helpers>
<message-args>
mem_dataout_wire
MEM
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
197
197
INS_NR_INPR
Warning
"Input port 'MEM.mem_dataout_wire' of instance 'MEM' is not a register"
0
<label>

<string-helpers>
0 MEM.mem_dataout_wire
0 MEM
</string-helpers>
<message-args>
MEM.mem_dataout_wire
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
198
198
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'mem_rd_data'"
0
<label>

<string-helpers>
3 mem_rd_data
</string-helpers>
<message-args>
mem_rd_data
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
199
199
OTP_NR_ASYA
Warning
"Output port 'WB.Forward_wb_data' is assigned asynchronously"
0
<label>

<string-helpers>
0 WB.Forward_wb_data
</string-helpers>
<message-args>
WB.Forward_wb_data
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
200
200
INS_NR_INPR
Warning
"Input port 'WB.mem_dataout' of instance 'WB' is not a register"
0
<label>

<string-helpers>
0 WB.mem_dataout
0 WB
</string-helpers>
<message-args>
WB.mem_dataout
WB
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
201
201
INS_NR_INPR
Warning
"Input port 'WB.mem_memtoreg' of instance 'WB' is not a register"
0
<label>

<string-helpers>
0 WB.mem_memtoreg
0 WB
</string-helpers>
<message-args>
WB.mem_memtoreg
WB
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
202
202
INS_NR_INPR
Warning
"Input port 'WB.mem_rd_addr' of instance 'WB' is not a register"
0
<label>

<string-helpers>
0 WB.mem_rd_addr
0 WB
</string-helpers>
<message-args>
WB.mem_rd_addr
WB
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
203
203
INS_NR_INPR
Warning
"Input port 'WB.mem_rd_data' of instance 'WB' is not a register"
0
<label>

<string-helpers>
0 WB.mem_rd_data
0 WB
</string-helpers>
<message-args>
WB.mem_rd_data
WB
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
204
204
INS_NR_INPR
Warning
"Input port 'WB.mem_regwrite' of instance 'WB' is not a register"
0
<label>

<string-helpers>
0 WB.mem_regwrite
0 WB
</string-helpers>
<message-args>
WB.mem_regwrite
WB
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
205
205
OTP_NR_ASYA
Warning
"Output port 'WB.wb_rd_data' is assigned asynchronously"
0
<label>

<string-helpers>
0 WB.wb_rd_data
</string-helpers>
<message-args>
WB.wb_rd_data
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
206
206
INS_NR_INPR
Warning
"Input port 'FORWARD.EX_rd_addr' of instance 'FORWARD' is not a register"
0
<label>

<string-helpers>
0 FORWARD.EX_rd_addr
0 FORWARD
</string-helpers>
<message-args>
FORWARD.EX_rd_addr
FORWARD
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
207
207
OTP_NR_ASYA
Warning
"Output port 'FORWARD.Forward1' is assigned asynchronously"
0
<label>

<string-helpers>
0 FORWARD.Forward1
</string-helpers>
<message-args>
FORWARD.Forward1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
208
208
OTP_NR_ASYA
Warning
"Output port 'FORWARD.Forward2' is assigned asynchronously"
0
<label>

<string-helpers>
0 FORWARD.Forward2
</string-helpers>
<message-args>
FORWARD.Forward2
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
209
209
INS_NR_INPR
Warning
"Input port 'FORWARD.exe_regwrite' of instance 'FORWARD' is not a register"
0
<label>

<string-helpers>
0 FORWARD.exe_regwrite
0 FORWARD
</string-helpers>
<message-args>
FORWARD.exe_regwrite
FORWARD
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
210
210
INS_NR_INPR
Warning
"Input port 'FORWARD.mem_rd_addr' of instance 'FORWARD' is not a register"
0
<label>

<string-helpers>
0 FORWARD.mem_rd_addr
0 FORWARD
</string-helpers>
<message-args>
FORWARD.mem_rd_addr
FORWARD
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
211
211
INS_NR_INPR
Warning
"Input port 'FORWARD.mem_regwrite' of instance 'FORWARD' is not a register"
0
<label>

<string-helpers>
0 FORWARD.mem_regwrite
0 FORWARD
</string-helpers>
<message-args>
FORWARD.mem_regwrite
FORWARD
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
212
212
INS_NR_INPR
Warning
"Input port 'FORWARD.rs1_addr' of instance 'FORWARD' is not a register"
0
<label>

<string-helpers>
0 FORWARD.rs1_addr
0 FORWARD
</string-helpers>
<message-args>
FORWARD.rs1_addr
FORWARD
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
213
213
INS_NR_INPR
Warning
"Input port 'FORWARD.rs2_addr' of instance 'FORWARD' is not a register"
0
<label>

<string-helpers>
0 FORWARD.rs2_addr
0 FORWARD
</string-helpers>
<message-args>
FORWARD.rs2_addr
FORWARD
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
214
214
INS_NR_INPR
Warning
"Input port 'BRANCH.branch' of instance 'BRANCH' is not a register"
0
<label>

<string-helpers>
0 BRANCH.branch
0 BRANCH
</string-helpers>
<message-args>
BRANCH.branch
BRANCH
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
215
215
OTP_NR_ASYA
Warning
"Output port 'BRANCH.branchctrl' is assigned asynchronously"
0
<label>

<string-helpers>
0 BRANCH.branchctrl
</string-helpers>
<message-args>
BRANCH.branchctrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
216
216
INS_NR_INPR
Warning
"Input port 'BRANCH.zeroFlag' of instance 'BRANCH' is not a register"
0
<label>

<string-helpers>
0 BRANCH.zeroFlag
0 BRANCH
</string-helpers>
<message-args>
BRANCH.zeroFlag
BRANCH
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
217
217
OTP_NR_ASYA
Warning
"Output port 'HAZARD.PCWrite' is assigned asynchronously"
0
<label>

<string-helpers>
0 HAZARD.PCWrite
</string-helpers>
<message-args>
HAZARD.PCWrite
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
218
218
INS_NR_INPR
Warning
"Input port 'HAZARD.branchctrl' of instance 'HAZARD' is not a register"
0
<label>

<string-helpers>
0 HAZARD.branchctrl
0 HAZARD
</string-helpers>
<message-args>
HAZARD.branchctrl
HAZARD
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
219
219
OTP_NR_ASYA
Warning
"Output port 'HAZARD.csrminus' is assigned asynchronously"
0
<label>

<string-helpers>
0 HAZARD.csrminus
</string-helpers>
<message-args>
HAZARD.csrminus
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
220
220
OTP_NR_ASYA
Warning
"Output port 'HAZARD.ctrlflush' is assigned asynchronously"
0
<label>

<string-helpers>
0 HAZARD.ctrlflush
</string-helpers>
<message-args>
HAZARD.ctrlflush
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
221
221
OTP_NR_ASYA
Warning
"Output port 'HAZARD.ifid_regwrite' is assigned asynchronously"
0
<label>

<string-helpers>
0 HAZARD.ifid_regwrite
</string-helpers>
<message-args>
HAZARD.ifid_regwrite
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
222
222
OTP_NR_ASYA
Warning
"Output port 'HAZARD.insflush' is assigned asynchronously"
0
<label>

<string-helpers>
0 HAZARD.insflush
</string-helpers>
<message-args>
HAZARD.insflush
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
223
223
INS_NR_INPR
Warning
"Input port 'HAZARD.memread' of instance 'HAZARD' is not a register"
0
<label>

<string-helpers>
0 HAZARD.memread
0 HAZARD
</string-helpers>
<message-args>
HAZARD.memread
HAZARD
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
224
224
INS_NR_INPR
Warning
"Input port 'HAZARD.rd_addr' of instance 'HAZARD' is not a register"
0
<label>

<string-helpers>
0 HAZARD.rd_addr
0 HAZARD
</string-helpers>
<message-args>
HAZARD.rd_addr
HAZARD
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
225
225
INS_NR_INPR
Warning
"Input port 'HAZARD.rs1_addr' of instance 'HAZARD' is not a register"
0
<label>

<string-helpers>
0 HAZARD.rs1_addr
0 HAZARD
</string-helpers>
<message-args>
HAZARD.rs1_addr
HAZARD
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
226
226
INS_NR_INPR
Warning
"Input port 'HAZARD.rs2_addr' of instance 'HAZARD' is not a register"
0
<label>

<string-helpers>
0 HAZARD.rs2_addr
0 HAZARD
</string-helpers>
<message-args>
HAZARD.rs2_addr
HAZARD
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
227
227
NET_NO_LOAD
Warning
"Net 'CS' declared in design-unit 'top' has a driver but has no load"
0
<label>

<string-helpers>
0 CS
3 top
</string-helpers>
<message-args>
CS
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
228
228
NET_NO_LOAD
Warning
"Net 'WEB' declared in design-unit 'top' has a driver but has no load"
0
<label>

<string-helpers>
0 WEB
3 top
</string-helpers>
<message-args>
WEB
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
229
229
NET_NO_LOAD
Warning
"Net 'fdmem_regwrite' declared in design-unit 'top' has a driver but has no load"
0
<label>

<string-helpers>
0 fdmem_regwrite
3 top
</string-helpers>
<message-args>
fdmem_regwrite
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
230
230
NET_NO_DRIV
Error
"Net 'instr_out' declared in design-unit 'top' has no driver but has at least one load"
0
<label>

<string-helpers>
0 instr_out
3 top
</string-helpers>
<message-args>
instr_out
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
231
231
NET_NO_LDDR
Warning
"Net 'mem_addr' declared in design-unit 'top' neither has driver nor any load"
0
<label>

<string-helpers>
0 mem_addr
3 top
</string-helpers>
<message-args>
mem_addr
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
232
232
NET_NO_LOAD
Warning
"Net 'mem_datain' declared in design-unit 'top' has a driver but has no load"
0
<label>

<string-helpers>
0 mem_datain
3 top
</string-helpers>
<message-args>
mem_datain
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
233
233
NET_NO_DRIV
Error
"Net 'mem_dataout_wire' declared in design-unit 'top' has no driver but has at least one load"
0
<label>

<string-helpers>
0 mem_dataout_wire
3 top
</string-helpers>
<message-args>
mem_dataout_wire
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
234
234
NET_NO_LDDR
Warning
"Net 'mem_memwrite' declared in design-unit 'top' neither has driver nor any load"
0
<label>

<string-helpers>
0 mem_memwrite
3 top
</string-helpers>
<message-args>
mem_memwrite
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
235
235
NET_NO_LOAD
Warning
"Net 'pc_out' declared in design-unit 'top' has a driver but has no load"
0
<label>

<string-helpers>
0 pc_out
3 top
</string-helpers>
<message-args>
pc_out
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
236
236
MOD_IS_SYAS
Warning
"The design-unit 'EXE' contains synchronous as well as asynchronous logic. Asynchronous logic is present at 'in1[0]' and Synchronous logic at 'ALUout[0]'"
0
<label>

<string-helpers>
3 EXE
2 in1[0]
2 ALUout[0]
</string-helpers>
<message-args>
EXE
in1[0]
ALUout[0]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
237
237
MOD_IS_SYAS
Warning
"The design-unit 'IF' contains synchronous as well as asynchronous logic. Asynchronous logic is present at 'pc[0]' and Synchronous logic at 'ifins_out[0]'"
0
<label>

<string-helpers>
3 IF
2 pc[0]
2 ifins_out[0]
</string-helpers>
<message-args>
IF
pc[0]
ifins_out[0]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
238
238
MOD_IS_SYAS
Warning
"The design-unit 'MEM' contains synchronous as well as asynchronous logic. Asynchronous logic is present at 'CS' and Synchronous logic at 'fdmem_regwrite'"
0
<label>

<string-helpers>
3 MEM
2 CS
2 fdmem_regwrite
</string-helpers>
<message-args>
MEM
CS
fdmem_regwrite
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
239
239
MOD_IS_SYAS
Warning
"The design-unit 'RegisterFile' contains synchronous as well as asynchronous logic. Asynchronous logic is present at 'rs1_outdata[0]' and Synchronous logic at 'register[27][0]'"
0
<label>

<string-helpers>
3 RegisterFile
2 rs1_outdata[0]
2 register[27][0]
</string-helpers>
<message-args>
RegisterFile
rs1_outdata[0]
register[27][0]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
240
240
SIG_IS_IRST
Info
"Signal 'rst' is inferred as async reset as it is driving reset of one or more flip-flops [Flip-flop: EXE.ALUout[0]]"
0
<label>

<string-helpers>
0 rst
3 async
2 EXE.ALUout[0]
</string-helpers>
<message-args>
rst
async
EXE.ALUout[0]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
241
241
MOD_IS_IBXE
Warning
"Design-unit SRAM was implicitly blackboxed by the tool. Check for more details under the BBOX category in the Design Build view"
0
<label>

<string-helpers>
3 SRAM
</string-helpers>
<message-args>
SRAM
</message-args>
<waivers>
0
0
1
#MODULETUPLE#
1
IF
1
1
#MODULETUPLE#
2
SRAM_wrapper
2
2
6
#MODULETUPLE#
3
ID
1
3
#MODULETUPLE#
4
EXE
1
4
#MODULETUPLE#
5
MEM
1
5
#MODULETUPLE#
6
WB
1
7
#MODULETUPLE#
7
FORWARD
1
8
#MODULETUPLE#
8
Branch
1
9
#MODULETUPLE#
9
Hazard
1
10
#MODULETUPLE#
10
SRAM
2
11
18
#MODULETUPLE#
11
ALU
1
12
#MODULETUPLE#
12
ALUCtrl
1
13
#MODULETUPLE#
13
csr
1
14
#MODULETUPLE#
14
ControlUnit
1
15
#MODULETUPLE#
15
RegisterFile
1
16
#MODULETUPLE#
16
ImmediateGenerator
1
17
#MODULETUPLE#
17
ProgramCounter
1
19
#INSTANCETUPLE#
1
IF
1
#INSTANCETUPLE#
2
IM1
2
#INSTANCETUPLE#
3
ID
3
#INSTANCETUPLE#
4
EXE
4
#INSTANCETUPLE#
5
MEM
5
#INSTANCETUPLE#
6
DM1
2
#INSTANCETUPLE#
7
WB
6
#INSTANCETUPLE#
8
FORWARD
7
#INSTANCETUPLE#
9
BRANCH
8
#INSTANCETUPLE#
10
HAZARD
9
#INSTANCETUPLE#
11
DM1.i_SRAM
10
#INSTANCETUPLE#
12
EXE.ALU
11
#INSTANCETUPLE#
13
EXE.ALUCtrl1
12
#INSTANCETUPLE#
14
EXE.csr
13
#INSTANCETUPLE#
15
ID.ControlUnit
14
#INSTANCETUPLE#
16
ID.RegisterFile
15
#INSTANCETUPLE#
17
ID.ImmediateGenerator
16
#INSTANCETUPLE#
18
IM1.i_SRAM
10
#INSTANCETUPLE#
19
IF.ProgramCounter
17
#SCANHISTORYTUPLE#
0
0
0
<source-checksums>
0
<tag-defenition>
20

23

   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for count1, in which the signal
   does not toggle to its original value at any point of time.
ARY_IS_OOBI
20
   A bit/part select reference in an expression has an index specification
   outside of the defined range of the variable.
   This can lead to unexpected results. It is
   recommended that this reference be modified such that the index/subrange
   falls within the defined range.
   The following code illustrates the problem.
   module test1 (a, b, out1);
   input [3:0] a;
   input [3:0] b;
   output out1;
   wire [3:0] a;
   reg [2:0] out1;
   wire [2:-1] q;
   wire [2:-4] w;
   always @(a or b)
       out1 = q[4] & b[3];
       assign a[3] = out1[3];
     assign q = w[1+:3];
   endmodule
   In the above code, 'q[4]' and 'out1[3]' are used, which are outside the defined range.
ASG_IS_XRCH
12
   A reachable X assignment was detected in the design.
   If the X assignment is reachable, it will become
   an active X source. 'X' source present in the design can lead to unexpected functionality.

   The following examples illustrates this problem:
   always @(port_a or port_b or port_c or port_d)
   casez(port_d)
       2'b00: port_e = port_a;
       2'b01: port_e = port_b;
       2'b10: port_e = port_c;
       2'b11: port_e = 4'b00xx;
   endcase
BLK_NO_RCHB
20
   Unreachable block statement was detected. This needs to be reviewed to determine if this is intentional or undesired. RTL needs to be modified accordingly.
   The following example illustrates the issue:

   module blkif (out, a, b);
   input a, b;
   output out;
   reg out;
   wire sel;
   assign sel = 1'b1;
   always @(sel or a or b)
   begin
   if (sel)
       out <= a;
   else
       out <= b;
   end
  endmodule
  In the given example, a violation is reported as 'sel' has a
  a constant value due to which one branch of the 'if' block is not reachable.

BUS_IS_CONT
8
   The specified bus has multiple drivers which can
   be active simultaneously. This may lead to signal/register
   having undefined/unexpected value.

   The following example illustrates the problem:
   assign sig_a = var_a;
   assign sig_a = var_b;
   In the above example, 'sig_a' is multiply driven.
BUS_IS_FLOT
21
   A bus without any driver was detected. This could be unintentional and can lead to unexpected functionality.

   Following example illustrates this scenario:
   module mod_a(port_a, port_b, port_c, reg_a, reg_b, reg_c);
       input [1:0] port_a, port_b, port_c;
       output [1:0] reg_a, reg_b, reg_c;
       reg  [1:0] reg_a;
       reg  [1:0] reg_b;
       reg  [1:0] reg_c;
       wire [1:0] wir_a;
       wire [1:0] wir_b;
       wire [1:0] wir_c;

       assign wire_a = port_a;
       assign reg_a = wir_a;
       assign reg_b = wir_b;

   endmodule

   reg_b is a floating bus.
   Design needs to be remodelled to avoid this problem.
CAS_IS_DFRC
31
   The case statement has a default case which is reachable. This could be a result of an incompletely specified case.
   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [2:0] state, next;
   wire en;
   always @(posedge clk)
       if (rst)
           state <= 3'b000;
       else
           state <= next;
   always @(state)
   begin
   case(state)
       3'b000:
           next = 3'b001;
       3'b001:
           if (en)
               next = 3'b010;
           else
               next = 3'b011;
       3'b010:
               next = 3'b100;
       3'b011:
               next = 3'b101;
       default:
               next = 3'bxxx;
   endcase
   end
   endmodule
CAS_NO_PRIO
16
   The keywords 'unique' and 'priority' indicate the intent that the case statement will have exactly one case item that matches the case expression. However, the specified case statement, qualified with a'priority' keyword, does not have all the cases covered.
   The following example illustrates this problem:
   module mod_a (port_a, port_b, port_c);
       input [3:0] port_a;
       input [1:0] port_c;
       output port_b;
       reg port_b;
       always @(port_c)
       begin
           priority case(port_c)
           2'b01 : port_b = port_a[1];
           2'b10 : port_b = port_a[2];
           2'b11 : port_b = port_a[3];
       endcase
       end
   endmodule
CAS_NO_UNIQ
18
   The keywords 'unique' and 'priority' indicate the intent that the case statement will have exactly one case item that matches the case expression. However, the specified case statement, qualified with a'unique' keyword, has more than one case item that matches the
   case expression.
   The following example illustrates this problem:
   reg  [3:0]  reg_a;
   always @(posedge clk)
   begin
       reg_a = 12;
       unique case ( reg_a )
       6, 12, 14:  out_a = 32'd10012;
       2, 6, 7:    out_a = 32'd10015;
       3, 12, 10:  out_a = 32'd50009;
       default:    out_a = 32'd0;
   endcase
   end

   In the above code example, 'reg_a' is used as the case expression in a
   'unique case' statement, where two of the case item expressions are 12.
   It is recommended that case item expressions are mutually exclusive.
EXP_IS_OVFL
20
   Arithmetic operation results in overflow of bits leading to potential loss of data.
   The following example illustrates the problem:

   module mod_a();
       reg  [1:0] reg_a;
       reg  [1:0] reg_b;
       reg  [1:0] reg_c;
       wire [1:0] wir_a;
       wire [1:0] wir_b;
       wire [1:0] wir_c;
       assign wir_a = reg_a + 2'd2;
       assign wir_b = reg_b + 2'b11;
       assign wir_c = reg_c - 2'b11;
   endmodule

   In the above code, 2-bit wires, wir_a, wir_b, wir_c
   are being assigned a value that can be greater than
   the maximum value that it can hold. This can lead to loss
   of bits.
   Remodel the design to avoid this violation.
FSM_IS_DDLK
45
   A deadlock situation has been detected for a state of the FSM. This can occur if either
   there is no outgoing edge from the current state or the condition of the outgoing edge
   cannot be met. To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   module FSM (din, a_rst, clk, z_o);
      input  din, a_rst,clk;
      output z_o;
      reg z_o;
      parameter [1:0] s0=0, s1=1, s2=2;
      reg [1:0] ps, ns;
      // sequential block
      always @ (posedge clk or posedge a_rst)
      begin: seq_block
         if (a_rst)
            ps = s0;
         else
            ps = ns;
      end

      // combinational block
      always @ (ps or din)
      begin: comb_block
         ns  = s0;
         z_o = 1'b1;
         case (ps)
           s0: begin
             z_o = 1'b0;
              end
           s1: begin
                if (din == 1'b0)
                   ns = s0;
                else
                   ns = s2;
              end
           s2: begin
                if (din == 1'b1)
                   ns = s1;
                else
                   ns = s0;
              end
         endcase
      end
   endmodule
   In the given example, after reaching s0, the design remains in that state.
   This means that a deadlock has been reached, and a violation is reported.
FSM_IS_LVLK
62
   Livelock condition detected for the FSM. The states of the processes involved in this
   condition constantly change with regard to one another but do not progress to some other state.
   To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   module FSM (err, ack,req, clk, rst);
   output err;
   output [3:0] ack;
   input [3:0] req;
   input clk, rst;
   reg err;
   reg [3:0] ack;
   reg [2:0] state, next;
   integer i;
   always @(posedge clk)
      if (rst)
        state <= 3'b000;
      else
        state <= next;
   always @(state or req)
   begin
      next = 3'bxxx;
      err = 0;
      ack = 0;
    case(state)
           3'b000: begin
                  case(req)
                     4'b0001 : next = 3'b001;
                     default : next = 3'b000;
                 endcase
                 end
           3'b001: begin
                  case(req)
                     4'b0010 : next = 3'b010;
                     default : next = 3'b001;
                 endcase
                 ack[0] = 1;
                 ack[1] = 1;
               end
           3'b010: begin
                  case(req)
                     4'b0100 : next = 3'b011;
                 endcase
                 ack[1] = 1;
                 ack[2] = 1;
               end
           3'b011: begin
                  case(req)
                     4'b1000 : next = 3'b100; // missing default statement
                 endcase
                 ack[3] = 1;
               end
           3'b100: begin
                  case(req)
                     4'b0000 : next = 3'b000;
                     default : next = 3'b100;
                 endcase
                 err = 1;
                 end
      endcase
      end
   endmodule
   In the given example, a Livelock is detected at state 3'b011 and a violation is reported.
FSM_NO_MTRN
36
   An unreachable consequent transition in a FSM has been detected. There is no
   scenario where the mentioned source state will move to the first target state
   and then to the next target state in sequence.

   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [2:0] state, next;
   wire en;
   always @(posedge clk)
       if (rst)
           state <= 2'b00;
       else
           state <= next;
   always @(state)
   begin
   case(state)
          2'b00:
            next = 2'b01;
           2'b01:
             if (en)
                 next = 2'b10;
             else
                 next = 2'b11;
           2'b10:
             next = 2'b11;
           2'b11:
             next = 2'b00;
           default:
             next = 2'bxx;
   endcase
   end
   endmodule

   In this example, if 'en' is stuck at 1'b0, the transition from 2'b01 to 2'b10 and then to 2'b11 is unreachable.
FSM_NO_RCHB
33
   There are unreachable states in the specified FSM. The unreachable
   states may create extra states that were not intended.
   The tool is unable to perform analysis for reachable states if variables
   are used in the combinational logic for the next state computations
   and therefore, takes a pessimistic approach.

   params FSMURS { fsm_states_in_default_clause="no/yes" }
   The default value for this parameter is 'no'.
   By default, the states that can only be reached from the default clause
   of the case statement are not considered for next state computations
   and are reported as unreachable states in the FSM.
   When the value of the parameter is set to 'yes', the tool
   considers the states in the default clause of the case statement as
   reachable.

   The following code illustrates the occurrence of FSMURS

   pro_comb : process (fsm, d)
   begin
       case fsm is
         when State_0 =>
             z <= '0';
             next_fsm <= State_1;
         when State_1 =>
             z <= '1';
             next_fsm <= State_0;
         when State_2 =>
             z <= d;
             next_fsm <= State_0;
       end case;
   end process pro_comb;
   In the above code,'State_2' is reported as an unreachable state because
  there is no path to this state from any other valid state in the FSM.
FSM_NO_TRRN
33
   An unreachable transition in a FSM has been detected. There is no scenario where the mentioned source state will move to the mentioned target state.
   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [1:0] state, next;
   wire en;
   always @(posedge clk)
      if (rst)
        state <= 2'b00;
      else
        state <= next;
   always @(state)
   begin
   case(state)
           2'b00:
             next = 2'b01;
           2'b01:
               if (en)
                   next = 2'b10;
               else
                   next = 2'b11;
           2'b10:
               next = 2'b11;
           2'b11:
               next = 2'b00;
           default:
               next = 2'bxx;
   endcase
   end
   endmodule

   In this example, if 'en' is stuck at 1'b0, the transition from 2'b01 to 2'b10 is unreachable.
MOD_IS_FCMB
55
    A combinational loop has been detected involving the listed
    signals/wires/expressions. As Per RMM section 5.5.3, you should avoid
    combinational feedback that is looping of combinational processes.
    The following code illustrates the occurrence of MOD_IS_FCMB.

    library ieee;
    use ieee.std_logic_1164.all;
    entity TEST is
      port (
      a,b,c,d,e,f: buffer std_logic;
      o ,o2 : out std_logic);
    end;

    Architecture structural of test is
    component NAND_2
    port (I0, I1: in std_logic;
          o: buffer std_logic);
    end component;

    component OR_2
       port (I0, I1: in std_logic;
             o:      buffer std_logic);
    end component;
    begin
       x1: NAND_2 port map (a, b,c);
       x2: OR_2 port map (c,d,b);
    end structural;
    library ieee;
    use ieee.std_logic_1164.all;

    entity nand_2 is
    port (I0, I1: in std_logic;
         o: buffer std_logic);
    end;
    architecture dataflow of NAND_2 is
    begin
       O <= I0 nand I1;
    end dataflow;

    library ieee;
    use ieee.std_logic_1164.all;

    entity OR_2 is
    port (I0, I1: in std_logic;
           o : buffer std_logic);
    end entity;

    architecture dataflow of OR_2 is
    begin
       O <= I0 or I1;
    end dataflow;

    In the above example, "c" is NAND of "a" and "b" and "b" is OR of "c" and "d"
    resulting in a combinational feedback loop between c and b. This kind of
    looping of combinational processes is not a good design practice.
SIG_IS_DLCK
46
   A deadlock situation has been detected for a signal.
   To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:

   module FSM (din, a_rst, clk, z_o);
     input  din, a_rst,clk;
     output z_o;
     reg z_o;
     parameter [1:0] s0=0, s1=1, s2=2;
     reg [1:0] ps, ns;
     // sequential block
     always @ (posedge clk or posedge a_rst)
     begin: seq_block
       if (a_rst)
          ps = s0;
       else
          ps = ns;
     end

     // combinational block
     always @ (ps or din)
     begin: comb_block
        ns  = s0;
        z_o = 1'b1;
        case (ps)
          s0: begin
           z_o = 1'b0;
              end
          s1: begin
                if (din == 1'b0)
                  ns = s0;
                else
                  ns = s2;
              end
          s2: begin
                if (din == 1'b1)
                  ns = s1;
                else
                 ns = s0;
             end
           endcase
         end
    endmodule

   In the given example, after reaching s0, the design remains in that state.
   This means that a deadlock has been reached, and a violation is reported
SIG_IS_STCK
17
   A logic element stuck at a constant value has been detected. There is no design scenario where the logic element will get any other value.
   The following example illustrates this scenario

   module mod_a(clk, rst, port_a, port_b);
      input clk, rst, port_a;
      output port_b;
      reg port_b;
      always @(posedge clk or negedge rst)
      begin
      if (!rst)
          port_b = 1'b1;
      else
          port_b = port_a | 1'b1;
      end
   endmodule
   In this example 'port_b' is always stuck at '1'b1'.
   To avoid this violation, modify the RTL.
SIG_NO_TGFL
24
   The signal has not toggled from 1 to 0. Modify the RTL and rerun the design.
   Consider the given example:
   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for count1, in which the signal
   does not toggle from 1 to 0 at any point of time.
SIG_NO_TGRS
25
   The signal has not toggled from 0 to 1. Modify the RTL and rerun the design.
   Consider the given example:

   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for LSB of count1, in which
   the signal does not toggle from 0 to1 at any point of time.
<superLintPoiType-tagAndMessage>
24
ARITHMETIC_OVERFLOW
EXP_IS_OVFL
Arithmetic overflow failure found.
COMBINATIONAL_LOOP
MOD_IS_FCMB
Combinational loop detected passing through: "%1"
CONTENTION_BUS
BUS_IS_CONT
Contention bus failure found in bus "%1".
DEAD_CODE
BLK_NO_RCHB
The block is not reachable.
DEFAULT_CASE
CAS_IS_DFRC
A reachable default case was found.
FLOATING_BUS
BUS_IS_FLOT
Floating bus failure found in bus "%1".
FSM_FREE_LIVELOCK
FSM_IS_NLLK
No livelock condition found (%d) in the FSM "%1".
FSM_LIVELOCK
FSM_IS_LVLK
Livelock condition found (%d) in the FSM "%1".
FSM_MULTI_TRANS_COVER
FSM_NO_MTRN
Unreachable consequence transitions (%d1->%d2->%d3) found in the FSM "%1".
FSM_POTENTIAL_LIVELOCK
FSM_IS_PLLK
Potential livelock condition found (%d) in the FSM "%1".
FSM_STATE_COVER
FSM_NO_RCHB
Unreachable states found (%d) in the FSM "%1".
FSM_STATE_DEADLOCK
FSM_IS_DDLK
A deadlock situation was found (%d) for a state of the FSM "%1".
FSM_STATE_FREE_DEADLOCK
FSM_IS_NDLK
No deadlock situation was found (%d) for a state of the FSM "%1".
FSM_STATE_POTENTIAL_DEADLOCK
FSM_IS_PDLK
Potential deadlock situation was found (%d) for a state of the FSM "%1".
FSM_TRANS_COVER
FSM_NO_TRRN
Unreachable transitions found (%d1->%d2) in the FSM "%1".
OUT_OF_BOUND_INDEXING
ARY_IS_OOBI
Out-of-bound indexing failure found.
PRIORITY_CASE
CAS_NO_PRIO
Priority case failure found.
SIGNALS_DEADLOCK_SIGNALS
SIG_IS_DLCK
The signal "%1" is a deadlock signal.
SIGNALS_STUCKAT
SIG_IS_STCK
The signal "%1" is stuck-at %s.
SIGNALS_TOGGLE_FALL
SIG_NO_TGFL
The signal "%1" has not toggled from 1 to 0.
SIGNALS_TOGGLE_RISE
SIG_NO_TGRS
The signal "%1" has not toggled from 0 to 1.
SIGNALS_TOGGLE_STABLE
SIG_NO_TGST
The signal "%1" has not toggled stable.
UNIQUE_CASE
CAS_NO_UNIQ
Unique case failure found.
X_ASSIGNMENT
ASG_IS_XRCH
A reachable x-assignment was found.
<top-model-name>
top
<progress-events>
1
1663257600
1
<alias-tag>
0
<tag-mode>
0
<property-category-is-enabled>
4
AUTO_FORMAL_BUS
AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK
AUTO_FORMAL_FSM_REACHABILITY
AUTO_FORMAL_OUT_OF_BOUND_INDEXING
<hal-category-is-enabled>
0
<candidate-merged-group>
444
$ARY_IS_OOBI../src/MEM.sv5858
../src/MEM.sv
58
58
ARY_IS_OOBI

<NewGroupType>
0
1
1
$ARY_IS_OOBI../src/MEM.sv6262
../src/MEM.sv
62
62
ARY_IS_OOBI

<NewGroupType>
0
1
2
$ARY_MS_DRNG../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
ARY_MS_DRNG

<NewGroupType>
0
1
27
$ASG_NR_POVF../src/ALU.sv1717
../src/ALU.sv
17
17
ASG_NR_POVF

<NewGroupType>
0
1
41
$ASG_NR_POVF../src/ALU.sv2020
../src/ALU.sv
20
20
ASG_NR_POVF

<NewGroupType>
0
1
42
$ASG_NR_POVF../src/ALU.sv5050
../src/ALU.sv
50
50
ASG_NR_POVF

<NewGroupType>
0
1
45
$ASG_NR_POVF../src/EXE.sv5454
../src/EXE.sv
54
54
ASG_NR_POVF

<NewGroupType>
0
1
61
$ASG_NR_POVF../src/EXE.sv8282
../src/EXE.sv
82
82
ASG_NR_POVF

<NewGroupType>
0
1
62
$ASG_NR_POVF../src/EXE.sv8383
../src/EXE.sv
83
83
ASG_NR_POVF

<NewGroupType>
0
1
63
$ASG_NR_POVF../src/EXE.sv136136
../src/EXE.sv
136
136
ASG_NR_POVF

<NewGroupType>
0
1
64
$ASG_NR_POVF../src/EXE.sv137137
../src/EXE.sv
137
137
ASG_NR_POVF

<NewGroupType>
0
1
67
$ASG_NR_POVF../src/IF.sv2323
../src/IF.sv
23
23
ASG_NR_POVF

<NewGroupType>
0
1
5
$CAS_NR_DEFX../src/ALU.sv1555
../src/ALU.sv
15
55
CAS_NR_DEFX

<NewGroupType>
0
1
46
$CAS_NR_DEFX../src/ALU.sv5879
../src/ALU.sv
58
79
CAS_NR_DEFX

<NewGroupType>
0
1
47
$CAS_NR_DEFX../src/ALUCtrl.sv16109
../src/ALUCtrl.sv
16
109
CAS_NR_DEFX

<NewGroupType>
0
6
50
52
53
54
55
56
$CAS_NR_DEFX../src/Branch.sv917
../src/Branch.sv
9
17
CAS_NR_DEFX

<NewGroupType>
0
1
81
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

<NewGroupType>
0
10
16
17
18
19
20
21
22
23
24
25
$CAS_NR_DEFX../src/IF.sv2630
../src/IF.sv
26
30
CAS_NR_DEFX

<NewGroupType>
0
1
6
$CAS_NR_DEFX../src/ImmediateGenerator.sv832
../src/ImmediateGenerator.sv
8
32
CAS_NR_DEFX

<NewGroupType>
0
1
35
$CAS_NR_DEFX../src/MEM.sv5668
../src/MEM.sv
56
68
CAS_NR_DEFX

<NewGroupType>
0
1
74
$CAS_NR_DEFX../src/MEM.sv95102
../src/MEM.sv
95
102
CAS_NR_DEFX

<NewGroupType>
0
1
77
$CAS_NR_DEFX../src/csr.sv1430
../src/csr.sv
14
30
CAS_NR_DEFX

<NewGroupType>
0
2
57
58
$CND_NS_MBEX../src/ALUCtrl.sv2020
../src/ALUCtrl.sv
20
20
CND_NS_MBEX

<NewGroupType>
0
1
48
$CND_NS_MBEX../src/ALUCtrl.sv3636
../src/ALUCtrl.sv
36
36
CND_NS_MBEX

<NewGroupType>
0
1
49
$CND_NS_MBEX../src/ALUCtrl.sv6666
../src/ALUCtrl.sv
66
66
CND_NS_MBEX

<NewGroupType>
0
1
51
$EXP_NR_MXSU../src/ALU.sv2929
../src/ALU.sv
29
29
EXP_NR_MXSU

<NewGroupType>
0
1
44
$EXP_NR_MXSU../src/EXE.sv136136
../src/EXE.sv
136
136
EXP_NR_MXSU

<NewGroupType>
0
1
65
$EXP_NR_MXSU../src/EXE.sv137137
../src/EXE.sv
137
137
EXP_NR_MXSU

<NewGroupType>
0
1
68
$EXP_NR_MXSU../src/EXE.sv138138
../src/EXE.sv
138
138
EXP_NR_MXSU

<NewGroupType>
0
1
70
$EXP_NR_MXSU../src/ImmediateGenerator.sv1111
../src/ImmediateGenerator.sv
11
11
EXP_NR_MXSU

<NewGroupType>
0
1
31
$EXP_NR_MXSU../src/ImmediateGenerator.sv1515
../src/ImmediateGenerator.sv
15
15
EXP_NR_MXSU

<NewGroupType>
0
1
32
$EXP_NR_MXSU../src/ImmediateGenerator.sv1919
../src/ImmediateGenerator.sv
19
19
EXP_NR_MXSU

<NewGroupType>
0
1
33
$EXP_NR_MXSU../src/ImmediateGenerator.sv2727
../src/ImmediateGenerator.sv
27
27
EXP_NR_MXSU

<NewGroupType>
0
1
34
$EXP_NR_MXSU../src/MEM.sv9797
../src/MEM.sv
97
97
EXP_NR_MXSU

<NewGroupType>
0
1
75
$EXP_NR_MXSU../src/MEM.sv9898
../src/MEM.sv
98
98
EXP_NR_MXSU

<NewGroupType>
0
1
76
$EXP_NR_STUS../src/ALU.sv2929
../src/ALU.sv
29
29
EXP_NR_STUS

<NewGroupType>
0
1
43
$EXP_NR_USTS../src/ALU.sv1111
../src/ALU.sv
11
11
EXP_NR_USTS

<NewGroupType>
0
1
39
$EXP_NR_USTS../src/ALU.sv1212
../src/ALU.sv
12
12
EXP_NR_USTS

<NewGroupType>
0
1
40
$FIL_MS_DUNM../src/Forward.sv11
../src/Forward.sv
1
1
FIL_MS_DUNM

<NewGroupType>
0
1
78
$FIL_NF_NMCV../src/Forward.sv11
../src/Forward.sv
1
1
FIL_NF_NMCV

<NewGroupType>
0
1
93
$FLP_NR_MXCS../src/EXE.sv120150
../src/EXE.sv
120
150
FLP_NR_MXCS

<NewGroupType>
0
2
169
173
$FLP_NR_MXCS../src/IF.sv4254
../src/IF.sv
42
54
FLP_NR_MXCS

<NewGroupType>
0
1
102
$FLP_NR_MXCS../src/MEM.sv73105
../src/MEM.sv
73
105
FLP_NR_MXCS

<NewGroupType>
0
2
195
198
$FLP_XC_LDTH../src/IF.sv77
../src/IF.sv
7
7
FLP_XC_LDTH

<NewGroupType>
0
1
98
$FLP_XC_LDTH../src/IF.sv88
../src/IF.sv
8
8
FLP_XC_LDTH

<NewGroupType>
0
1
96
$FLP_XC_LDTH../src/IF.sv2323
../src/IF.sv
23
23
FLP_XC_LDTH

<NewGroupType>
0
1
97
$IDN_NR_AMKW../src/Branch.sv119
../src/Branch.sv
1
19
IDN_NR_AMKW

<NewGroupType>
0
2
79
80
$IDN_NR_AMKW../src/ControlUnit.sv1313
../src/ControlUnit.sv
13
13
IDN_NR_AMKW

<NewGroupType>
0
1
15
$IDN_NR_AMKW../src/ID.sv2222
../src/ID.sv
22
22
IDN_NR_AMKW

<NewGroupType>
0
1
37
$IDN_NR_AMKW../src/top.sv6666
../src/top.sv
66
66
IDN_NR_AMKW

<NewGroupType>
0
1
85
$IDN_NR_AMKW../src/top.sv244248
../src/top.sv
244
248
IDN_NR_AMKW

<NewGroupType>
0
1
86
$IDN_NR_CKYW../src/IF.sv357
../src/IF.sv
3
57
IDN_NR_CKYW

<NewGroupType>
0
1
3
$IDN_NR_CKYW../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
IDN_NR_CKYW

<NewGroupType>
0
1
28
$IDN_NR_CKYW../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
IDN_NR_CKYW

<NewGroupType>
0
1
7
$IDN_NR_CKYW../src/top.sv2742
../src/top.sv
27
42
IDN_NR_CKYW

<NewGroupType>
0
1
83
$IDN_NR_VHKW../src/IF.sv357
../src/IF.sv
3
57
IDN_NR_VHKW

<NewGroupType>
0
1
4
$IDN_NR_VHKW../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
IDN_NR_VHKW

<NewGroupType>
0
1
29
$IDN_NR_VHKW../src/top.sv2742
../src/top.sv
27
42
IDN_NR_VHKW

<NewGroupType>
0
1
84
$IDX_NR_DTTY../src/MEM.sv5858
../src/MEM.sv
58
58
IDX_NR_DTTY

<NewGroupType>
0
1
72
$IDX_NR_DTTY../src/MEM.sv6262
../src/MEM.sv
62
62
IDX_NR_DTTY

<NewGroupType>
0
1
73
$IDX_NR_DTTY../src/RegisterFile.sv2828
../src/RegisterFile.sv
28
28
IDX_NR_DTTY

<NewGroupType>
0
1
30
$INP_NO_LOAD../src/ControlUnit.sv33
../src/ControlUnit.sv
3
3
INP_NO_LOAD

<NewGroupType>
0
1
122
$INP_NO_LOAD../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INP_NO_LOAD

<NewGroupType>
0
1
138
$INP_NO_LOAD../src/SRAM_wrapper.sv22
../src/SRAM_wrapper.sv
2
2
INP_NO_LOAD

<NewGroupType>
0
1
110
$INP_NO_LOAD../src/SRAM_wrapper.sv33
../src/SRAM_wrapper.sv
3
3
INP_NO_LOAD

<NewGroupType>
0
1
111
$INP_NO_LOAD../src/SRAM_wrapper.sv44
../src/SRAM_wrapper.sv
4
4
INP_NO_LOAD

<NewGroupType>
0
1
114
$INP_NO_LOAD../src/SRAM_wrapper.sv55
../src/SRAM_wrapper.sv
5
5
INP_NO_LOAD

<NewGroupType>
0
1
115
$INP_NO_LOAD../src/SRAM_wrapper.sv66
../src/SRAM_wrapper.sv
6
6
INP_NO_LOAD

<NewGroupType>
0
1
109
$INP_NO_LOAD../src/SRAM_wrapper.sv77
../src/SRAM_wrapper.sv
7
7
INP_NO_LOAD

<NewGroupType>
0
1
112
$INP_NO_LOAD../src/csr.sv44
../src/csr.sv
4
4
INP_NO_LOAD

<NewGroupType>
0
1
158
$INP_NO_LOAD../src/csr.sv55
../src/csr.sv
5
5
INP_NO_LOAD

<NewGroupType>
0
1
160
$INP_NO_USED../src/ControlUnit.sv33
../src/ControlUnit.sv
3
3
INP_NO_USED

<NewGroupType>
0
1
26
$INP_NO_USED../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INP_NO_USED

<NewGroupType>
0
1
36
$INP_NO_USED../src/SRAM_wrapper.sv22
../src/SRAM_wrapper.sv
2
2
INP_NO_USED

<NewGroupType>
0
1
8
$INP_NO_USED../src/SRAM_wrapper.sv33
../src/SRAM_wrapper.sv
3
3
INP_NO_USED

<NewGroupType>
0
1
9
$INP_NO_USED../src/SRAM_wrapper.sv44
../src/SRAM_wrapper.sv
4
4
INP_NO_USED

<NewGroupType>
0
1
10
$INP_NO_USED../src/SRAM_wrapper.sv55
../src/SRAM_wrapper.sv
5
5
INP_NO_USED

<NewGroupType>
0
1
11
$INP_NO_USED../src/SRAM_wrapper.sv66
../src/SRAM_wrapper.sv
6
6
INP_NO_USED

<NewGroupType>
0
1
12
$INP_NO_USED../src/SRAM_wrapper.sv77
../src/SRAM_wrapper.sv
7
7
INP_NO_USED

<NewGroupType>
0
1
13
$INP_NO_USED../src/csr.sv44
../src/csr.sv
4
4
INP_NO_USED

<NewGroupType>
0
1
59
$INP_NO_USED../src/csr.sv55
../src/csr.sv
5
5
INP_NO_USED

<NewGroupType>
0
1
60
$INP_UC_INST../src/top.sv3737
../src/top.sv
37
37
INP_UC_INST

<NewGroupType>
0
1
104
$INP_UC_INST../src/top.sv192192
../src/top.sv
192
192
INP_UC_INST

<NewGroupType>
0
1
196
$INS_NR_INPR../src/ALU.sv22
../src/ALU.sv
2
2
INS_NR_INPR

<NewGroupType>
0
1
145
$INS_NR_INPR../src/ALU.sv33
../src/ALU.sv
3
3
INS_NR_INPR

<NewGroupType>
0
1
147
$INS_NR_INPR../src/ALU.sv44
../src/ALU.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
148
$INS_NR_INPR../src/ALUCtrl.sv22
../src/ALUCtrl.sv
2
2
INS_NR_INPR

<NewGroupType>
0
1
153
$INS_NR_INPR../src/ALUCtrl.sv33
../src/ALUCtrl.sv
3
3
INS_NR_INPR

<NewGroupType>
0
1
152
$INS_NR_INPR../src/ALUCtrl.sv44
../src/ALUCtrl.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
151
$INS_NR_INPR../src/Branch.sv22
../src/Branch.sv
2
2
INS_NR_INPR

<NewGroupType>
0
1
216
$INS_NR_INPR../src/Branch.sv44
../src/Branch.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
214
$INS_NR_INPR../src/ControlUnit.sv22
../src/ControlUnit.sv
2
2
INS_NR_INPR

<NewGroupType>
0
1
126
$INS_NR_INPR../src/ControlUnit.sv33
../src/ControlUnit.sv
3
3
INS_NR_INPR

<NewGroupType>
0
1
121
$INS_NR_INPR../src/EXE.sv77
../src/EXE.sv
7
7
INS_NR_INPR

<NewGroupType>
0
1
168
$INS_NR_INPR../src/EXE.sv88
../src/EXE.sv
8
8
INS_NR_INPR

<NewGroupType>
0
1
167
$INS_NR_INPR../src/EXE.sv99
../src/EXE.sv
9
9
INS_NR_INPR

<NewGroupType>
0
1
177
$INS_NR_INPR../src/EXE.sv1010
../src/EXE.sv
10
10
INS_NR_INPR

<NewGroupType>
0
1
178
$INS_NR_INPR../src/EXE.sv1111
../src/EXE.sv
11
11
INS_NR_INPR

<NewGroupType>
0
1
170
$INS_NR_INPR../src/EXE.sv1212
../src/EXE.sv
12
12
INS_NR_INPR

<NewGroupType>
0
1
171
$INS_NR_INPR../src/EXE.sv1313
../src/EXE.sv
13
13
INS_NR_INPR

<NewGroupType>
0
1
172
$INS_NR_INPR../src/EXE.sv1414
../src/EXE.sv
14
14
INS_NR_INPR

<NewGroupType>
0
1
161
$INS_NR_INPR../src/EXE.sv1616
../src/EXE.sv
16
16
INS_NR_INPR

<NewGroupType>
0
1
176
$INS_NR_INPR../src/EXE.sv1717
../src/EXE.sv
17
17
INS_NR_INPR

<NewGroupType>
0
1
162
$INS_NR_INPR../src/EXE.sv2323
../src/EXE.sv
23
23
INS_NR_INPR

<NewGroupType>
0
1
163
$INS_NR_INPR../src/EXE.sv2424
../src/EXE.sv
24
24
INS_NR_INPR

<NewGroupType>
0
1
164
$INS_NR_INPR../src/EXE.sv2525
../src/EXE.sv
25
25
INS_NR_INPR

<NewGroupType>
0
1
165
$INS_NR_INPR../src/EXE.sv2626
../src/EXE.sv
26
26
INS_NR_INPR

<NewGroupType>
0
1
166
$INS_NR_INPR../src/Forward.sv22
../src/Forward.sv
2
2
INS_NR_INPR

<NewGroupType>
0
1
211
$INS_NR_INPR../src/Forward.sv33
../src/Forward.sv
3
3
INS_NR_INPR

<NewGroupType>
0
1
209
$INS_NR_INPR../src/Forward.sv44
../src/Forward.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
212
$INS_NR_INPR../src/Forward.sv55
../src/Forward.sv
5
5
INS_NR_INPR

<NewGroupType>
0
1
213
$INS_NR_INPR../src/Forward.sv66
../src/Forward.sv
6
6
INS_NR_INPR

<NewGroupType>
0
1
206
$INS_NR_INPR../src/Forward.sv77
../src/Forward.sv
7
7
INS_NR_INPR

<NewGroupType>
0
1
210
$INS_NR_INPR../src/Hazard.sv22
../src/Hazard.sv
2
2
INS_NR_INPR

<NewGroupType>
0
1
218
$INS_NR_INPR../src/Hazard.sv33
../src/Hazard.sv
3
3
INS_NR_INPR

<NewGroupType>
0
1
224
$INS_NR_INPR../src/Hazard.sv44
../src/Hazard.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
223
$INS_NR_INPR../src/Hazard.sv55
../src/Hazard.sv
5
5
INS_NR_INPR

<NewGroupType>
0
1
225
$INS_NR_INPR../src/Hazard.sv66
../src/Hazard.sv
6
6
INS_NR_INPR

<NewGroupType>
0
1
226
$INS_NR_INPR../src/ID.sv99
../src/ID.sv
9
9
INS_NR_INPR

<NewGroupType>
0
1
141
$INS_NR_INPR../src/ID.sv1010
../src/ID.sv
10
10
INS_NR_INPR

<NewGroupType>
0
1
143
$INS_NR_INPR../src/ID.sv1111
../src/ID.sv
11
11
INS_NR_INPR

<NewGroupType>
0
1
142
$INS_NR_INPR../src/ID.sv1212
../src/ID.sv
12
12
INS_NR_INPR

<NewGroupType>
0
1
140
$INS_NR_INPR../src/ID.sv1313
../src/ID.sv
13
13
INS_NR_INPR

<NewGroupType>
0
1
144
$INS_NR_INPR../src/IF.sv66
../src/IF.sv
6
6
INS_NR_INPR

<NewGroupType>
0
1
100
$INS_NR_INPR../src/IF.sv77
../src/IF.sv
7
7
INS_NR_INPR

<NewGroupType>
0
1
107
$INS_NR_INPR../src/IF.sv88
../src/IF.sv
8
8
INS_NR_INPR

<NewGroupType>
0
1
106
$INS_NR_INPR../src/IF.sv99
../src/IF.sv
9
9
INS_NR_INPR

<NewGroupType>
0
1
103
$INS_NR_INPR../src/IF.sv1010
../src/IF.sv
10
10
INS_NR_INPR

<NewGroupType>
0
1
101
$INS_NR_INPR../src/IF.sv1111
../src/IF.sv
11
11
INS_NR_INPR

<NewGroupType>
0
1
99
$INS_NR_INPR../src/IF.sv1212
../src/IF.sv
12
12
INS_NR_INPR

<NewGroupType>
0
1
105
$INS_NR_INPR../src/ImmediateGenerator.sv22
../src/ImmediateGenerator.sv
2
2
INS_NR_INPR

<NewGroupType>
0
1
136
$INS_NR_INPR../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INS_NR_INPR

<NewGroupType>
0
1
137
$INS_NR_INPR../src/MEM.sv44
../src/MEM.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
190
$INS_NR_INPR../src/MEM.sv66
../src/MEM.sv
6
6
INS_NR_INPR

<NewGroupType>
0
1
189
$INS_NR_INPR../src/MEM.sv88
../src/MEM.sv
8
8
INS_NR_INPR

<NewGroupType>
0
1
187
$INS_NR_INPR../src/MEM.sv99
../src/MEM.sv
9
9
INS_NR_INPR

<NewGroupType>
0
1
197
$INS_NR_INPR../src/MEM.sv1010
../src/MEM.sv
10
10
INS_NR_INPR

<NewGroupType>
0
1
180
$INS_NR_INPR../src/MEM.sv1111
../src/MEM.sv
11
11
INS_NR_INPR

<NewGroupType>
0
1
186
$INS_NR_INPR../src/MEM.sv1212
../src/MEM.sv
12
12
INS_NR_INPR

<NewGroupType>
0
1
183
$INS_NR_INPR../src/MEM.sv1414
../src/MEM.sv
14
14
INS_NR_INPR

<NewGroupType>
0
1
191
$INS_NR_INPR../src/MEM.sv1515
../src/MEM.sv
15
15
INS_NR_INPR

<NewGroupType>
0
1
188
$INS_NR_INPR../src/ProgramCounter.sv44
../src/ProgramCounter.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
95
$INS_NR_INPR../src/ProgramCounter.sv55
../src/ProgramCounter.sv
5
5
INS_NR_INPR

<NewGroupType>
0
1
94
$INS_NR_INPR../src/RegisterFile.sv44
../src/RegisterFile.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
135
$INS_NR_INPR../src/RegisterFile.sv55
../src/RegisterFile.sv
5
5
INS_NR_INPR

<NewGroupType>
0
1
131
$INS_NR_INPR../src/RegisterFile.sv66
../src/RegisterFile.sv
6
6
INS_NR_INPR

<NewGroupType>
0
1
133
$INS_NR_INPR../src/RegisterFile.sv88
../src/RegisterFile.sv
8
8
INS_NR_INPR

<NewGroupType>
0
1
129
$INS_NR_INPR../src/RegisterFile.sv99
../src/RegisterFile.sv
9
9
INS_NR_INPR

<NewGroupType>
0
1
130
$INS_NR_INPR../src/WB.sv22
../src/WB.sv
2
2
INS_NR_INPR

<NewGroupType>
0
1
201
$INS_NR_INPR../src/WB.sv33
../src/WB.sv
3
3
INS_NR_INPR

<NewGroupType>
0
1
204
$INS_NR_INPR../src/WB.sv44
../src/WB.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
203
$INS_NR_INPR../src/WB.sv55
../src/WB.sv
5
5
INS_NR_INPR

<NewGroupType>
0
1
202
$INS_NR_INPR../src/WB.sv66
../src/WB.sv
6
6
INS_NR_INPR

<NewGroupType>
0
1
200
$INS_NR_INPR../src/csr.sv44
../src/csr.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
157
$INS_NR_INPR../src/csr.sv66
../src/csr.sv
6
6
INS_NR_INPR

<NewGroupType>
0
1
156
$INS_NR_INPR../src/csr.sv77
../src/csr.sv
7
7
INS_NR_INPR

<NewGroupType>
0
1
155
$INS_NR_INPR../src/csr.sv88
../src/csr.sv
8
8
INS_NR_INPR

<NewGroupType>
0
1
159
$MOD_IS_IBXE../src/SRAM_wrapper.sv1197
../src/SRAM_wrapper.sv
11
97
MOD_IS_IBXE

<NewGroupType>
0
1
241
$MOD_IS_SYAS../src/EXE.sv3535
../src/EXE.sv
35
35
MOD_IS_SYAS

<NewGroupType>
0
1
236
$MOD_IS_SYAS../src/IF.sv1515
../src/IF.sv
15
15
MOD_IS_SYAS

<NewGroupType>
0
1
237
$MOD_IS_SYAS../src/MEM.sv1616
../src/MEM.sv
16
16
MOD_IS_SYAS

<NewGroupType>
0
1
238
$MOD_IS_SYAS../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
MOD_IS_SYAS

<NewGroupType>
0
1
239
$NAM_NR_REPU../src/Branch.sv119
../src/Branch.sv
1
19
NAM_NR_REPU

<NewGroupType>
0
1
82
$NAM_NR_REPU../src/top.sv6666
../src/top.sv
66
66
NAM_NR_REPU

<NewGroupType>
0
1
92
$NET_NO_DRIV../src/top.sv2222
../src/top.sv
22
22
NET_NO_DRIV

<NewGroupType>
0
1
230
$NET_NO_DRIV../src/top.sv173173
../src/top.sv
173
173
NET_NO_DRIV

<NewGroupType>
0
1
233
$NET_NO_LDDR../src/top.sv171171
../src/top.sv
171
171
NET_NO_LDDR

<NewGroupType>
0
1
234
$NET_NO_LDDR../src/top.sv180180
../src/top.sv
180
180
NET_NO_LDDR

<NewGroupType>
0
1
231
$NET_NO_LOAD../src/top.sv2525
../src/top.sv
25
25
NET_NO_LOAD

<NewGroupType>
0
1
235
$NET_NO_LOAD../src/top.sv172172
../src/top.sv
172
172
NET_NO_LOAD

<NewGroupType>
0
1
232
$NET_NO_LOAD../src/top.sv174174
../src/top.sv
174
174
NET_NO_LOAD

<NewGroupType>
0
1
229
$NET_NO_LOAD../src/top.sv181181
../src/top.sv
181
181
NET_NO_LOAD

<NewGroupType>
0
1
227
$NET_NO_LOAD../src/top.sv182182
../src/top.sv
182
182
NET_NO_LOAD

<NewGroupType>
0
1
228
$OPR_NR_UEAS../src/EXE.sv136136
../src/EXE.sv
136
136
OPR_NR_UEAS

<NewGroupType>
0
1
66
$OPR_NR_UEAS../src/EXE.sv137137
../src/EXE.sv
137
137
OPR_NR_UEAS

<NewGroupType>
0
1
69
$OPR_NR_UEAS../src/EXE.sv138138
../src/EXE.sv
138
138
OPR_NR_UEAS

<NewGroupType>
0
1
71
$OTP_NO_USED../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
OTP_NO_USED

<NewGroupType>
0
1
14
$OTP_NR_ASYA../src/ALU.sv55
../src/ALU.sv
5
5
OTP_NR_ASYA

<NewGroupType>
0
1
149
$OTP_NR_ASYA../src/ALU.sv66
../src/ALU.sv
6
6
OTP_NR_ASYA

<NewGroupType>
0
1
146
$OTP_NR_ASYA../src/ALUCtrl.sv55
../src/ALUCtrl.sv
5
5
OTP_NR_ASYA

<NewGroupType>
0
1
150
$OTP_NR_ASYA../src/Branch.sv66
../src/Branch.sv
6
6
OTP_NR_ASYA

<NewGroupType>
0
1
215
$OTP_NR_ASYA../src/ControlUnit.sv44
../src/ControlUnit.sv
4
4
OTP_NR_ASYA

<NewGroupType>
0
1
116
$OTP_NR_ASYA../src/ControlUnit.sv55
../src/ControlUnit.sv
5
5
OTP_NR_ASYA

<NewGroupType>
0
1
127
$OTP_NR_ASYA../src/ControlUnit.sv66
../src/ControlUnit.sv
6
6
OTP_NR_ASYA

<NewGroupType>
0
1
117
$OTP_NR_ASYA../src/ControlUnit.sv77
../src/ControlUnit.sv
7
7
OTP_NR_ASYA

<NewGroupType>
0
1
119
$OTP_NR_ASYA../src/ControlUnit.sv88
../src/ControlUnit.sv
8
8
OTP_NR_ASYA

<NewGroupType>
0
1
124
$OTP_NR_ASYA../src/ControlUnit.sv99
../src/ControlUnit.sv
9
9
OTP_NR_ASYA

<NewGroupType>
0
1
125
$OTP_NR_ASYA../src/ControlUnit.sv1010
../src/ControlUnit.sv
10
10
OTP_NR_ASYA

<NewGroupType>
0
1
123
$OTP_NR_ASYA../src/ControlUnit.sv1111
../src/ControlUnit.sv
11
11
OTP_NR_ASYA

<NewGroupType>
0
1
128
$OTP_NR_ASYA../src/ControlUnit.sv1212
../src/ControlUnit.sv
12
12
OTP_NR_ASYA

<NewGroupType>
0
1
118
$OTP_NR_ASYA../src/ControlUnit.sv1313
../src/ControlUnit.sv
13
13
OTP_NR_ASYA

<NewGroupType>
0
1
120
$OTP_NR_ASYA../src/EXE.sv2828
../src/EXE.sv
28
28
OTP_NR_ASYA

<NewGroupType>
0
1
179
$OTP_NR_ASYA../src/EXE.sv3939
../src/EXE.sv
39
39
OTP_NR_ASYA

<NewGroupType>
0
1
174
$OTP_NR_ASYA../src/EXE.sv4040
../src/EXE.sv
40
40
OTP_NR_ASYA

<NewGroupType>
0
1
175
$OTP_NR_ASYA../src/Forward.sv88
../src/Forward.sv
8
8
OTP_NR_ASYA

<NewGroupType>
0
1
207
$OTP_NR_ASYA../src/Forward.sv99
../src/Forward.sv
9
9
OTP_NR_ASYA

<NewGroupType>
0
1
208
$OTP_NR_ASYA../src/Hazard.sv77
../src/Hazard.sv
7
7
OTP_NR_ASYA

<NewGroupType>
0
1
220
$OTP_NR_ASYA../src/Hazard.sv88
../src/Hazard.sv
8
8
OTP_NR_ASYA

<NewGroupType>
0
1
221
$OTP_NR_ASYA../src/Hazard.sv99
../src/Hazard.sv
9
9
OTP_NR_ASYA

<NewGroupType>
0
1
222
$OTP_NR_ASYA../src/Hazard.sv1010
../src/Hazard.sv
10
10
OTP_NR_ASYA

<NewGroupType>
0
1
217
$OTP_NR_ASYA../src/Hazard.sv1111
../src/Hazard.sv
11
11
OTP_NR_ASYA

<NewGroupType>
0
1
219
$OTP_NR_ASYA../src/ImmediateGenerator.sv44
../src/ImmediateGenerator.sv
4
4
OTP_NR_ASYA

<NewGroupType>
0
1
139
$OTP_NR_ASYA../src/MEM.sv2222
../src/MEM.sv
22
22
OTP_NR_ASYA

<NewGroupType>
0
1
193
$OTP_NR_ASYA../src/MEM.sv2323
../src/MEM.sv
23
23
OTP_NR_ASYA

<NewGroupType>
0
1
184
$OTP_NR_ASYA../src/MEM.sv2424
../src/MEM.sv
24
24
OTP_NR_ASYA

<NewGroupType>
0
1
181
$OTP_NR_ASYA../src/RegisterFile.sv1010
../src/RegisterFile.sv
10
10
OTP_NR_ASYA

<NewGroupType>
0
1
132
$OTP_NR_ASYA../src/RegisterFile.sv1111
../src/RegisterFile.sv
11
11
OTP_NR_ASYA

<NewGroupType>
0
1
134
$OTP_NR_ASYA../src/WB.sv99
../src/WB.sv
9
9
OTP_NR_ASYA

<NewGroupType>
0
1
205
$OTP_NR_ASYA../src/WB.sv1010
../src/WB.sv
10
10
OTP_NR_ASYA

<NewGroupType>
0
1
199
$OTP_NR_ASYA../src/csr.sv99
../src/csr.sv
9
9
OTP_NR_ASYA

<NewGroupType>
0
1
154
$OTP_NR_READ../src/ID.sv115115
../src/ID.sv
115
115
OTP_NR_READ

<NewGroupType>
0
1
38
$OTP_NR_UDRV../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
OTP_NR_UDRV

<NewGroupType>
0
1
113
$OTP_UC_INST../src/top.sv4141
../src/top.sv
41
41
OTP_UC_INST

<NewGroupType>
0
1
108
$OTP_UC_INST../src/top.sv199199
../src/top.sv
199
199
OTP_UC_INST

<NewGroupType>
0
1
192
$OTP_UC_INST../src/top.sv205205
../src/top.sv
205
205
OTP_UC_INST

<NewGroupType>
0
1
194
$OTP_UC_INST../src/top.sv207207
../src/top.sv
207
207
OTP_UC_INST

<NewGroupType>
0
1
182
$OTP_UC_INST../src/top.sv208208
../src/top.sv
208
208
OTP_UC_INST

<NewGroupType>
0
1
185
$REG_NO_READ../src/top.sv2525
../src/top.sv
25
25
REG_NO_READ

<NewGroupType>
0
2
87
88
$REG_NO_READ../src/top.sv174174
../src/top.sv
174
174
REG_NO_READ

<NewGroupType>
0
1
90
$REG_NO_USED../src/top.sv171171
../src/top.sv
171
171
REG_NO_USED

<NewGroupType>
0
1
89
$REG_NO_USED../src/top.sv180180
../src/top.sv
180
180
REG_NO_USED

<NewGroupType>
0
1
91
$SIG_IS_IRST../src/top.sv1313
../src/top.sv
13
13
SIG_IS_IRST

<NewGroupType>
0
1
240
$2../src/ALUCtrl.sv2020
../src/ALUCtrl.sv
20
20
2

<NewGroupType>
1
1
48
$2../src/ALUCtrl.sv3636
../src/ALUCtrl.sv
36
36
2

<NewGroupType>
1
1
49
$2../src/ALUCtrl.sv6666
../src/ALUCtrl.sv
66
66
2

<NewGroupType>
1
1
51
$5../src/MEM.sv5858
../src/MEM.sv
58
58
5

<NewGroupType>
1
1
1
$5../src/MEM.sv6262
../src/MEM.sv
62
62
5

<NewGroupType>
1
1
2
$9../src/ALU.sv1717
../src/ALU.sv
17
17
9

<NewGroupType>
1
1
41
$9../src/ALU.sv2020
../src/ALU.sv
20
20
9

<NewGroupType>
1
1
42
$9../src/ALU.sv5050
../src/ALU.sv
50
50
9

<NewGroupType>
1
1
45
$9../src/EXE.sv5454
../src/EXE.sv
54
54
9

<NewGroupType>
1
1
61
$9../src/EXE.sv8282
../src/EXE.sv
82
82
9

<NewGroupType>
1
1
62
$9../src/EXE.sv8383
../src/EXE.sv
83
83
9

<NewGroupType>
1
1
63
$9../src/EXE.sv136136
../src/EXE.sv
136
136
9

<NewGroupType>
1
1
64
$9../src/EXE.sv137137
../src/EXE.sv
137
137
9

<NewGroupType>
1
1
67
$9../src/IF.sv2323
../src/IF.sv
23
23
9

<NewGroupType>
1
1
5
$ARY_MS_DRNG../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
ARY_MS_DRNG

<NewGroupType>
1
1
27
$CAS_NR_DEFX../src/ALU.sv1555
../src/ALU.sv
15
55
CAS_NR_DEFX

<NewGroupType>
1
1
46
$CAS_NR_DEFX../src/ALU.sv5879
../src/ALU.sv
58
79
CAS_NR_DEFX

<NewGroupType>
1
1
47
$CAS_NR_DEFX../src/ALUCtrl.sv16109
../src/ALUCtrl.sv
16
109
CAS_NR_DEFX

<NewGroupType>
1
6
50
52
53
54
55
56
$CAS_NR_DEFX../src/Branch.sv917
../src/Branch.sv
9
17
CAS_NR_DEFX

<NewGroupType>
1
1
81
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

<NewGroupType>
1
10
16
17
18
19
20
21
22
23
24
25
$CAS_NR_DEFX../src/IF.sv2630
../src/IF.sv
26
30
CAS_NR_DEFX

<NewGroupType>
1
1
6
$CAS_NR_DEFX../src/ImmediateGenerator.sv832
../src/ImmediateGenerator.sv
8
32
CAS_NR_DEFX

<NewGroupType>
1
1
35
$CAS_NR_DEFX../src/MEM.sv5668
../src/MEM.sv
56
68
CAS_NR_DEFX

<NewGroupType>
1
1
74
$CAS_NR_DEFX../src/MEM.sv95102
../src/MEM.sv
95
102
CAS_NR_DEFX

<NewGroupType>
1
1
77
$CAS_NR_DEFX../src/csr.sv1430
../src/csr.sv
14
30
CAS_NR_DEFX

<NewGroupType>
1
2
57
58
$EXP_NR_MXSU../src/ALU.sv2929
../src/ALU.sv
29
29
EXP_NR_MXSU

<NewGroupType>
1
1
44
$EXP_NR_MXSU../src/EXE.sv136136
../src/EXE.sv
136
136
EXP_NR_MXSU

<NewGroupType>
1
1
65
$EXP_NR_MXSU../src/EXE.sv137137
../src/EXE.sv
137
137
EXP_NR_MXSU

<NewGroupType>
1
1
68
$EXP_NR_MXSU../src/EXE.sv138138
../src/EXE.sv
138
138
EXP_NR_MXSU

<NewGroupType>
1
1
70
$EXP_NR_MXSU../src/ImmediateGenerator.sv1111
../src/ImmediateGenerator.sv
11
11
EXP_NR_MXSU

<NewGroupType>
1
1
31
$EXP_NR_MXSU../src/ImmediateGenerator.sv1515
../src/ImmediateGenerator.sv
15
15
EXP_NR_MXSU

<NewGroupType>
1
1
32
$EXP_NR_MXSU../src/ImmediateGenerator.sv1919
../src/ImmediateGenerator.sv
19
19
EXP_NR_MXSU

<NewGroupType>
1
1
33
$EXP_NR_MXSU../src/ImmediateGenerator.sv2727
../src/ImmediateGenerator.sv
27
27
EXP_NR_MXSU

<NewGroupType>
1
1
34
$EXP_NR_MXSU../src/MEM.sv9797
../src/MEM.sv
97
97
EXP_NR_MXSU

<NewGroupType>
1
1
75
$EXP_NR_MXSU../src/MEM.sv9898
../src/MEM.sv
98
98
EXP_NR_MXSU

<NewGroupType>
1
1
76
$EXP_NR_STUS../src/ALU.sv2929
../src/ALU.sv
29
29
EXP_NR_STUS

<NewGroupType>
1
1
43
$EXP_NR_USTS../src/ALU.sv1111
../src/ALU.sv
11
11
EXP_NR_USTS

<NewGroupType>
1
1
39
$EXP_NR_USTS../src/ALU.sv1212
../src/ALU.sv
12
12
EXP_NR_USTS

<NewGroupType>
1
1
40
$FIL_MS_DUNM../src/Forward.sv11
../src/Forward.sv
1
1
FIL_MS_DUNM

<NewGroupType>
1
1
78
$FIL_NF_NMCV../src/Forward.sv11
../src/Forward.sv
1
1
FIL_NF_NMCV

<NewGroupType>
1
1
93
$FLP_NR_MXCS../src/EXE.sv120150
../src/EXE.sv
120
150
FLP_NR_MXCS

<NewGroupType>
1
2
169
173
$FLP_NR_MXCS../src/IF.sv4254
../src/IF.sv
42
54
FLP_NR_MXCS

<NewGroupType>
1
1
102
$FLP_NR_MXCS../src/MEM.sv73105
../src/MEM.sv
73
105
FLP_NR_MXCS

<NewGroupType>
1
2
195
198
$FLP_XC_LDTH../src/IF.sv77
../src/IF.sv
7
7
FLP_XC_LDTH

<NewGroupType>
1
1
98
$FLP_XC_LDTH../src/IF.sv88
../src/IF.sv
8
8
FLP_XC_LDTH

<NewGroupType>
1
1
96
$FLP_XC_LDTH../src/IF.sv2323
../src/IF.sv
23
23
FLP_XC_LDTH

<NewGroupType>
1
1
97
$IDN_NR_AMKW../src/Branch.sv119
../src/Branch.sv
1
19
IDN_NR_AMKW

<NewGroupType>
1
2
79
80
$IDN_NR_AMKW../src/ControlUnit.sv1313
../src/ControlUnit.sv
13
13
IDN_NR_AMKW

<NewGroupType>
1
1
15
$IDN_NR_AMKW../src/ID.sv2222
../src/ID.sv
22
22
IDN_NR_AMKW

<NewGroupType>
1
1
37
$IDN_NR_AMKW../src/top.sv6666
../src/top.sv
66
66
IDN_NR_AMKW

<NewGroupType>
1
1
85
$IDN_NR_AMKW../src/top.sv244248
../src/top.sv
244
248
IDN_NR_AMKW

<NewGroupType>
1
1
86
$IDN_NR_CKYW../src/IF.sv357
../src/IF.sv
3
57
IDN_NR_CKYW

<NewGroupType>
1
1
3
$IDN_NR_CKYW../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
IDN_NR_CKYW

<NewGroupType>
1
1
28
$IDN_NR_CKYW../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
IDN_NR_CKYW

<NewGroupType>
1
1
7
$IDN_NR_CKYW../src/top.sv2742
../src/top.sv
27
42
IDN_NR_CKYW

<NewGroupType>
1
1
83
$IDN_NR_VHKW../src/IF.sv357
../src/IF.sv
3
57
IDN_NR_VHKW

<NewGroupType>
1
1
4
$IDN_NR_VHKW../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
IDN_NR_VHKW

<NewGroupType>
1
1
29
$IDN_NR_VHKW../src/top.sv2742
../src/top.sv
27
42
IDN_NR_VHKW

<NewGroupType>
1
1
84
$IDX_NR_DTTY../src/MEM.sv5858
../src/MEM.sv
58
58
IDX_NR_DTTY

<NewGroupType>
1
1
72
$IDX_NR_DTTY../src/MEM.sv6262
../src/MEM.sv
62
62
IDX_NR_DTTY

<NewGroupType>
1
1
73
$IDX_NR_DTTY../src/RegisterFile.sv2828
../src/RegisterFile.sv
28
28
IDX_NR_DTTY

<NewGroupType>
1
1
30
$INP_NO_LOAD../src/ControlUnit.sv33
../src/ControlUnit.sv
3
3
INP_NO_LOAD

<NewGroupType>
1
1
122
$INP_NO_LOAD../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INP_NO_LOAD

<NewGroupType>
1
1
138
$INP_NO_LOAD../src/SRAM_wrapper.sv22
../src/SRAM_wrapper.sv
2
2
INP_NO_LOAD

<NewGroupType>
1
1
110
$INP_NO_LOAD../src/SRAM_wrapper.sv33
../src/SRAM_wrapper.sv
3
3
INP_NO_LOAD

<NewGroupType>
1
1
111
$INP_NO_LOAD../src/SRAM_wrapper.sv44
../src/SRAM_wrapper.sv
4
4
INP_NO_LOAD

<NewGroupType>
1
1
114
$INP_NO_LOAD../src/SRAM_wrapper.sv55
../src/SRAM_wrapper.sv
5
5
INP_NO_LOAD

<NewGroupType>
1
1
115
$INP_NO_LOAD../src/SRAM_wrapper.sv66
../src/SRAM_wrapper.sv
6
6
INP_NO_LOAD

<NewGroupType>
1
1
109
$INP_NO_LOAD../src/SRAM_wrapper.sv77
../src/SRAM_wrapper.sv
7
7
INP_NO_LOAD

<NewGroupType>
1
1
112
$INP_NO_LOAD../src/csr.sv44
../src/csr.sv
4
4
INP_NO_LOAD

<NewGroupType>
1
1
158
$INP_NO_LOAD../src/csr.sv55
../src/csr.sv
5
5
INP_NO_LOAD

<NewGroupType>
1
1
160
$INP_NO_USED../src/ControlUnit.sv33
../src/ControlUnit.sv
3
3
INP_NO_USED

<NewGroupType>
1
1
26
$INP_NO_USED../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INP_NO_USED

<NewGroupType>
1
1
36
$INP_NO_USED../src/SRAM_wrapper.sv22
../src/SRAM_wrapper.sv
2
2
INP_NO_USED

<NewGroupType>
1
1
8
$INP_NO_USED../src/SRAM_wrapper.sv33
../src/SRAM_wrapper.sv
3
3
INP_NO_USED

<NewGroupType>
1
1
9
$INP_NO_USED../src/SRAM_wrapper.sv44
../src/SRAM_wrapper.sv
4
4
INP_NO_USED

<NewGroupType>
1
1
10
$INP_NO_USED../src/SRAM_wrapper.sv55
../src/SRAM_wrapper.sv
5
5
INP_NO_USED

<NewGroupType>
1
1
11
$INP_NO_USED../src/SRAM_wrapper.sv66
../src/SRAM_wrapper.sv
6
6
INP_NO_USED

<NewGroupType>
1
1
12
$INP_NO_USED../src/SRAM_wrapper.sv77
../src/SRAM_wrapper.sv
7
7
INP_NO_USED

<NewGroupType>
1
1
13
$INP_NO_USED../src/csr.sv44
../src/csr.sv
4
4
INP_NO_USED

<NewGroupType>
1
1
59
$INP_NO_USED../src/csr.sv55
../src/csr.sv
5
5
INP_NO_USED

<NewGroupType>
1
1
60
$INP_UC_INST../src/top.sv3737
../src/top.sv
37
37
INP_UC_INST

<NewGroupType>
1
1
104
$INP_UC_INST../src/top.sv192192
../src/top.sv
192
192
INP_UC_INST

<NewGroupType>
1
1
196
$INS_NR_INPR../src/ALU.sv22
../src/ALU.sv
2
2
INS_NR_INPR

<NewGroupType>
1
1
145
$INS_NR_INPR../src/ALU.sv33
../src/ALU.sv
3
3
INS_NR_INPR

<NewGroupType>
1
1
147
$INS_NR_INPR../src/ALU.sv44
../src/ALU.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
148
$INS_NR_INPR../src/ALUCtrl.sv22
../src/ALUCtrl.sv
2
2
INS_NR_INPR

<NewGroupType>
1
1
153
$INS_NR_INPR../src/ALUCtrl.sv33
../src/ALUCtrl.sv
3
3
INS_NR_INPR

<NewGroupType>
1
1
152
$INS_NR_INPR../src/ALUCtrl.sv44
../src/ALUCtrl.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
151
$INS_NR_INPR../src/Branch.sv22
../src/Branch.sv
2
2
INS_NR_INPR

<NewGroupType>
1
1
216
$INS_NR_INPR../src/Branch.sv44
../src/Branch.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
214
$INS_NR_INPR../src/ControlUnit.sv22
../src/ControlUnit.sv
2
2
INS_NR_INPR

<NewGroupType>
1
1
126
$INS_NR_INPR../src/ControlUnit.sv33
../src/ControlUnit.sv
3
3
INS_NR_INPR

<NewGroupType>
1
1
121
$INS_NR_INPR../src/EXE.sv77
../src/EXE.sv
7
7
INS_NR_INPR

<NewGroupType>
1
1
168
$INS_NR_INPR../src/EXE.sv88
../src/EXE.sv
8
8
INS_NR_INPR

<NewGroupType>
1
1
167
$INS_NR_INPR../src/EXE.sv99
../src/EXE.sv
9
9
INS_NR_INPR

<NewGroupType>
1
1
177
$INS_NR_INPR../src/EXE.sv1010
../src/EXE.sv
10
10
INS_NR_INPR

<NewGroupType>
1
1
178
$INS_NR_INPR../src/EXE.sv1111
../src/EXE.sv
11
11
INS_NR_INPR

<NewGroupType>
1
1
170
$INS_NR_INPR../src/EXE.sv1212
../src/EXE.sv
12
12
INS_NR_INPR

<NewGroupType>
1
1
171
$INS_NR_INPR../src/EXE.sv1313
../src/EXE.sv
13
13
INS_NR_INPR

<NewGroupType>
1
1
172
$INS_NR_INPR../src/EXE.sv1414
../src/EXE.sv
14
14
INS_NR_INPR

<NewGroupType>
1
1
161
$INS_NR_INPR../src/EXE.sv1616
../src/EXE.sv
16
16
INS_NR_INPR

<NewGroupType>
1
1
176
$INS_NR_INPR../src/EXE.sv1717
../src/EXE.sv
17
17
INS_NR_INPR

<NewGroupType>
1
1
162
$INS_NR_INPR../src/EXE.sv2323
../src/EXE.sv
23
23
INS_NR_INPR

<NewGroupType>
1
1
163
$INS_NR_INPR../src/EXE.sv2424
../src/EXE.sv
24
24
INS_NR_INPR

<NewGroupType>
1
1
164
$INS_NR_INPR../src/EXE.sv2525
../src/EXE.sv
25
25
INS_NR_INPR

<NewGroupType>
1
1
165
$INS_NR_INPR../src/EXE.sv2626
../src/EXE.sv
26
26
INS_NR_INPR

<NewGroupType>
1
1
166
$INS_NR_INPR../src/Forward.sv22
../src/Forward.sv
2
2
INS_NR_INPR

<NewGroupType>
1
1
211
$INS_NR_INPR../src/Forward.sv33
../src/Forward.sv
3
3
INS_NR_INPR

<NewGroupType>
1
1
209
$INS_NR_INPR../src/Forward.sv44
../src/Forward.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
212
$INS_NR_INPR../src/Forward.sv55
../src/Forward.sv
5
5
INS_NR_INPR

<NewGroupType>
1
1
213
$INS_NR_INPR../src/Forward.sv66
../src/Forward.sv
6
6
INS_NR_INPR

<NewGroupType>
1
1
206
$INS_NR_INPR../src/Forward.sv77
../src/Forward.sv
7
7
INS_NR_INPR

<NewGroupType>
1
1
210
$INS_NR_INPR../src/Hazard.sv22
../src/Hazard.sv
2
2
INS_NR_INPR

<NewGroupType>
1
1
218
$INS_NR_INPR../src/Hazard.sv33
../src/Hazard.sv
3
3
INS_NR_INPR

<NewGroupType>
1
1
224
$INS_NR_INPR../src/Hazard.sv44
../src/Hazard.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
223
$INS_NR_INPR../src/Hazard.sv55
../src/Hazard.sv
5
5
INS_NR_INPR

<NewGroupType>
1
1
225
$INS_NR_INPR../src/Hazard.sv66
../src/Hazard.sv
6
6
INS_NR_INPR

<NewGroupType>
1
1
226
$INS_NR_INPR../src/ID.sv99
../src/ID.sv
9
9
INS_NR_INPR

<NewGroupType>
1
1
141
$INS_NR_INPR../src/ID.sv1010
../src/ID.sv
10
10
INS_NR_INPR

<NewGroupType>
1
1
143
$INS_NR_INPR../src/ID.sv1111
../src/ID.sv
11
11
INS_NR_INPR

<NewGroupType>
1
1
142
$INS_NR_INPR../src/ID.sv1212
../src/ID.sv
12
12
INS_NR_INPR

<NewGroupType>
1
1
140
$INS_NR_INPR../src/ID.sv1313
../src/ID.sv
13
13
INS_NR_INPR

<NewGroupType>
1
1
144
$INS_NR_INPR../src/IF.sv66
../src/IF.sv
6
6
INS_NR_INPR

<NewGroupType>
1
1
100
$INS_NR_INPR../src/IF.sv77
../src/IF.sv
7
7
INS_NR_INPR

<NewGroupType>
1
1
107
$INS_NR_INPR../src/IF.sv88
../src/IF.sv
8
8
INS_NR_INPR

<NewGroupType>
1
1
106
$INS_NR_INPR../src/IF.sv99
../src/IF.sv
9
9
INS_NR_INPR

<NewGroupType>
1
1
103
$INS_NR_INPR../src/IF.sv1010
../src/IF.sv
10
10
INS_NR_INPR

<NewGroupType>
1
1
101
$INS_NR_INPR../src/IF.sv1111
../src/IF.sv
11
11
INS_NR_INPR

<NewGroupType>
1
1
99
$INS_NR_INPR../src/IF.sv1212
../src/IF.sv
12
12
INS_NR_INPR

<NewGroupType>
1
1
105
$INS_NR_INPR../src/ImmediateGenerator.sv22
../src/ImmediateGenerator.sv
2
2
INS_NR_INPR

<NewGroupType>
1
1
136
$INS_NR_INPR../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INS_NR_INPR

<NewGroupType>
1
1
137
$INS_NR_INPR../src/MEM.sv44
../src/MEM.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
190
$INS_NR_INPR../src/MEM.sv66
../src/MEM.sv
6
6
INS_NR_INPR

<NewGroupType>
1
1
189
$INS_NR_INPR../src/MEM.sv88
../src/MEM.sv
8
8
INS_NR_INPR

<NewGroupType>
1
1
187
$INS_NR_INPR../src/MEM.sv99
../src/MEM.sv
9
9
INS_NR_INPR

<NewGroupType>
1
1
197
$INS_NR_INPR../src/MEM.sv1010
../src/MEM.sv
10
10
INS_NR_INPR

<NewGroupType>
1
1
180
$INS_NR_INPR../src/MEM.sv1111
../src/MEM.sv
11
11
INS_NR_INPR

<NewGroupType>
1
1
186
$INS_NR_INPR../src/MEM.sv1212
../src/MEM.sv
12
12
INS_NR_INPR

<NewGroupType>
1
1
183
$INS_NR_INPR../src/MEM.sv1414
../src/MEM.sv
14
14
INS_NR_INPR

<NewGroupType>
1
1
191
$INS_NR_INPR../src/MEM.sv1515
../src/MEM.sv
15
15
INS_NR_INPR

<NewGroupType>
1
1
188
$INS_NR_INPR../src/ProgramCounter.sv44
../src/ProgramCounter.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
95
$INS_NR_INPR../src/ProgramCounter.sv55
../src/ProgramCounter.sv
5
5
INS_NR_INPR

<NewGroupType>
1
1
94
$INS_NR_INPR../src/RegisterFile.sv44
../src/RegisterFile.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
135
$INS_NR_INPR../src/RegisterFile.sv55
../src/RegisterFile.sv
5
5
INS_NR_INPR

<NewGroupType>
1
1
131
$INS_NR_INPR../src/RegisterFile.sv66
../src/RegisterFile.sv
6
6
INS_NR_INPR

<NewGroupType>
1
1
133
$INS_NR_INPR../src/RegisterFile.sv88
../src/RegisterFile.sv
8
8
INS_NR_INPR

<NewGroupType>
1
1
129
$INS_NR_INPR../src/RegisterFile.sv99
../src/RegisterFile.sv
9
9
INS_NR_INPR

<NewGroupType>
1
1
130
$INS_NR_INPR../src/WB.sv22
../src/WB.sv
2
2
INS_NR_INPR

<NewGroupType>
1
1
201
$INS_NR_INPR../src/WB.sv33
../src/WB.sv
3
3
INS_NR_INPR

<NewGroupType>
1
1
204
$INS_NR_INPR../src/WB.sv44
../src/WB.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
203
$INS_NR_INPR../src/WB.sv55
../src/WB.sv
5
5
INS_NR_INPR

<NewGroupType>
1
1
202
$INS_NR_INPR../src/WB.sv66
../src/WB.sv
6
6
INS_NR_INPR

<NewGroupType>
1
1
200
$INS_NR_INPR../src/csr.sv44
../src/csr.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
157
$INS_NR_INPR../src/csr.sv66
../src/csr.sv
6
6
INS_NR_INPR

<NewGroupType>
1
1
156
$INS_NR_INPR../src/csr.sv77
../src/csr.sv
7
7
INS_NR_INPR

<NewGroupType>
1
1
155
$INS_NR_INPR../src/csr.sv88
../src/csr.sv
8
8
INS_NR_INPR

<NewGroupType>
1
1
159
$MOD_IS_IBXE../src/SRAM_wrapper.sv1197
../src/SRAM_wrapper.sv
11
97
MOD_IS_IBXE

<NewGroupType>
1
1
241
$MOD_IS_SYAS../src/EXE.sv3535
../src/EXE.sv
35
35
MOD_IS_SYAS

<NewGroupType>
1
1
236
$MOD_IS_SYAS../src/IF.sv1515
../src/IF.sv
15
15
MOD_IS_SYAS

<NewGroupType>
1
1
237
$MOD_IS_SYAS../src/MEM.sv1616
../src/MEM.sv
16
16
MOD_IS_SYAS

<NewGroupType>
1
1
238
$MOD_IS_SYAS../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
MOD_IS_SYAS

<NewGroupType>
1
1
239
$NAM_NR_REPU../src/Branch.sv119
../src/Branch.sv
1
19
NAM_NR_REPU

<NewGroupType>
1
1
82
$NAM_NR_REPU../src/top.sv6666
../src/top.sv
66
66
NAM_NR_REPU

<NewGroupType>
1
1
92
$NET_NO_DRIV../src/top.sv2222
../src/top.sv
22
22
NET_NO_DRIV

<NewGroupType>
1
1
230
$NET_NO_DRIV../src/top.sv173173
../src/top.sv
173
173
NET_NO_DRIV

<NewGroupType>
1
1
233
$NET_NO_LDDR../src/top.sv171171
../src/top.sv
171
171
NET_NO_LDDR

<NewGroupType>
1
1
234
$NET_NO_LDDR../src/top.sv180180
../src/top.sv
180
180
NET_NO_LDDR

<NewGroupType>
1
1
231
$NET_NO_LOAD../src/top.sv2525
../src/top.sv
25
25
NET_NO_LOAD

<NewGroupType>
1
1
235
$NET_NO_LOAD../src/top.sv172172
../src/top.sv
172
172
NET_NO_LOAD

<NewGroupType>
1
1
232
$NET_NO_LOAD../src/top.sv174174
../src/top.sv
174
174
NET_NO_LOAD

<NewGroupType>
1
1
229
$NET_NO_LOAD../src/top.sv181181
../src/top.sv
181
181
NET_NO_LOAD

<NewGroupType>
1
1
227
$NET_NO_LOAD../src/top.sv182182
../src/top.sv
182
182
NET_NO_LOAD

<NewGroupType>
1
1
228
$OPR_NR_UEAS../src/EXE.sv136136
../src/EXE.sv
136
136
OPR_NR_UEAS

<NewGroupType>
1
1
66
$OPR_NR_UEAS../src/EXE.sv137137
../src/EXE.sv
137
137
OPR_NR_UEAS

<NewGroupType>
1
1
69
$OPR_NR_UEAS../src/EXE.sv138138
../src/EXE.sv
138
138
OPR_NR_UEAS

<NewGroupType>
1
1
71
$OTP_NO_USED../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
OTP_NO_USED

<NewGroupType>
1
1
14
$OTP_NR_ASYA../src/ALU.sv55
../src/ALU.sv
5
5
OTP_NR_ASYA

<NewGroupType>
1
1
149
$OTP_NR_ASYA../src/ALU.sv66
../src/ALU.sv
6
6
OTP_NR_ASYA

<NewGroupType>
1
1
146
$OTP_NR_ASYA../src/ALUCtrl.sv55
../src/ALUCtrl.sv
5
5
OTP_NR_ASYA

<NewGroupType>
1
1
150
$OTP_NR_ASYA../src/Branch.sv66
../src/Branch.sv
6
6
OTP_NR_ASYA

<NewGroupType>
1
1
215
$OTP_NR_ASYA../src/ControlUnit.sv44
../src/ControlUnit.sv
4
4
OTP_NR_ASYA

<NewGroupType>
1
1
116
$OTP_NR_ASYA../src/ControlUnit.sv55
../src/ControlUnit.sv
5
5
OTP_NR_ASYA

<NewGroupType>
1
1
127
$OTP_NR_ASYA../src/ControlUnit.sv66
../src/ControlUnit.sv
6
6
OTP_NR_ASYA

<NewGroupType>
1
1
117
$OTP_NR_ASYA../src/ControlUnit.sv77
../src/ControlUnit.sv
7
7
OTP_NR_ASYA

<NewGroupType>
1
1
119
$OTP_NR_ASYA../src/ControlUnit.sv88
../src/ControlUnit.sv
8
8
OTP_NR_ASYA

<NewGroupType>
1
1
124
$OTP_NR_ASYA../src/ControlUnit.sv99
../src/ControlUnit.sv
9
9
OTP_NR_ASYA

<NewGroupType>
1
1
125
$OTP_NR_ASYA../src/ControlUnit.sv1010
../src/ControlUnit.sv
10
10
OTP_NR_ASYA

<NewGroupType>
1
1
123
$OTP_NR_ASYA../src/ControlUnit.sv1111
../src/ControlUnit.sv
11
11
OTP_NR_ASYA

<NewGroupType>
1
1
128
$OTP_NR_ASYA../src/ControlUnit.sv1212
../src/ControlUnit.sv
12
12
OTP_NR_ASYA

<NewGroupType>
1
1
118
$OTP_NR_ASYA../src/ControlUnit.sv1313
../src/ControlUnit.sv
13
13
OTP_NR_ASYA

<NewGroupType>
1
1
120
$OTP_NR_ASYA../src/EXE.sv2828
../src/EXE.sv
28
28
OTP_NR_ASYA

<NewGroupType>
1
1
179
$OTP_NR_ASYA../src/EXE.sv3939
../src/EXE.sv
39
39
OTP_NR_ASYA

<NewGroupType>
1
1
174
$OTP_NR_ASYA../src/EXE.sv4040
../src/EXE.sv
40
40
OTP_NR_ASYA

<NewGroupType>
1
1
175
$OTP_NR_ASYA../src/Forward.sv88
../src/Forward.sv
8
8
OTP_NR_ASYA

<NewGroupType>
1
1
207
$OTP_NR_ASYA../src/Forward.sv99
../src/Forward.sv
9
9
OTP_NR_ASYA

<NewGroupType>
1
1
208
$OTP_NR_ASYA../src/Hazard.sv77
../src/Hazard.sv
7
7
OTP_NR_ASYA

<NewGroupType>
1
1
220
$OTP_NR_ASYA../src/Hazard.sv88
../src/Hazard.sv
8
8
OTP_NR_ASYA

<NewGroupType>
1
1
221
$OTP_NR_ASYA../src/Hazard.sv99
../src/Hazard.sv
9
9
OTP_NR_ASYA

<NewGroupType>
1
1
222
$OTP_NR_ASYA../src/Hazard.sv1010
../src/Hazard.sv
10
10
OTP_NR_ASYA

<NewGroupType>
1
1
217
$OTP_NR_ASYA../src/Hazard.sv1111
../src/Hazard.sv
11
11
OTP_NR_ASYA

<NewGroupType>
1
1
219
$OTP_NR_ASYA../src/ImmediateGenerator.sv44
../src/ImmediateGenerator.sv
4
4
OTP_NR_ASYA

<NewGroupType>
1
1
139
$OTP_NR_ASYA../src/MEM.sv2222
../src/MEM.sv
22
22
OTP_NR_ASYA

<NewGroupType>
1
1
193
$OTP_NR_ASYA../src/MEM.sv2323
../src/MEM.sv
23
23
OTP_NR_ASYA

<NewGroupType>
1
1
184
$OTP_NR_ASYA../src/MEM.sv2424
../src/MEM.sv
24
24
OTP_NR_ASYA

<NewGroupType>
1
1
181
$OTP_NR_ASYA../src/RegisterFile.sv1010
../src/RegisterFile.sv
10
10
OTP_NR_ASYA

<NewGroupType>
1
1
132
$OTP_NR_ASYA../src/RegisterFile.sv1111
../src/RegisterFile.sv
11
11
OTP_NR_ASYA

<NewGroupType>
1
1
134
$OTP_NR_ASYA../src/WB.sv99
../src/WB.sv
9
9
OTP_NR_ASYA

<NewGroupType>
1
1
205
$OTP_NR_ASYA../src/WB.sv1010
../src/WB.sv
10
10
OTP_NR_ASYA

<NewGroupType>
1
1
199
$OTP_NR_ASYA../src/csr.sv99
../src/csr.sv
9
9
OTP_NR_ASYA

<NewGroupType>
1
1
154
$OTP_NR_READ../src/ID.sv115115
../src/ID.sv
115
115
OTP_NR_READ

<NewGroupType>
1
1
38
$OTP_NR_UDRV../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
OTP_NR_UDRV

<NewGroupType>
1
1
113
$OTP_UC_INST../src/top.sv4141
../src/top.sv
41
41
OTP_UC_INST

<NewGroupType>
1
1
108
$OTP_UC_INST../src/top.sv199199
../src/top.sv
199
199
OTP_UC_INST

<NewGroupType>
1
1
192
$OTP_UC_INST../src/top.sv205205
../src/top.sv
205
205
OTP_UC_INST

<NewGroupType>
1
1
194
$OTP_UC_INST../src/top.sv207207
../src/top.sv
207
207
OTP_UC_INST

<NewGroupType>
1
1
182
$OTP_UC_INST../src/top.sv208208
../src/top.sv
208
208
OTP_UC_INST

<NewGroupType>
1
1
185
$REG_NO_READ../src/top.sv2525
../src/top.sv
25
25
REG_NO_READ

<NewGroupType>
1
2
87
88
$REG_NO_READ../src/top.sv174174
../src/top.sv
174
174
REG_NO_READ

<NewGroupType>
1
1
90
$REG_NO_USED../src/top.sv171171
../src/top.sv
171
171
REG_NO_USED

<NewGroupType>
1
1
89
$REG_NO_USED../src/top.sv180180
../src/top.sv
180
180
REG_NO_USED

<NewGroupType>
1
1
91
$SIG_IS_IRST../src/top.sv1313
../src/top.sv
13
13
SIG_IS_IRST

<NewGroupType>
1
1
240
<id-to-merged-signature>
482
1
<NewGroupType>
0
$ARY_IS_OOBI../src/MEM.sv5858
../src/MEM.sv
58
58
ARY_IS_OOBI

0
1
<NewGroupType>
1
$5../src/MEM.sv5858
../src/MEM.sv
58
58
5

1
2
<NewGroupType>
0
$ARY_IS_OOBI../src/MEM.sv6262
../src/MEM.sv
62
62
ARY_IS_OOBI

0
2
<NewGroupType>
1
$5../src/MEM.sv6262
../src/MEM.sv
62
62
5

1
3
<NewGroupType>
0
$IDN_NR_CKYW../src/IF.sv357
../src/IF.sv
3
57
IDN_NR_CKYW

0
3
<NewGroupType>
1
$IDN_NR_CKYW../src/IF.sv357
../src/IF.sv
3
57
IDN_NR_CKYW

1
4
<NewGroupType>
0
$IDN_NR_VHKW../src/IF.sv357
../src/IF.sv
3
57
IDN_NR_VHKW

0
4
<NewGroupType>
1
$IDN_NR_VHKW../src/IF.sv357
../src/IF.sv
3
57
IDN_NR_VHKW

1
5
<NewGroupType>
0
$ASG_NR_POVF../src/IF.sv2323
../src/IF.sv
23
23
ASG_NR_POVF

0
5
<NewGroupType>
1
$9../src/IF.sv2323
../src/IF.sv
23
23
9

1
6
<NewGroupType>
0
$CAS_NR_DEFX../src/IF.sv2630
../src/IF.sv
26
30
CAS_NR_DEFX

0
6
<NewGroupType>
1
$CAS_NR_DEFX../src/IF.sv2630
../src/IF.sv
26
30
CAS_NR_DEFX

1
7
<NewGroupType>
0
$IDN_NR_CKYW../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
IDN_NR_CKYW

0
7
<NewGroupType>
1
$IDN_NR_CKYW../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
IDN_NR_CKYW

1
8
<NewGroupType>
0
$INP_NO_USED../src/SRAM_wrapper.sv22
../src/SRAM_wrapper.sv
2
2
INP_NO_USED

0
8
<NewGroupType>
1
$INP_NO_USED../src/SRAM_wrapper.sv22
../src/SRAM_wrapper.sv
2
2
INP_NO_USED

1
9
<NewGroupType>
0
$INP_NO_USED../src/SRAM_wrapper.sv33
../src/SRAM_wrapper.sv
3
3
INP_NO_USED

0
9
<NewGroupType>
1
$INP_NO_USED../src/SRAM_wrapper.sv33
../src/SRAM_wrapper.sv
3
3
INP_NO_USED

1
10
<NewGroupType>
0
$INP_NO_USED../src/SRAM_wrapper.sv44
../src/SRAM_wrapper.sv
4
4
INP_NO_USED

0
10
<NewGroupType>
1
$INP_NO_USED../src/SRAM_wrapper.sv44
../src/SRAM_wrapper.sv
4
4
INP_NO_USED

1
11
<NewGroupType>
0
$INP_NO_USED../src/SRAM_wrapper.sv55
../src/SRAM_wrapper.sv
5
5
INP_NO_USED

0
11
<NewGroupType>
1
$INP_NO_USED../src/SRAM_wrapper.sv55
../src/SRAM_wrapper.sv
5
5
INP_NO_USED

1
12
<NewGroupType>
0
$INP_NO_USED../src/SRAM_wrapper.sv66
../src/SRAM_wrapper.sv
6
6
INP_NO_USED

0
12
<NewGroupType>
1
$INP_NO_USED../src/SRAM_wrapper.sv66
../src/SRAM_wrapper.sv
6
6
INP_NO_USED

1
13
<NewGroupType>
0
$INP_NO_USED../src/SRAM_wrapper.sv77
../src/SRAM_wrapper.sv
7
7
INP_NO_USED

0
13
<NewGroupType>
1
$INP_NO_USED../src/SRAM_wrapper.sv77
../src/SRAM_wrapper.sv
7
7
INP_NO_USED

1
14
<NewGroupType>
0
$OTP_NO_USED../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
OTP_NO_USED

0
14
<NewGroupType>
1
$OTP_NO_USED../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
OTP_NO_USED

1
15
<NewGroupType>
0
$IDN_NR_AMKW../src/ControlUnit.sv1313
../src/ControlUnit.sv
13
13
IDN_NR_AMKW

0
15
<NewGroupType>
1
$IDN_NR_AMKW../src/ControlUnit.sv1313
../src/ControlUnit.sv
13
13
IDN_NR_AMKW

1
16
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

0
16
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

1
17
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

0
17
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

1
18
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

0
18
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

1
19
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

0
19
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

1
20
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

0
20
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

1
21
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

0
21
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

1
22
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

0
22
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

1
23
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

0
23
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

1
24
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

0
24
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

1
25
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

0
25
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv25159
../src/ControlUnit.sv
25
159
CAS_NR_DEFX

1
26
<NewGroupType>
0
$INP_NO_USED../src/ControlUnit.sv33
../src/ControlUnit.sv
3
3
INP_NO_USED

0
26
<NewGroupType>
1
$INP_NO_USED../src/ControlUnit.sv33
../src/ControlUnit.sv
3
3
INP_NO_USED

1
27
<NewGroupType>
0
$ARY_MS_DRNG../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
ARY_MS_DRNG

0
27
<NewGroupType>
1
$ARY_MS_DRNG../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
ARY_MS_DRNG

1
28
<NewGroupType>
0
$IDN_NR_CKYW../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
IDN_NR_CKYW

0
28
<NewGroupType>
1
$IDN_NR_CKYW../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
IDN_NR_CKYW

1
29
<NewGroupType>
0
$IDN_NR_VHKW../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
IDN_NR_VHKW

0
29
<NewGroupType>
1
$IDN_NR_VHKW../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
IDN_NR_VHKW

1
30
<NewGroupType>
0
$IDX_NR_DTTY../src/RegisterFile.sv2828
../src/RegisterFile.sv
28
28
IDX_NR_DTTY

0
30
<NewGroupType>
1
$IDX_NR_DTTY../src/RegisterFile.sv2828
../src/RegisterFile.sv
28
28
IDX_NR_DTTY

1
31
<NewGroupType>
0
$EXP_NR_MXSU../src/ImmediateGenerator.sv1111
../src/ImmediateGenerator.sv
11
11
EXP_NR_MXSU

0
31
<NewGroupType>
1
$EXP_NR_MXSU../src/ImmediateGenerator.sv1111
../src/ImmediateGenerator.sv
11
11
EXP_NR_MXSU

1
32
<NewGroupType>
0
$EXP_NR_MXSU../src/ImmediateGenerator.sv1515
../src/ImmediateGenerator.sv
15
15
EXP_NR_MXSU

0
32
<NewGroupType>
1
$EXP_NR_MXSU../src/ImmediateGenerator.sv1515
../src/ImmediateGenerator.sv
15
15
EXP_NR_MXSU

1
33
<NewGroupType>
0
$EXP_NR_MXSU../src/ImmediateGenerator.sv1919
../src/ImmediateGenerator.sv
19
19
EXP_NR_MXSU

0
33
<NewGroupType>
1
$EXP_NR_MXSU../src/ImmediateGenerator.sv1919
../src/ImmediateGenerator.sv
19
19
EXP_NR_MXSU

1
34
<NewGroupType>
0
$EXP_NR_MXSU../src/ImmediateGenerator.sv2727
../src/ImmediateGenerator.sv
27
27
EXP_NR_MXSU

0
34
<NewGroupType>
1
$EXP_NR_MXSU../src/ImmediateGenerator.sv2727
../src/ImmediateGenerator.sv
27
27
EXP_NR_MXSU

1
35
<NewGroupType>
0
$CAS_NR_DEFX../src/ImmediateGenerator.sv832
../src/ImmediateGenerator.sv
8
32
CAS_NR_DEFX

0
35
<NewGroupType>
1
$CAS_NR_DEFX../src/ImmediateGenerator.sv832
../src/ImmediateGenerator.sv
8
32
CAS_NR_DEFX

1
36
<NewGroupType>
0
$INP_NO_USED../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INP_NO_USED

0
36
<NewGroupType>
1
$INP_NO_USED../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INP_NO_USED

1
37
<NewGroupType>
0
$IDN_NR_AMKW../src/ID.sv2222
../src/ID.sv
22
22
IDN_NR_AMKW

0
37
<NewGroupType>
1
$IDN_NR_AMKW../src/ID.sv2222
../src/ID.sv
22
22
IDN_NR_AMKW

1
38
<NewGroupType>
0
$OTP_NR_READ../src/ID.sv115115
../src/ID.sv
115
115
OTP_NR_READ

0
38
<NewGroupType>
1
$OTP_NR_READ../src/ID.sv115115
../src/ID.sv
115
115
OTP_NR_READ

1
39
<NewGroupType>
0
$EXP_NR_USTS../src/ALU.sv1111
../src/ALU.sv
11
11
EXP_NR_USTS

0
39
<NewGroupType>
1
$EXP_NR_USTS../src/ALU.sv1111
../src/ALU.sv
11
11
EXP_NR_USTS

1
40
<NewGroupType>
0
$EXP_NR_USTS../src/ALU.sv1212
../src/ALU.sv
12
12
EXP_NR_USTS

0
40
<NewGroupType>
1
$EXP_NR_USTS../src/ALU.sv1212
../src/ALU.sv
12
12
EXP_NR_USTS

1
41
<NewGroupType>
0
$ASG_NR_POVF../src/ALU.sv1717
../src/ALU.sv
17
17
ASG_NR_POVF

0
41
<NewGroupType>
1
$9../src/ALU.sv1717
../src/ALU.sv
17
17
9

1
42
<NewGroupType>
0
$ASG_NR_POVF../src/ALU.sv2020
../src/ALU.sv
20
20
ASG_NR_POVF

0
42
<NewGroupType>
1
$9../src/ALU.sv2020
../src/ALU.sv
20
20
9

1
43
<NewGroupType>
0
$EXP_NR_STUS../src/ALU.sv2929
../src/ALU.sv
29
29
EXP_NR_STUS

0
43
<NewGroupType>
1
$EXP_NR_STUS../src/ALU.sv2929
../src/ALU.sv
29
29
EXP_NR_STUS

1
44
<NewGroupType>
0
$EXP_NR_MXSU../src/ALU.sv2929
../src/ALU.sv
29
29
EXP_NR_MXSU

0
44
<NewGroupType>
1
$EXP_NR_MXSU../src/ALU.sv2929
../src/ALU.sv
29
29
EXP_NR_MXSU

1
45
<NewGroupType>
0
$ASG_NR_POVF../src/ALU.sv5050
../src/ALU.sv
50
50
ASG_NR_POVF

0
45
<NewGroupType>
1
$9../src/ALU.sv5050
../src/ALU.sv
50
50
9

1
46
<NewGroupType>
0
$CAS_NR_DEFX../src/ALU.sv1555
../src/ALU.sv
15
55
CAS_NR_DEFX

0
46
<NewGroupType>
1
$CAS_NR_DEFX../src/ALU.sv1555
../src/ALU.sv
15
55
CAS_NR_DEFX

1
47
<NewGroupType>
0
$CAS_NR_DEFX../src/ALU.sv5879
../src/ALU.sv
58
79
CAS_NR_DEFX

0
47
<NewGroupType>
1
$CAS_NR_DEFX../src/ALU.sv5879
../src/ALU.sv
58
79
CAS_NR_DEFX

1
48
<NewGroupType>
0
$CND_NS_MBEX../src/ALUCtrl.sv2020
../src/ALUCtrl.sv
20
20
CND_NS_MBEX

0
48
<NewGroupType>
1
$2../src/ALUCtrl.sv2020
../src/ALUCtrl.sv
20
20
2

1
49
<NewGroupType>
0
$CND_NS_MBEX../src/ALUCtrl.sv3636
../src/ALUCtrl.sv
36
36
CND_NS_MBEX

0
49
<NewGroupType>
1
$2../src/ALUCtrl.sv3636
../src/ALUCtrl.sv
36
36
2

1
50
<NewGroupType>
0
$CAS_NR_DEFX../src/ALUCtrl.sv16109
../src/ALUCtrl.sv
16
109
CAS_NR_DEFX

0
50
<NewGroupType>
1
$CAS_NR_DEFX../src/ALUCtrl.sv16109
../src/ALUCtrl.sv
16
109
CAS_NR_DEFX

1
51
<NewGroupType>
0
$CND_NS_MBEX../src/ALUCtrl.sv6666
../src/ALUCtrl.sv
66
66
CND_NS_MBEX

0
51
<NewGroupType>
1
$2../src/ALUCtrl.sv6666
../src/ALUCtrl.sv
66
66
2

1
52
<NewGroupType>
0
$CAS_NR_DEFX../src/ALUCtrl.sv16109
../src/ALUCtrl.sv
16
109
CAS_NR_DEFX

0
52
<NewGroupType>
1
$CAS_NR_DEFX../src/ALUCtrl.sv16109
../src/ALUCtrl.sv
16
109
CAS_NR_DEFX

1
53
<NewGroupType>
0
$CAS_NR_DEFX../src/ALUCtrl.sv16109
../src/ALUCtrl.sv
16
109
CAS_NR_DEFX

0
53
<NewGroupType>
1
$CAS_NR_DEFX../src/ALUCtrl.sv16109
../src/ALUCtrl.sv
16
109
CAS_NR_DEFX

1
54
<NewGroupType>
0
$CAS_NR_DEFX../src/ALUCtrl.sv16109
../src/ALUCtrl.sv
16
109
CAS_NR_DEFX

0
54
<NewGroupType>
1
$CAS_NR_DEFX../src/ALUCtrl.sv16109
../src/ALUCtrl.sv
16
109
CAS_NR_DEFX

1
55
<NewGroupType>
0
$CAS_NR_DEFX../src/ALUCtrl.sv16109
../src/ALUCtrl.sv
16
109
CAS_NR_DEFX

0
55
<NewGroupType>
1
$CAS_NR_DEFX../src/ALUCtrl.sv16109
../src/ALUCtrl.sv
16
109
CAS_NR_DEFX

1
56
<NewGroupType>
0
$CAS_NR_DEFX../src/ALUCtrl.sv16109
../src/ALUCtrl.sv
16
109
CAS_NR_DEFX

0
56
<NewGroupType>
1
$CAS_NR_DEFX../src/ALUCtrl.sv16109
../src/ALUCtrl.sv
16
109
CAS_NR_DEFX

1
57
<NewGroupType>
0
$CAS_NR_DEFX../src/csr.sv1430
../src/csr.sv
14
30
CAS_NR_DEFX

0
57
<NewGroupType>
1
$CAS_NR_DEFX../src/csr.sv1430
../src/csr.sv
14
30
CAS_NR_DEFX

1
58
<NewGroupType>
0
$CAS_NR_DEFX../src/csr.sv1430
../src/csr.sv
14
30
CAS_NR_DEFX

0
58
<NewGroupType>
1
$CAS_NR_DEFX../src/csr.sv1430
../src/csr.sv
14
30
CAS_NR_DEFX

1
59
<NewGroupType>
0
$INP_NO_USED../src/csr.sv44
../src/csr.sv
4
4
INP_NO_USED

0
59
<NewGroupType>
1
$INP_NO_USED../src/csr.sv44
../src/csr.sv
4
4
INP_NO_USED

1
60
<NewGroupType>
0
$INP_NO_USED../src/csr.sv55
../src/csr.sv
5
5
INP_NO_USED

0
60
<NewGroupType>
1
$INP_NO_USED../src/csr.sv55
../src/csr.sv
5
5
INP_NO_USED

1
61
<NewGroupType>
0
$ASG_NR_POVF../src/EXE.sv5454
../src/EXE.sv
54
54
ASG_NR_POVF

0
61
<NewGroupType>
1
$9../src/EXE.sv5454
../src/EXE.sv
54
54
9

1
62
<NewGroupType>
0
$ASG_NR_POVF../src/EXE.sv8282
../src/EXE.sv
82
82
ASG_NR_POVF

0
62
<NewGroupType>
1
$9../src/EXE.sv8282
../src/EXE.sv
82
82
9

1
63
<NewGroupType>
0
$ASG_NR_POVF../src/EXE.sv8383
../src/EXE.sv
83
83
ASG_NR_POVF

0
63
<NewGroupType>
1
$9../src/EXE.sv8383
../src/EXE.sv
83
83
9

1
64
<NewGroupType>
0
$ASG_NR_POVF../src/EXE.sv136136
../src/EXE.sv
136
136
ASG_NR_POVF

0
64
<NewGroupType>
1
$9../src/EXE.sv136136
../src/EXE.sv
136
136
9

1
65
<NewGroupType>
0
$EXP_NR_MXSU../src/EXE.sv136136
../src/EXE.sv
136
136
EXP_NR_MXSU

0
65
<NewGroupType>
1
$EXP_NR_MXSU../src/EXE.sv136136
../src/EXE.sv
136
136
EXP_NR_MXSU

1
66
<NewGroupType>
0
$OPR_NR_UEAS../src/EXE.sv136136
../src/EXE.sv
136
136
OPR_NR_UEAS

0
66
<NewGroupType>
1
$OPR_NR_UEAS../src/EXE.sv136136
../src/EXE.sv
136
136
OPR_NR_UEAS

1
67
<NewGroupType>
0
$ASG_NR_POVF../src/EXE.sv137137
../src/EXE.sv
137
137
ASG_NR_POVF

0
67
<NewGroupType>
1
$9../src/EXE.sv137137
../src/EXE.sv
137
137
9

1
68
<NewGroupType>
0
$EXP_NR_MXSU../src/EXE.sv137137
../src/EXE.sv
137
137
EXP_NR_MXSU

0
68
<NewGroupType>
1
$EXP_NR_MXSU../src/EXE.sv137137
../src/EXE.sv
137
137
EXP_NR_MXSU

1
69
<NewGroupType>
0
$OPR_NR_UEAS../src/EXE.sv137137
../src/EXE.sv
137
137
OPR_NR_UEAS

0
69
<NewGroupType>
1
$OPR_NR_UEAS../src/EXE.sv137137
../src/EXE.sv
137
137
OPR_NR_UEAS

1
70
<NewGroupType>
0
$EXP_NR_MXSU../src/EXE.sv138138
../src/EXE.sv
138
138
EXP_NR_MXSU

0
70
<NewGroupType>
1
$EXP_NR_MXSU../src/EXE.sv138138
../src/EXE.sv
138
138
EXP_NR_MXSU

1
71
<NewGroupType>
0
$OPR_NR_UEAS../src/EXE.sv138138
../src/EXE.sv
138
138
OPR_NR_UEAS

0
71
<NewGroupType>
1
$OPR_NR_UEAS../src/EXE.sv138138
../src/EXE.sv
138
138
OPR_NR_UEAS

1
72
<NewGroupType>
0
$IDX_NR_DTTY../src/MEM.sv5858
../src/MEM.sv
58
58
IDX_NR_DTTY

0
72
<NewGroupType>
1
$IDX_NR_DTTY../src/MEM.sv5858
../src/MEM.sv
58
58
IDX_NR_DTTY

1
73
<NewGroupType>
0
$IDX_NR_DTTY../src/MEM.sv6262
../src/MEM.sv
62
62
IDX_NR_DTTY

0
73
<NewGroupType>
1
$IDX_NR_DTTY../src/MEM.sv6262
../src/MEM.sv
62
62
IDX_NR_DTTY

1
74
<NewGroupType>
0
$CAS_NR_DEFX../src/MEM.sv5668
../src/MEM.sv
56
68
CAS_NR_DEFX

0
74
<NewGroupType>
1
$CAS_NR_DEFX../src/MEM.sv5668
../src/MEM.sv
56
68
CAS_NR_DEFX

1
75
<NewGroupType>
0
$EXP_NR_MXSU../src/MEM.sv9797
../src/MEM.sv
97
97
EXP_NR_MXSU

0
75
<NewGroupType>
1
$EXP_NR_MXSU../src/MEM.sv9797
../src/MEM.sv
97
97
EXP_NR_MXSU

1
76
<NewGroupType>
0
$EXP_NR_MXSU../src/MEM.sv9898
../src/MEM.sv
98
98
EXP_NR_MXSU

0
76
<NewGroupType>
1
$EXP_NR_MXSU../src/MEM.sv9898
../src/MEM.sv
98
98
EXP_NR_MXSU

1
77
<NewGroupType>
0
$CAS_NR_DEFX../src/MEM.sv95102
../src/MEM.sv
95
102
CAS_NR_DEFX

0
77
<NewGroupType>
1
$CAS_NR_DEFX../src/MEM.sv95102
../src/MEM.sv
95
102
CAS_NR_DEFX

1
78
<NewGroupType>
0
$FIL_MS_DUNM../src/Forward.sv11
../src/Forward.sv
1
1
FIL_MS_DUNM

0
78
<NewGroupType>
1
$FIL_MS_DUNM../src/Forward.sv11
../src/Forward.sv
1
1
FIL_MS_DUNM

1
79
<NewGroupType>
0
$IDN_NR_AMKW../src/Branch.sv119
../src/Branch.sv
1
19
IDN_NR_AMKW

0
79
<NewGroupType>
1
$IDN_NR_AMKW../src/Branch.sv119
../src/Branch.sv
1
19
IDN_NR_AMKW

1
80
<NewGroupType>
0
$IDN_NR_AMKW../src/Branch.sv119
../src/Branch.sv
1
19
IDN_NR_AMKW

0
80
<NewGroupType>
1
$IDN_NR_AMKW../src/Branch.sv119
../src/Branch.sv
1
19
IDN_NR_AMKW

1
81
<NewGroupType>
0
$CAS_NR_DEFX../src/Branch.sv917
../src/Branch.sv
9
17
CAS_NR_DEFX

0
81
<NewGroupType>
1
$CAS_NR_DEFX../src/Branch.sv917
../src/Branch.sv
9
17
CAS_NR_DEFX

1
82
<NewGroupType>
0
$NAM_NR_REPU../src/Branch.sv119
../src/Branch.sv
1
19
NAM_NR_REPU

0
82
<NewGroupType>
1
$NAM_NR_REPU../src/Branch.sv119
../src/Branch.sv
1
19
NAM_NR_REPU

1
83
<NewGroupType>
0
$IDN_NR_CKYW../src/top.sv2742
../src/top.sv
27
42
IDN_NR_CKYW

0
83
<NewGroupType>
1
$IDN_NR_CKYW../src/top.sv2742
../src/top.sv
27
42
IDN_NR_CKYW

1
84
<NewGroupType>
0
$IDN_NR_VHKW../src/top.sv2742
../src/top.sv
27
42
IDN_NR_VHKW

0
84
<NewGroupType>
1
$IDN_NR_VHKW../src/top.sv2742
../src/top.sv
27
42
IDN_NR_VHKW

1
85
<NewGroupType>
0
$IDN_NR_AMKW../src/top.sv6666
../src/top.sv
66
66
IDN_NR_AMKW

0
85
<NewGroupType>
1
$IDN_NR_AMKW../src/top.sv6666
../src/top.sv
66
66
IDN_NR_AMKW

1
86
<NewGroupType>
0
$IDN_NR_AMKW../src/top.sv244248
../src/top.sv
244
248
IDN_NR_AMKW

0
86
<NewGroupType>
1
$IDN_NR_AMKW../src/top.sv244248
../src/top.sv
244
248
IDN_NR_AMKW

1
87
<NewGroupType>
0
$REG_NO_READ../src/top.sv2525
../src/top.sv
25
25
REG_NO_READ

0
87
<NewGroupType>
1
$REG_NO_READ../src/top.sv2525
../src/top.sv
25
25
REG_NO_READ

1
88
<NewGroupType>
0
$REG_NO_READ../src/top.sv2525
../src/top.sv
25
25
REG_NO_READ

0
88
<NewGroupType>
1
$REG_NO_READ../src/top.sv2525
../src/top.sv
25
25
REG_NO_READ

1
89
<NewGroupType>
0
$REG_NO_USED../src/top.sv171171
../src/top.sv
171
171
REG_NO_USED

0
89
<NewGroupType>
1
$REG_NO_USED../src/top.sv171171
../src/top.sv
171
171
REG_NO_USED

1
90
<NewGroupType>
0
$REG_NO_READ../src/top.sv174174
../src/top.sv
174
174
REG_NO_READ

0
90
<NewGroupType>
1
$REG_NO_READ../src/top.sv174174
../src/top.sv
174
174
REG_NO_READ

1
91
<NewGroupType>
0
$REG_NO_USED../src/top.sv180180
../src/top.sv
180
180
REG_NO_USED

0
91
<NewGroupType>
1
$REG_NO_USED../src/top.sv180180
../src/top.sv
180
180
REG_NO_USED

1
92
<NewGroupType>
0
$NAM_NR_REPU../src/top.sv6666
../src/top.sv
66
66
NAM_NR_REPU

0
92
<NewGroupType>
1
$NAM_NR_REPU../src/top.sv6666
../src/top.sv
66
66
NAM_NR_REPU

1
93
<NewGroupType>
0
$FIL_NF_NMCV../src/Forward.sv11
../src/Forward.sv
1
1
FIL_NF_NMCV

0
93
<NewGroupType>
1
$FIL_NF_NMCV../src/Forward.sv11
../src/Forward.sv
1
1
FIL_NF_NMCV

1
94
<NewGroupType>
0
$INS_NR_INPR../src/ProgramCounter.sv55
../src/ProgramCounter.sv
5
5
INS_NR_INPR

0
94
<NewGroupType>
1
$INS_NR_INPR../src/ProgramCounter.sv55
../src/ProgramCounter.sv
5
5
INS_NR_INPR

1
95
<NewGroupType>
0
$INS_NR_INPR../src/ProgramCounter.sv44
../src/ProgramCounter.sv
4
4
INS_NR_INPR

0
95
<NewGroupType>
1
$INS_NR_INPR../src/ProgramCounter.sv44
../src/ProgramCounter.sv
4
4
INS_NR_INPR

1
96
<NewGroupType>
0
$FLP_XC_LDTH../src/IF.sv88
../src/IF.sv
8
8
FLP_XC_LDTH

0
96
<NewGroupType>
1
$FLP_XC_LDTH../src/IF.sv88
../src/IF.sv
8
8
FLP_XC_LDTH

1
97
<NewGroupType>
0
$FLP_XC_LDTH../src/IF.sv2323
../src/IF.sv
23
23
FLP_XC_LDTH

0
97
<NewGroupType>
1
$FLP_XC_LDTH../src/IF.sv2323
../src/IF.sv
23
23
FLP_XC_LDTH

1
98
<NewGroupType>
0
$FLP_XC_LDTH../src/IF.sv77
../src/IF.sv
7
7
FLP_XC_LDTH

0
98
<NewGroupType>
1
$FLP_XC_LDTH../src/IF.sv77
../src/IF.sv
7
7
FLP_XC_LDTH

1
99
<NewGroupType>
0
$INS_NR_INPR../src/IF.sv1111
../src/IF.sv
11
11
INS_NR_INPR

0
99
<NewGroupType>
1
$INS_NR_INPR../src/IF.sv1111
../src/IF.sv
11
11
INS_NR_INPR

1
100
<NewGroupType>
0
$INS_NR_INPR../src/IF.sv66
../src/IF.sv
6
6
INS_NR_INPR

0
100
<NewGroupType>
1
$INS_NR_INPR../src/IF.sv66
../src/IF.sv
6
6
INS_NR_INPR

1
101
<NewGroupType>
0
$INS_NR_INPR../src/IF.sv1010
../src/IF.sv
10
10
INS_NR_INPR

0
101
<NewGroupType>
1
$INS_NR_INPR../src/IF.sv1010
../src/IF.sv
10
10
INS_NR_INPR

1
102
<NewGroupType>
0
$FLP_NR_MXCS../src/IF.sv4254
../src/IF.sv
42
54
FLP_NR_MXCS

0
102
<NewGroupType>
1
$FLP_NR_MXCS../src/IF.sv4254
../src/IF.sv
42
54
FLP_NR_MXCS

1
103
<NewGroupType>
0
$INS_NR_INPR../src/IF.sv99
../src/IF.sv
9
9
INS_NR_INPR

0
103
<NewGroupType>
1
$INS_NR_INPR../src/IF.sv99
../src/IF.sv
9
9
INS_NR_INPR

1
104
<NewGroupType>
0
$INP_UC_INST../src/top.sv3737
../src/top.sv
37
37
INP_UC_INST

0
104
<NewGroupType>
1
$INP_UC_INST../src/top.sv3737
../src/top.sv
37
37
INP_UC_INST

1
105
<NewGroupType>
0
$INS_NR_INPR../src/IF.sv1212
../src/IF.sv
12
12
INS_NR_INPR

0
105
<NewGroupType>
1
$INS_NR_INPR../src/IF.sv1212
../src/IF.sv
12
12
INS_NR_INPR

1
106
<NewGroupType>
0
$INS_NR_INPR../src/IF.sv88
../src/IF.sv
8
8
INS_NR_INPR

0
106
<NewGroupType>
1
$INS_NR_INPR../src/IF.sv88
../src/IF.sv
8
8
INS_NR_INPR

1
107
<NewGroupType>
0
$INS_NR_INPR../src/IF.sv77
../src/IF.sv
7
7
INS_NR_INPR

0
107
<NewGroupType>
1
$INS_NR_INPR../src/IF.sv77
../src/IF.sv
7
7
INS_NR_INPR

1
108
<NewGroupType>
0
$OTP_UC_INST../src/top.sv4141
../src/top.sv
41
41
OTP_UC_INST

0
108
<NewGroupType>
1
$OTP_UC_INST../src/top.sv4141
../src/top.sv
41
41
OTP_UC_INST

1
109
<NewGroupType>
0
$INP_NO_LOAD../src/SRAM_wrapper.sv66
../src/SRAM_wrapper.sv
6
6
INP_NO_LOAD

0
109
<NewGroupType>
1
$INP_NO_LOAD../src/SRAM_wrapper.sv66
../src/SRAM_wrapper.sv
6
6
INP_NO_LOAD

1
110
<NewGroupType>
0
$INP_NO_LOAD../src/SRAM_wrapper.sv22
../src/SRAM_wrapper.sv
2
2
INP_NO_LOAD

0
110
<NewGroupType>
1
$INP_NO_LOAD../src/SRAM_wrapper.sv22
../src/SRAM_wrapper.sv
2
2
INP_NO_LOAD

1
111
<NewGroupType>
0
$INP_NO_LOAD../src/SRAM_wrapper.sv33
../src/SRAM_wrapper.sv
3
3
INP_NO_LOAD

0
111
<NewGroupType>
1
$INP_NO_LOAD../src/SRAM_wrapper.sv33
../src/SRAM_wrapper.sv
3
3
INP_NO_LOAD

1
112
<NewGroupType>
0
$INP_NO_LOAD../src/SRAM_wrapper.sv77
../src/SRAM_wrapper.sv
7
7
INP_NO_LOAD

0
112
<NewGroupType>
1
$INP_NO_LOAD../src/SRAM_wrapper.sv77
../src/SRAM_wrapper.sv
7
7
INP_NO_LOAD

1
113
<NewGroupType>
0
$OTP_NR_UDRV../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
OTP_NR_UDRV

0
113
<NewGroupType>
1
$OTP_NR_UDRV../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
OTP_NR_UDRV

1
114
<NewGroupType>
0
$INP_NO_LOAD../src/SRAM_wrapper.sv44
../src/SRAM_wrapper.sv
4
4
INP_NO_LOAD

0
114
<NewGroupType>
1
$INP_NO_LOAD../src/SRAM_wrapper.sv44
../src/SRAM_wrapper.sv
4
4
INP_NO_LOAD

1
115
<NewGroupType>
0
$INP_NO_LOAD../src/SRAM_wrapper.sv55
../src/SRAM_wrapper.sv
5
5
INP_NO_LOAD

0
115
<NewGroupType>
1
$INP_NO_LOAD../src/SRAM_wrapper.sv55
../src/SRAM_wrapper.sv
5
5
INP_NO_LOAD

1
116
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv44
../src/ControlUnit.sv
4
4
OTP_NR_ASYA

0
116
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv44
../src/ControlUnit.sv
4
4
OTP_NR_ASYA

1
117
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv66
../src/ControlUnit.sv
6
6
OTP_NR_ASYA

0
117
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv66
../src/ControlUnit.sv
6
6
OTP_NR_ASYA

1
118
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv1212
../src/ControlUnit.sv
12
12
OTP_NR_ASYA

0
118
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv1212
../src/ControlUnit.sv
12
12
OTP_NR_ASYA

1
119
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv77
../src/ControlUnit.sv
7
7
OTP_NR_ASYA

0
119
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv77
../src/ControlUnit.sv
7
7
OTP_NR_ASYA

1
120
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv1313
../src/ControlUnit.sv
13
13
OTP_NR_ASYA

0
120
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv1313
../src/ControlUnit.sv
13
13
OTP_NR_ASYA

1
121
<NewGroupType>
0
$INS_NR_INPR../src/ControlUnit.sv33
../src/ControlUnit.sv
3
3
INS_NR_INPR

0
121
<NewGroupType>
1
$INS_NR_INPR../src/ControlUnit.sv33
../src/ControlUnit.sv
3
3
INS_NR_INPR

1
122
<NewGroupType>
0
$INP_NO_LOAD../src/ControlUnit.sv33
../src/ControlUnit.sv
3
3
INP_NO_LOAD

0
122
<NewGroupType>
1
$INP_NO_LOAD../src/ControlUnit.sv33
../src/ControlUnit.sv
3
3
INP_NO_LOAD

1
123
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv1010
../src/ControlUnit.sv
10
10
OTP_NR_ASYA

0
123
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv1010
../src/ControlUnit.sv
10
10
OTP_NR_ASYA

1
124
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv88
../src/ControlUnit.sv
8
8
OTP_NR_ASYA

0
124
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv88
../src/ControlUnit.sv
8
8
OTP_NR_ASYA

1
125
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv99
../src/ControlUnit.sv
9
9
OTP_NR_ASYA

0
125
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv99
../src/ControlUnit.sv
9
9
OTP_NR_ASYA

1
126
<NewGroupType>
0
$INS_NR_INPR../src/ControlUnit.sv22
../src/ControlUnit.sv
2
2
INS_NR_INPR

0
126
<NewGroupType>
1
$INS_NR_INPR../src/ControlUnit.sv22
../src/ControlUnit.sv
2
2
INS_NR_INPR

1
127
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv55
../src/ControlUnit.sv
5
5
OTP_NR_ASYA

0
127
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv55
../src/ControlUnit.sv
5
5
OTP_NR_ASYA

1
128
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv1111
../src/ControlUnit.sv
11
11
OTP_NR_ASYA

0
128
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv1111
../src/ControlUnit.sv
11
11
OTP_NR_ASYA

1
129
<NewGroupType>
0
$INS_NR_INPR../src/RegisterFile.sv88
../src/RegisterFile.sv
8
8
INS_NR_INPR

0
129
<NewGroupType>
1
$INS_NR_INPR../src/RegisterFile.sv88
../src/RegisterFile.sv
8
8
INS_NR_INPR

1
130
<NewGroupType>
0
$INS_NR_INPR../src/RegisterFile.sv99
../src/RegisterFile.sv
9
9
INS_NR_INPR

0
130
<NewGroupType>
1
$INS_NR_INPR../src/RegisterFile.sv99
../src/RegisterFile.sv
9
9
INS_NR_INPR

1
131
<NewGroupType>
0
$INS_NR_INPR../src/RegisterFile.sv55
../src/RegisterFile.sv
5
5
INS_NR_INPR

0
131
<NewGroupType>
1
$INS_NR_INPR../src/RegisterFile.sv55
../src/RegisterFile.sv
5
5
INS_NR_INPR

1
132
<NewGroupType>
0
$OTP_NR_ASYA../src/RegisterFile.sv1010
../src/RegisterFile.sv
10
10
OTP_NR_ASYA

0
132
<NewGroupType>
1
$OTP_NR_ASYA../src/RegisterFile.sv1010
../src/RegisterFile.sv
10
10
OTP_NR_ASYA

1
133
<NewGroupType>
0
$INS_NR_INPR../src/RegisterFile.sv66
../src/RegisterFile.sv
6
6
INS_NR_INPR

0
133
<NewGroupType>
1
$INS_NR_INPR../src/RegisterFile.sv66
../src/RegisterFile.sv
6
6
INS_NR_INPR

1
134
<NewGroupType>
0
$OTP_NR_ASYA../src/RegisterFile.sv1111
../src/RegisterFile.sv
11
11
OTP_NR_ASYA

0
134
<NewGroupType>
1
$OTP_NR_ASYA../src/RegisterFile.sv1111
../src/RegisterFile.sv
11
11
OTP_NR_ASYA

1
135
<NewGroupType>
0
$INS_NR_INPR../src/RegisterFile.sv44
../src/RegisterFile.sv
4
4
INS_NR_INPR

0
135
<NewGroupType>
1
$INS_NR_INPR../src/RegisterFile.sv44
../src/RegisterFile.sv
4
4
INS_NR_INPR

1
136
<NewGroupType>
0
$INS_NR_INPR../src/ImmediateGenerator.sv22
../src/ImmediateGenerator.sv
2
2
INS_NR_INPR

0
136
<NewGroupType>
1
$INS_NR_INPR../src/ImmediateGenerator.sv22
../src/ImmediateGenerator.sv
2
2
INS_NR_INPR

1
137
<NewGroupType>
0
$INS_NR_INPR../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INS_NR_INPR

0
137
<NewGroupType>
1
$INS_NR_INPR../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INS_NR_INPR

1
138
<NewGroupType>
0
$INP_NO_LOAD../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INP_NO_LOAD

0
138
<NewGroupType>
1
$INP_NO_LOAD../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INP_NO_LOAD

1
139
<NewGroupType>
0
$OTP_NR_ASYA../src/ImmediateGenerator.sv44
../src/ImmediateGenerator.sv
4
4
OTP_NR_ASYA

0
139
<NewGroupType>
1
$OTP_NR_ASYA../src/ImmediateGenerator.sv44
../src/ImmediateGenerator.sv
4
4
OTP_NR_ASYA

1
140
<NewGroupType>
0
$INS_NR_INPR../src/ID.sv1212
../src/ID.sv
12
12
INS_NR_INPR

0
140
<NewGroupType>
1
$INS_NR_INPR../src/ID.sv1212
../src/ID.sv
12
12
INS_NR_INPR

1
141
<NewGroupType>
0
$INS_NR_INPR../src/ID.sv99
../src/ID.sv
9
9
INS_NR_INPR

0
141
<NewGroupType>
1
$INS_NR_INPR../src/ID.sv99
../src/ID.sv
9
9
INS_NR_INPR

1
142
<NewGroupType>
0
$INS_NR_INPR../src/ID.sv1111
../src/ID.sv
11
11
INS_NR_INPR

0
142
<NewGroupType>
1
$INS_NR_INPR../src/ID.sv1111
../src/ID.sv
11
11
INS_NR_INPR

1
143
<NewGroupType>
0
$INS_NR_INPR../src/ID.sv1010
../src/ID.sv
10
10
INS_NR_INPR

0
143
<NewGroupType>
1
$INS_NR_INPR../src/ID.sv1010
../src/ID.sv
10
10
INS_NR_INPR

1
144
<NewGroupType>
0
$INS_NR_INPR../src/ID.sv1313
../src/ID.sv
13
13
INS_NR_INPR

0
144
<NewGroupType>
1
$INS_NR_INPR../src/ID.sv1313
../src/ID.sv
13
13
INS_NR_INPR

1
145
<NewGroupType>
0
$INS_NR_INPR../src/ALU.sv22
../src/ALU.sv
2
2
INS_NR_INPR

0
145
<NewGroupType>
1
$INS_NR_INPR../src/ALU.sv22
../src/ALU.sv
2
2
INS_NR_INPR

1
146
<NewGroupType>
0
$OTP_NR_ASYA../src/ALU.sv66
../src/ALU.sv
6
6
OTP_NR_ASYA

0
146
<NewGroupType>
1
$OTP_NR_ASYA../src/ALU.sv66
../src/ALU.sv
6
6
OTP_NR_ASYA

1
147
<NewGroupType>
0
$INS_NR_INPR../src/ALU.sv33
../src/ALU.sv
3
3
INS_NR_INPR

0
147
<NewGroupType>
1
$INS_NR_INPR../src/ALU.sv33
../src/ALU.sv
3
3
INS_NR_INPR

1
148
<NewGroupType>
0
$INS_NR_INPR../src/ALU.sv44
../src/ALU.sv
4
4
INS_NR_INPR

0
148
<NewGroupType>
1
$INS_NR_INPR../src/ALU.sv44
../src/ALU.sv
4
4
INS_NR_INPR

1
149
<NewGroupType>
0
$OTP_NR_ASYA../src/ALU.sv55
../src/ALU.sv
5
5
OTP_NR_ASYA

0
149
<NewGroupType>
1
$OTP_NR_ASYA../src/ALU.sv55
../src/ALU.sv
5
5
OTP_NR_ASYA

1
150
<NewGroupType>
0
$OTP_NR_ASYA../src/ALUCtrl.sv55
../src/ALUCtrl.sv
5
5
OTP_NR_ASYA

0
150
<NewGroupType>
1
$OTP_NR_ASYA../src/ALUCtrl.sv55
../src/ALUCtrl.sv
5
5
OTP_NR_ASYA

1
151
<NewGroupType>
0
$INS_NR_INPR../src/ALUCtrl.sv44
../src/ALUCtrl.sv
4
4
INS_NR_INPR

0
151
<NewGroupType>
1
$INS_NR_INPR../src/ALUCtrl.sv44
../src/ALUCtrl.sv
4
4
INS_NR_INPR

1
152
<NewGroupType>
0
$INS_NR_INPR../src/ALUCtrl.sv33
../src/ALUCtrl.sv
3
3
INS_NR_INPR

0
152
<NewGroupType>
1
$INS_NR_INPR../src/ALUCtrl.sv33
../src/ALUCtrl.sv
3
3
INS_NR_INPR

1
153
<NewGroupType>
0
$INS_NR_INPR../src/ALUCtrl.sv22
../src/ALUCtrl.sv
2
2
INS_NR_INPR

0
153
<NewGroupType>
1
$INS_NR_INPR../src/ALUCtrl.sv22
../src/ALUCtrl.sv
2
2
INS_NR_INPR

1
154
<NewGroupType>
0
$OTP_NR_ASYA../src/csr.sv99
../src/csr.sv
9
9
OTP_NR_ASYA

0
154
<NewGroupType>
1
$OTP_NR_ASYA../src/csr.sv99
../src/csr.sv
9
9
OTP_NR_ASYA

1
155
<NewGroupType>
0
$INS_NR_INPR../src/csr.sv77
../src/csr.sv
7
7
INS_NR_INPR

0
155
<NewGroupType>
1
$INS_NR_INPR../src/csr.sv77
../src/csr.sv
7
7
INS_NR_INPR

1
156
<NewGroupType>
0
$INS_NR_INPR../src/csr.sv66
../src/csr.sv
6
6
INS_NR_INPR

0
156
<NewGroupType>
1
$INS_NR_INPR../src/csr.sv66
../src/csr.sv
6
6
INS_NR_INPR

1
157
<NewGroupType>
0
$INS_NR_INPR../src/csr.sv44
../src/csr.sv
4
4
INS_NR_INPR

0
157
<NewGroupType>
1
$INS_NR_INPR../src/csr.sv44
../src/csr.sv
4
4
INS_NR_INPR

1
158
<NewGroupType>
0
$INP_NO_LOAD../src/csr.sv44
../src/csr.sv
4
4
INP_NO_LOAD

0
158
<NewGroupType>
1
$INP_NO_LOAD../src/csr.sv44
../src/csr.sv
4
4
INP_NO_LOAD

1
159
<NewGroupType>
0
$INS_NR_INPR../src/csr.sv88
../src/csr.sv
8
8
INS_NR_INPR

0
159
<NewGroupType>
1
$INS_NR_INPR../src/csr.sv88
../src/csr.sv
8
8
INS_NR_INPR

1
160
<NewGroupType>
0
$INP_NO_LOAD../src/csr.sv55
../src/csr.sv
5
5
INP_NO_LOAD

0
160
<NewGroupType>
1
$INP_NO_LOAD../src/csr.sv55
../src/csr.sv
5
5
INP_NO_LOAD

1
161
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv1414
../src/EXE.sv
14
14
INS_NR_INPR

0
161
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv1414
../src/EXE.sv
14
14
INS_NR_INPR

1
162
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv1717
../src/EXE.sv
17
17
INS_NR_INPR

0
162
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv1717
../src/EXE.sv
17
17
INS_NR_INPR

1
163
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv2323
../src/EXE.sv
23
23
INS_NR_INPR

0
163
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv2323
../src/EXE.sv
23
23
INS_NR_INPR

1
164
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv2424
../src/EXE.sv
24
24
INS_NR_INPR

0
164
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv2424
../src/EXE.sv
24
24
INS_NR_INPR

1
165
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv2525
../src/EXE.sv
25
25
INS_NR_INPR

0
165
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv2525
../src/EXE.sv
25
25
INS_NR_INPR

1
166
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv2626
../src/EXE.sv
26
26
INS_NR_INPR

0
166
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv2626
../src/EXE.sv
26
26
INS_NR_INPR

1
167
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv88
../src/EXE.sv
8
8
INS_NR_INPR

0
167
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv88
../src/EXE.sv
8
8
INS_NR_INPR

1
168
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv77
../src/EXE.sv
7
7
INS_NR_INPR

0
168
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv77
../src/EXE.sv
7
7
INS_NR_INPR

1
169
<NewGroupType>
0
$FLP_NR_MXCS../src/EXE.sv120150
../src/EXE.sv
120
150
FLP_NR_MXCS

0
169
<NewGroupType>
1
$FLP_NR_MXCS../src/EXE.sv120150
../src/EXE.sv
120
150
FLP_NR_MXCS

1
170
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv1111
../src/EXE.sv
11
11
INS_NR_INPR

0
170
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv1111
../src/EXE.sv
11
11
INS_NR_INPR

1
171
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv1212
../src/EXE.sv
12
12
INS_NR_INPR

0
171
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv1212
../src/EXE.sv
12
12
INS_NR_INPR

1
172
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv1313
../src/EXE.sv
13
13
INS_NR_INPR

0
172
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv1313
../src/EXE.sv
13
13
INS_NR_INPR

1
173
<NewGroupType>
0
$FLP_NR_MXCS../src/EXE.sv120150
../src/EXE.sv
120
150
FLP_NR_MXCS

0
173
<NewGroupType>
1
$FLP_NR_MXCS../src/EXE.sv120150
../src/EXE.sv
120
150
FLP_NR_MXCS

1
174
<NewGroupType>
0
$OTP_NR_ASYA../src/EXE.sv3939
../src/EXE.sv
39
39
OTP_NR_ASYA

0
174
<NewGroupType>
1
$OTP_NR_ASYA../src/EXE.sv3939
../src/EXE.sv
39
39
OTP_NR_ASYA

1
175
<NewGroupType>
0
$OTP_NR_ASYA../src/EXE.sv4040
../src/EXE.sv
40
40
OTP_NR_ASYA

0
175
<NewGroupType>
1
$OTP_NR_ASYA../src/EXE.sv4040
../src/EXE.sv
40
40
OTP_NR_ASYA

1
176
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv1616
../src/EXE.sv
16
16
INS_NR_INPR

0
176
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv1616
../src/EXE.sv
16
16
INS_NR_INPR

1
177
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv99
../src/EXE.sv
9
9
INS_NR_INPR

0
177
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv99
../src/EXE.sv
9
9
INS_NR_INPR

1
178
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv1010
../src/EXE.sv
10
10
INS_NR_INPR

0
178
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv1010
../src/EXE.sv
10
10
INS_NR_INPR

1
179
<NewGroupType>
0
$OTP_NR_ASYA../src/EXE.sv2828
../src/EXE.sv
28
28
OTP_NR_ASYA

0
179
<NewGroupType>
1
$OTP_NR_ASYA../src/EXE.sv2828
../src/EXE.sv
28
28
OTP_NR_ASYA

1
180
<NewGroupType>
0
$INS_NR_INPR../src/MEM.sv1010
../src/MEM.sv
10
10
INS_NR_INPR

0
180
<NewGroupType>
1
$INS_NR_INPR../src/MEM.sv1010
../src/MEM.sv
10
10
INS_NR_INPR

1
181
<NewGroupType>
0
$OTP_NR_ASYA../src/MEM.sv2424
../src/MEM.sv
24
24
OTP_NR_ASYA

0
181
<NewGroupType>
1
$OTP_NR_ASYA../src/MEM.sv2424
../src/MEM.sv
24
24
OTP_NR_ASYA

1
182
<NewGroupType>
0
$OTP_UC_INST../src/top.sv207207
../src/top.sv
207
207
OTP_UC_INST

0
182
<NewGroupType>
1
$OTP_UC_INST../src/top.sv207207
../src/top.sv
207
207
OTP_UC_INST

1
183
<NewGroupType>
0
$INS_NR_INPR../src/MEM.sv1212
../src/MEM.sv
12
12
INS_NR_INPR

0
183
<NewGroupType>
1
$INS_NR_INPR../src/MEM.sv1212
../src/MEM.sv
12
12
INS_NR_INPR

1
184
<NewGroupType>
0
$OTP_NR_ASYA../src/MEM.sv2323
../src/MEM.sv
23
23
OTP_NR_ASYA

0
184
<NewGroupType>
1
$OTP_NR_ASYA../src/MEM.sv2323
../src/MEM.sv
23
23
OTP_NR_ASYA

1
185
<NewGroupType>
0
$OTP_UC_INST../src/top.sv208208
../src/top.sv
208
208
OTP_UC_INST

0
185
<NewGroupType>
1
$OTP_UC_INST../src/top.sv208208
../src/top.sv
208
208
OTP_UC_INST

1
186
<NewGroupType>
0
$INS_NR_INPR../src/MEM.sv1111
../src/MEM.sv
11
11
INS_NR_INPR

0
186
<NewGroupType>
1
$INS_NR_INPR../src/MEM.sv1111
../src/MEM.sv
11
11
INS_NR_INPR

1
187
<NewGroupType>
0
$INS_NR_INPR../src/MEM.sv88
../src/MEM.sv
8
8
INS_NR_INPR

0
187
<NewGroupType>
1
$INS_NR_INPR../src/MEM.sv88
../src/MEM.sv
8
8
INS_NR_INPR

1
188
<NewGroupType>
0
$INS_NR_INPR../src/MEM.sv1515
../src/MEM.sv
15
15
INS_NR_INPR

0
188
<NewGroupType>
1
$INS_NR_INPR../src/MEM.sv1515
../src/MEM.sv
15
15
INS_NR_INPR

1
189
<NewGroupType>
0
$INS_NR_INPR../src/MEM.sv66
../src/MEM.sv
6
6
INS_NR_INPR

0
189
<NewGroupType>
1
$INS_NR_INPR../src/MEM.sv66
../src/MEM.sv
6
6
INS_NR_INPR

1
190
<NewGroupType>
0
$INS_NR_INPR../src/MEM.sv44
../src/MEM.sv
4
4
INS_NR_INPR

0
190
<NewGroupType>
1
$INS_NR_INPR../src/MEM.sv44
../src/MEM.sv
4
4
INS_NR_INPR

1
191
<NewGroupType>
0
$INS_NR_INPR../src/MEM.sv1414
../src/MEM.sv
14
14
INS_NR_INPR

0
191
<NewGroupType>
1
$INS_NR_INPR../src/MEM.sv1414
../src/MEM.sv
14
14
INS_NR_INPR

1
192
<NewGroupType>
0
$OTP_UC_INST../src/top.sv199199
../src/top.sv
199
199
OTP_UC_INST

0
192
<NewGroupType>
1
$OTP_UC_INST../src/top.sv199199
../src/top.sv
199
199
OTP_UC_INST

1
193
<NewGroupType>
0
$OTP_NR_ASYA../src/MEM.sv2222
../src/MEM.sv
22
22
OTP_NR_ASYA

0
193
<NewGroupType>
1
$OTP_NR_ASYA../src/MEM.sv2222
../src/MEM.sv
22
22
OTP_NR_ASYA

1
194
<NewGroupType>
0
$OTP_UC_INST../src/top.sv205205
../src/top.sv
205
205
OTP_UC_INST

0
194
<NewGroupType>
1
$OTP_UC_INST../src/top.sv205205
../src/top.sv
205
205
OTP_UC_INST

1
195
<NewGroupType>
0
$FLP_NR_MXCS../src/MEM.sv73105
../src/MEM.sv
73
105
FLP_NR_MXCS

0
195
<NewGroupType>
1
$FLP_NR_MXCS../src/MEM.sv73105
../src/MEM.sv
73
105
FLP_NR_MXCS

1
196
<NewGroupType>
0
$INP_UC_INST../src/top.sv192192
../src/top.sv
192
192
INP_UC_INST

0
196
<NewGroupType>
1
$INP_UC_INST../src/top.sv192192
../src/top.sv
192
192
INP_UC_INST

1
197
<NewGroupType>
0
$INS_NR_INPR../src/MEM.sv99
../src/MEM.sv
9
9
INS_NR_INPR

0
197
<NewGroupType>
1
$INS_NR_INPR../src/MEM.sv99
../src/MEM.sv
9
9
INS_NR_INPR

1
198
<NewGroupType>
0
$FLP_NR_MXCS../src/MEM.sv73105
../src/MEM.sv
73
105
FLP_NR_MXCS

0
198
<NewGroupType>
1
$FLP_NR_MXCS../src/MEM.sv73105
../src/MEM.sv
73
105
FLP_NR_MXCS

1
199
<NewGroupType>
0
$OTP_NR_ASYA../src/WB.sv1010
../src/WB.sv
10
10
OTP_NR_ASYA

0
199
<NewGroupType>
1
$OTP_NR_ASYA../src/WB.sv1010
../src/WB.sv
10
10
OTP_NR_ASYA

1
200
<NewGroupType>
0
$INS_NR_INPR../src/WB.sv66
../src/WB.sv
6
6
INS_NR_INPR

0
200
<NewGroupType>
1
$INS_NR_INPR../src/WB.sv66
../src/WB.sv
6
6
INS_NR_INPR

1
201
<NewGroupType>
0
$INS_NR_INPR../src/WB.sv22
../src/WB.sv
2
2
INS_NR_INPR

0
201
<NewGroupType>
1
$INS_NR_INPR../src/WB.sv22
../src/WB.sv
2
2
INS_NR_INPR

1
202
<NewGroupType>
0
$INS_NR_INPR../src/WB.sv55
../src/WB.sv
5
5
INS_NR_INPR

0
202
<NewGroupType>
1
$INS_NR_INPR../src/WB.sv55
../src/WB.sv
5
5
INS_NR_INPR

1
203
<NewGroupType>
0
$INS_NR_INPR../src/WB.sv44
../src/WB.sv
4
4
INS_NR_INPR

0
203
<NewGroupType>
1
$INS_NR_INPR../src/WB.sv44
../src/WB.sv
4
4
INS_NR_INPR

1
204
<NewGroupType>
0
$INS_NR_INPR../src/WB.sv33
../src/WB.sv
3
3
INS_NR_INPR

0
204
<NewGroupType>
1
$INS_NR_INPR../src/WB.sv33
../src/WB.sv
3
3
INS_NR_INPR

1
205
<NewGroupType>
0
$OTP_NR_ASYA../src/WB.sv99
../src/WB.sv
9
9
OTP_NR_ASYA

0
205
<NewGroupType>
1
$OTP_NR_ASYA../src/WB.sv99
../src/WB.sv
9
9
OTP_NR_ASYA

1
206
<NewGroupType>
0
$INS_NR_INPR../src/Forward.sv66
../src/Forward.sv
6
6
INS_NR_INPR

0
206
<NewGroupType>
1
$INS_NR_INPR../src/Forward.sv66
../src/Forward.sv
6
6
INS_NR_INPR

1
207
<NewGroupType>
0
$OTP_NR_ASYA../src/Forward.sv88
../src/Forward.sv
8
8
OTP_NR_ASYA

0
207
<NewGroupType>
1
$OTP_NR_ASYA../src/Forward.sv88
../src/Forward.sv
8
8
OTP_NR_ASYA

1
208
<NewGroupType>
0
$OTP_NR_ASYA../src/Forward.sv99
../src/Forward.sv
9
9
OTP_NR_ASYA

0
208
<NewGroupType>
1
$OTP_NR_ASYA../src/Forward.sv99
../src/Forward.sv
9
9
OTP_NR_ASYA

1
209
<NewGroupType>
0
$INS_NR_INPR../src/Forward.sv33
../src/Forward.sv
3
3
INS_NR_INPR

0
209
<NewGroupType>
1
$INS_NR_INPR../src/Forward.sv33
../src/Forward.sv
3
3
INS_NR_INPR

1
210
<NewGroupType>
0
$INS_NR_INPR../src/Forward.sv77
../src/Forward.sv
7
7
INS_NR_INPR

0
210
<NewGroupType>
1
$INS_NR_INPR../src/Forward.sv77
../src/Forward.sv
7
7
INS_NR_INPR

1
211
<NewGroupType>
0
$INS_NR_INPR../src/Forward.sv22
../src/Forward.sv
2
2
INS_NR_INPR

0
211
<NewGroupType>
1
$INS_NR_INPR../src/Forward.sv22
../src/Forward.sv
2
2
INS_NR_INPR

1
212
<NewGroupType>
0
$INS_NR_INPR../src/Forward.sv44
../src/Forward.sv
4
4
INS_NR_INPR

0
212
<NewGroupType>
1
$INS_NR_INPR../src/Forward.sv44
../src/Forward.sv
4
4
INS_NR_INPR

1
213
<NewGroupType>
0
$INS_NR_INPR../src/Forward.sv55
../src/Forward.sv
5
5
INS_NR_INPR

0
213
<NewGroupType>
1
$INS_NR_INPR../src/Forward.sv55
../src/Forward.sv
5
5
INS_NR_INPR

1
214
<NewGroupType>
0
$INS_NR_INPR../src/Branch.sv44
../src/Branch.sv
4
4
INS_NR_INPR

0
214
<NewGroupType>
1
$INS_NR_INPR../src/Branch.sv44
../src/Branch.sv
4
4
INS_NR_INPR

1
215
<NewGroupType>
0
$OTP_NR_ASYA../src/Branch.sv66
../src/Branch.sv
6
6
OTP_NR_ASYA

0
215
<NewGroupType>
1
$OTP_NR_ASYA../src/Branch.sv66
../src/Branch.sv
6
6
OTP_NR_ASYA

1
216
<NewGroupType>
0
$INS_NR_INPR../src/Branch.sv22
../src/Branch.sv
2
2
INS_NR_INPR

0
216
<NewGroupType>
1
$INS_NR_INPR../src/Branch.sv22
../src/Branch.sv
2
2
INS_NR_INPR

1
217
<NewGroupType>
0
$OTP_NR_ASYA../src/Hazard.sv1010
../src/Hazard.sv
10
10
OTP_NR_ASYA

0
217
<NewGroupType>
1
$OTP_NR_ASYA../src/Hazard.sv1010
../src/Hazard.sv
10
10
OTP_NR_ASYA

1
218
<NewGroupType>
0
$INS_NR_INPR../src/Hazard.sv22
../src/Hazard.sv
2
2
INS_NR_INPR

0
218
<NewGroupType>
1
$INS_NR_INPR../src/Hazard.sv22
../src/Hazard.sv
2
2
INS_NR_INPR

1
219
<NewGroupType>
0
$OTP_NR_ASYA../src/Hazard.sv1111
../src/Hazard.sv
11
11
OTP_NR_ASYA

0
219
<NewGroupType>
1
$OTP_NR_ASYA../src/Hazard.sv1111
../src/Hazard.sv
11
11
OTP_NR_ASYA

1
220
<NewGroupType>
0
$OTP_NR_ASYA../src/Hazard.sv77
../src/Hazard.sv
7
7
OTP_NR_ASYA

0
220
<NewGroupType>
1
$OTP_NR_ASYA../src/Hazard.sv77
../src/Hazard.sv
7
7
OTP_NR_ASYA

1
221
<NewGroupType>
0
$OTP_NR_ASYA../src/Hazard.sv88
../src/Hazard.sv
8
8
OTP_NR_ASYA

0
221
<NewGroupType>
1
$OTP_NR_ASYA../src/Hazard.sv88
../src/Hazard.sv
8
8
OTP_NR_ASYA

1
222
<NewGroupType>
0
$OTP_NR_ASYA../src/Hazard.sv99
../src/Hazard.sv
9
9
OTP_NR_ASYA

0
222
<NewGroupType>
1
$OTP_NR_ASYA../src/Hazard.sv99
../src/Hazard.sv
9
9
OTP_NR_ASYA

1
223
<NewGroupType>
0
$INS_NR_INPR../src/Hazard.sv44
../src/Hazard.sv
4
4
INS_NR_INPR

0
223
<NewGroupType>
1
$INS_NR_INPR../src/Hazard.sv44
../src/Hazard.sv
4
4
INS_NR_INPR

1
224
<NewGroupType>
0
$INS_NR_INPR../src/Hazard.sv33
../src/Hazard.sv
3
3
INS_NR_INPR

0
224
<NewGroupType>
1
$INS_NR_INPR../src/Hazard.sv33
../src/Hazard.sv
3
3
INS_NR_INPR

1
225
<NewGroupType>
0
$INS_NR_INPR../src/Hazard.sv55
../src/Hazard.sv
5
5
INS_NR_INPR

0
225
<NewGroupType>
1
$INS_NR_INPR../src/Hazard.sv55
../src/Hazard.sv
5
5
INS_NR_INPR

1
226
<NewGroupType>
0
$INS_NR_INPR../src/Hazard.sv66
../src/Hazard.sv
6
6
INS_NR_INPR

0
226
<NewGroupType>
1
$INS_NR_INPR../src/Hazard.sv66
../src/Hazard.sv
6
6
INS_NR_INPR

1
227
<NewGroupType>
0
$NET_NO_LOAD../src/top.sv181181
../src/top.sv
181
181
NET_NO_LOAD

0
227
<NewGroupType>
1
$NET_NO_LOAD../src/top.sv181181
../src/top.sv
181
181
NET_NO_LOAD

1
228
<NewGroupType>
0
$NET_NO_LOAD../src/top.sv182182
../src/top.sv
182
182
NET_NO_LOAD

0
228
<NewGroupType>
1
$NET_NO_LOAD../src/top.sv182182
../src/top.sv
182
182
NET_NO_LOAD

1
229
<NewGroupType>
0
$NET_NO_LOAD../src/top.sv174174
../src/top.sv
174
174
NET_NO_LOAD

0
229
<NewGroupType>
1
$NET_NO_LOAD../src/top.sv174174
../src/top.sv
174
174
NET_NO_LOAD

1
230
<NewGroupType>
0
$NET_NO_DRIV../src/top.sv2222
../src/top.sv
22
22
NET_NO_DRIV

0
230
<NewGroupType>
1
$NET_NO_DRIV../src/top.sv2222
../src/top.sv
22
22
NET_NO_DRIV

1
231
<NewGroupType>
0
$NET_NO_LDDR../src/top.sv180180
../src/top.sv
180
180
NET_NO_LDDR

0
231
<NewGroupType>
1
$NET_NO_LDDR../src/top.sv180180
../src/top.sv
180
180
NET_NO_LDDR

1
232
<NewGroupType>
0
$NET_NO_LOAD../src/top.sv172172
../src/top.sv
172
172
NET_NO_LOAD

0
232
<NewGroupType>
1
$NET_NO_LOAD../src/top.sv172172
../src/top.sv
172
172
NET_NO_LOAD

1
233
<NewGroupType>
0
$NET_NO_DRIV../src/top.sv173173
../src/top.sv
173
173
NET_NO_DRIV

0
233
<NewGroupType>
1
$NET_NO_DRIV../src/top.sv173173
../src/top.sv
173
173
NET_NO_DRIV

1
234
<NewGroupType>
0
$NET_NO_LDDR../src/top.sv171171
../src/top.sv
171
171
NET_NO_LDDR

0
234
<NewGroupType>
1
$NET_NO_LDDR../src/top.sv171171
../src/top.sv
171
171
NET_NO_LDDR

1
235
<NewGroupType>
0
$NET_NO_LOAD../src/top.sv2525
../src/top.sv
25
25
NET_NO_LOAD

0
235
<NewGroupType>
1
$NET_NO_LOAD../src/top.sv2525
../src/top.sv
25
25
NET_NO_LOAD

1
236
<NewGroupType>
0
$MOD_IS_SYAS../src/EXE.sv3535
../src/EXE.sv
35
35
MOD_IS_SYAS

0
236
<NewGroupType>
1
$MOD_IS_SYAS../src/EXE.sv3535
../src/EXE.sv
35
35
MOD_IS_SYAS

1
237
<NewGroupType>
0
$MOD_IS_SYAS../src/IF.sv1515
../src/IF.sv
15
15
MOD_IS_SYAS

0
237
<NewGroupType>
1
$MOD_IS_SYAS../src/IF.sv1515
../src/IF.sv
15
15
MOD_IS_SYAS

1
238
<NewGroupType>
0
$MOD_IS_SYAS../src/MEM.sv1616
../src/MEM.sv
16
16
MOD_IS_SYAS

0
238
<NewGroupType>
1
$MOD_IS_SYAS../src/MEM.sv1616
../src/MEM.sv
16
16
MOD_IS_SYAS

1
239
<NewGroupType>
0
$MOD_IS_SYAS../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
MOD_IS_SYAS

0
239
<NewGroupType>
1
$MOD_IS_SYAS../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
MOD_IS_SYAS

1
240
<NewGroupType>
0
$SIG_IS_IRST../src/top.sv1313
../src/top.sv
13
13
SIG_IS_IRST

0
240
<NewGroupType>
1
$SIG_IS_IRST../src/top.sv1313
../src/top.sv
13
13
SIG_IS_IRST

1
241
<NewGroupType>
0
$MOD_IS_IBXE../src/SRAM_wrapper.sv1197
../src/SRAM_wrapper.sv
11
97
MOD_IS_IBXE

0
241
<NewGroupType>
1
$MOD_IS_IBXE../src/SRAM_wrapper.sv1197
../src/SRAM_wrapper.sv
11
97
MOD_IS_IBXE

1
<propertyId-to-fsmInfo>
0
<fsmName-to-idleState>
0
<fsmName-to-disablingState>
0
<idToPrimaryGroupData>
239
241
2
-1
<priority>
3
0
240
1
-1
<priority>
3
0
239
2
-1
<priority>
4
0
238
2
-1
<priority>
4
0
237
2
-1
<priority>
4
0
236
2
-1
<priority>
4
0
235
2
-1
<priority>
3
0
234
2
-1
<priority>
3
0
233
3
-1
<priority>
3
0
232
2
-1
<priority>
3
0
231
2
-1
<priority>
3
0
230
3
-1
<priority>
3
0
229
2
-1
<priority>
3
0
228
2
-1
<priority>
3
0
227
2
-1
<priority>
3
0
226
2
-1
<priority>
1
0
225
2
-1
<priority>
1
0
224
2
-1
<priority>
1
0
223
2
-1
<priority>
1
0
222
2
-1
<priority>
1
0
221
2
-1
<priority>
1
0
220
2
-1
<priority>
1
0
219
2
-1
<priority>
1
0
218
2
-1
<priority>
1
0
217
2
-1
<priority>
1
0
216
2
-1
<priority>
1
0
215
2
-1
<priority>
1
0
214
2
-1
<priority>
1
0
213
2
-1
<priority>
1
0
212
2
-1
<priority>
1
0
211
2
-1
<priority>
1
0
210
2
-1
<priority>
1
0
209
2
-1
<priority>
1
0
208
2
-1
<priority>
1
0
207
2
-1
<priority>
1
0
206
2
-1
<priority>
1
0
205
2
-1
<priority>
1
0
204
2
-1
<priority>
1
0
203
2
-1
<priority>
1
0
202
2
-1
<priority>
1
0
99
2
-1
<priority>
1
0
98
2
-1
<priority>
1
0
97
2
-1
<priority>
1
0
96
2
-1
<priority>
1
0
95
2
-1
<priority>
1
0
94
2
-1
<priority>
1
0
93
2
-1
<priority>
3
0
92
2
-1
<priority>
3
0
91
2
-1
<priority>
1
0
90
2
-1
<priority>
1
0
89
2
-1
<priority>
1
0
88
2
-1
<priority>
1
0
87
2
-1
<priority>
1
0
86
2
-1
<priority>
3
0
85
2
-1
<priority>
3
0
84
2
-1
<priority>
3
0
83
2
-1
<priority>
3
0
82
2
-1
<priority>
3
0
81
2
-1
<priority>
3
0
80
2
-1
<priority>
3
0
79
2
-1
<priority>
3
0
78
2
-1
<priority>
3
0
77
2
-1
<priority>
3
0
76
2
-1
<priority>
3
0
75
2
-1
<priority>
3
0
74
2
-1
<priority>
3
0
73
2
-1
<priority>
1
0
72
2
-1
<priority>
1
0
71
2
-1
<priority>
3
0
70
2
-1
<priority>
3
0
69
2
-1
<priority>
3
0
68
2
-1
<priority>
3
0
67
2
-1
<priority>
3
0
66
2
-1
<priority>
3
0
65
2
-1
<priority>
3
0
64
2
-1
<priority>
3
0
63
2
-1
<priority>
3
0
62
2
-1
<priority>
3
0
61
2
-1
<priority>
3
0
60
2
-1
<priority>
1
0
59
2
-1
<priority>
1
0
58
2
-1
<priority>
3
0
57
2
-1
<priority>
3
0
56
2
-1
<priority>
3
0
55
2
-1
<priority>
3
0
54
2
-1
<priority>
3
0
53
2
-1
<priority>
3
0
52
2
-1
<priority>
3
0
51
2
-1
<priority>
1
0
50
2
-1
<priority>
3
0
25
2
-1
<priority>
3
0
24
2
-1
<priority>
3
0
23
2
-1
<priority>
3
0
22
2
-1
<priority>
3
0
21
2
-1
<priority>
3
0
20
2
-1
<priority>
3
0
19
2
-1
<priority>
3
0
18
2
-1
<priority>
3
0
17
2
-1
<priority>
3
0
16
2
-1
<priority>
3
0
15
2
-1
<priority>
3
0
14
2
-1
<priority>
1
0
7
2
-1
<priority>
3
0
6
2
-1
<priority>
3
0
5
2
-1
<priority>
3
0
3
2
-1
<priority>
3
0
4
2
-1
<priority>
3
0
8
2
-1
<priority>
1
0
9
2
-1
<priority>
1
0
10
2
-1
<priority>
1
0
11
2
-1
<priority>
1
0
12
2
-1
<priority>
1
0
13
2
-1
<priority>
1
0
26
2
-1
<priority>
1
0
27
2
-1
<priority>
3
0
28
2
-1
<priority>
3
0
29
2
-1
<priority>
3
0
30
2
-1
<priority>
1
0
31
2
-1
<priority>
3
0
32
2
-1
<priority>
3
0
33
2
-1
<priority>
3
0
34
2
-1
<priority>
3
0
35
2
-1
<priority>
3
0
36
2
-1
<priority>
1
0
37
2
-1
<priority>
3
0
38
2
-1
<priority>
3
0
39
2
-1
<priority>
3
0
40
2
-1
<priority>
3
0
41
2
-1
<priority>
3
0
42
2
-1
<priority>
3
0
43
2
-1
<priority>
3
0
44
2
-1
<priority>
3
0
45
2
-1
<priority>
3
0
46
2
-1
<priority>
3
0
47
2
-1
<priority>
3
0
48
2
-1
<priority>
1
0
49
2
-1
<priority>
1
0
100
2
-1
<priority>
1
0
101
2
-1
<priority>
1
0
102
2
-1
<priority>
4
0
103
2
-1
<priority>
1
0
104
3
-1
<priority>
1
0
105
2
-1
<priority>
1
0
106
2
-1
<priority>
1
0
107
2
-1
<priority>
1
0
108
2
-1
<priority>
1
0
109
2
-1
<priority>
3
0
110
2
-1
<priority>
3
0
111
2
-1
<priority>
3
0
112
2
-1
<priority>
3
0
113
2
-1
<priority>
3
0
114
2
-1
<priority>
3
0
115
2
-1
<priority>
3
0
116
2
-1
<priority>
1
0
117
2
-1
<priority>
1
0
118
2
-1
<priority>
1
0
119
2
-1
<priority>
1
0
120
2
-1
<priority>
1
0
121
2
-1
<priority>
1
0
122
2
-1
<priority>
3
0
123
2
-1
<priority>
1
0
124
2
-1
<priority>
1
0
125
2
-1
<priority>
1
0
126
2
-1
<priority>
1
0
127
2
-1
<priority>
1
0
128
2
-1
<priority>
1
0
129
2
-1
<priority>
1
0
130
2
-1
<priority>
1
0
131
2
-1
<priority>
1
0
132
2
-1
<priority>
1
0
133
2
-1
<priority>
1
0
134
2
-1
<priority>
1
0
135
2
-1
<priority>
1
0
136
2
-1
<priority>
1
0
137
2
-1
<priority>
1
0
138
2
-1
<priority>
3
0
139
2
-1
<priority>
1
0
140
2
-1
<priority>
1
0
141
2
-1
<priority>
1
0
142
2
-1
<priority>
1
0
143
2
-1
<priority>
1
0
144
2
-1
<priority>
1
0
145
2
-1
<priority>
1
0
146
2
-1
<priority>
1
0
147
2
-1
<priority>
1
0
148
2
-1
<priority>
1
0
149
2
-1
<priority>
1
0
150
2
-1
<priority>
1
0
151
2
-1
<priority>
1
0
152
2
-1
<priority>
1
0
153
2
-1
<priority>
1
0
154
2
-1
<priority>
1
0
155
2
-1
<priority>
1
0
156
2
-1
<priority>
1
0
157
2
-1
<priority>
1
0
158
2
-1
<priority>
3
0
159
2
-1
<priority>
1
0
160
2
-1
<priority>
3
0
161
2
-1
<priority>
1
0
162
2
-1
<priority>
1
0
163
2
-1
<priority>
1
0
164
2
-1
<priority>
1
0
165
2
-1
<priority>
1
0
166
2
-1
<priority>
1
0
167
2
-1
<priority>
1
0
168
2
-1
<priority>
1
0
169
2
-1
<priority>
4
0
170
2
-1
<priority>
1
0
171
2
-1
<priority>
1
0
172
2
-1
<priority>
1
0
173
2
-1
<priority>
4
0
174
2
-1
<priority>
1
0
175
2
-1
<priority>
1
0
176
2
-1
<priority>
1
0
177
2
-1
<priority>
1
0
178
2
-1
<priority>
1
0
179
2
-1
<priority>
1
0
180
2
-1
<priority>
1
0
181
2
-1
<priority>
1
0
182
2
-1
<priority>
1
0
183
2
-1
<priority>
1
0
184
2
-1
<priority>
1
0
185
2
-1
<priority>
1
0
186
2
-1
<priority>
1
0
187
2
-1
<priority>
1
0
188
2
-1
<priority>
1
0
189
2
-1
<priority>
1
0
190
2
-1
<priority>
1
0
191
2
-1
<priority>
1
0
192
2
-1
<priority>
1
0
193
2
-1
<priority>
1
0
194
2
-1
<priority>
1
0
195
2
-1
<priority>
4
0
196
3
-1
<priority>
1
0
197
2
-1
<priority>
1
0
198
2
-1
<priority>
4
0
199
2
-1
<priority>
1
0
200
2
-1
<priority>
1
0
201
2
-1
<priority>
1
0
<verificMsgData>
0
<isNewFlowUsed>
1
<propertyCtlLtlPairTable>
0
<ctlPoiToArgs>
0
