<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.06.21.20:56:17"
 outputDirectory="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGIB027R29A1E2VR3"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK0_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK0_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK0_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK1_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK1_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK1_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="refclk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="refclk4" direction="input" role="clk" width="1" />
  </interface>
  <interface name="refclk0" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="refclk0" direction="input" role="clk" width="1" />
  </interface>
  <interface name="refclk1" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="refclk1" direction="input" role="clk" width="1" />
  </interface>
  <interface name="resetn" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="resetn" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="ninit_done" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="nInit_done" direction="input" role="ninit_done" width="1" />
  </interface>
  <interface name="warm_rstn" kind="reset" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="none" />
   <property name="synchronousEdges" value="NONE" />
   <port name="sip_warm_rstn_o" direction="output" role="reset_n" width="1" />
  </interface>
  <interface name="spi" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="spi_MISO" direction="input" role="MISO" width="1" />
   <port name="spi_MOSI" direction="output" role="MOSI" width="1" />
   <port name="spi_SCLK" direction="output" role="SCLK" width="1" />
   <port name="spi_SS_n" direction="output" role="SS_n" width="1" />
  </interface>
  <interface name="cxl" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="cxl_rx_n" direction="input" role="rx_n" width="16" />
   <port name="cxl_rx_p" direction="input" role="rx_p" width="16" />
   <port name="cxl_tx_n" direction="output" role="tx_n" width="16" />
   <port name="cxl_tx_p" direction="output" role="tx_p" width="16" />
  </interface>
  <interface name="memsize" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="hdm_size_256mb" direction="input" role="hdm_size" width="36" />
   <port name="mc2ip_memsize" direction="input" role="mem_size" width="64" />
  </interface>
  <interface name="ip2hdm_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ip2hdm_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="ip2hdm_reset_n" kind="reset" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="none" />
   <property name="synchronousEdges" value="NONE" />
   <port name="ip2hdm_reset_n" direction="output" role="reset" width="1" />
  </interface>
  <interface name="mc2ip_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="mc2ip_0_sr_status" direction="input" role="sr_status" width="5" />
   <port
       name="mc2ip_0_rspfifo_full"
       direction="input"
       role="rspfifo_full"
       width="1" />
   <port
       name="mc2ip_0_rspfifo_empty"
       direction="input"
       role="rspfifo_empty"
       width="1" />
   <port
       name="mc2ip_0_rspfifo_fill_level"
       direction="input"
       role="rspfifo_fill_level"
       width="6" />
   <port
       name="mc2ip_0_reqfifo_full"
       direction="input"
       role="reqfifo_full"
       width="1" />
   <port
       name="mc2ip_0_reqfifo_empty"
       direction="input"
       role="reqfifo_empty"
       width="1" />
   <port
       name="mc2ip_0_reqfifo_fill_level"
       direction="input"
       role="reqfifo_fill_level"
       width="6" />
  </interface>
  <interface name="hdm2ip_avmm0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="hdm2ip_avmm0_ready" direction="input" role="ready" width="1" />
   <port
       name="hdm2ip_avmm0_cxlmem_ready"
       direction="input"
       role="cxlmem_ready"
       width="1" />
   <port
       name="hdm2ip_avmm0_readdata"
       direction="input"
       role="readdata"
       width="512" />
   <port
       name="hdm2ip_avmm0_rsp_mdata"
       direction="input"
       role="rsp_mdata"
       width="14" />
   <port
       name="hdm2ip_avmm0_read_poison"
       direction="input"
       role="read_poison"
       width="1" />
   <port
       name="hdm2ip_avmm0_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="hdm2ip_avmm0_ecc_err_corrected"
       direction="input"
       role="ecc_err_corrected"
       width="8" />
   <port
       name="hdm2ip_avmm0_ecc_err_detected"
       direction="input"
       role="ecc_err_detected"
       width="8" />
   <port
       name="hdm2ip_avmm0_ecc_err_fatal"
       direction="input"
       role="ecc_err_fatal"
       width="8" />
   <port
       name="hdm2ip_avmm0_ecc_err_syn_e"
       direction="input"
       role="ecc_err_syn_e"
       width="8" />
   <port
       name="hdm2ip_avmm0_ecc_err_valid"
       direction="input"
       role="ecc_err_valid"
       width="1" />
  </interface>
  <interface name="ip2hdm_avmm0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="ip2hdm_avmm0_read" direction="output" role="read" width="1" />
   <port name="ip2hdm_avmm0_write" direction="output" role="write" width="1" />
   <port
       name="ip2hdm_avmm0_write_poison"
       direction="output"
       role="write_poison"
       width="1" />
   <port
       name="ip2hdm_avmm0_write_ras_sbe"
       direction="output"
       role="write_ras_sbe"
       width="1" />
   <port
       name="ip2hdm_avmm0_write_ras_dbe"
       direction="output"
       role="write_ras_dbe"
       width="1" />
   <port
       name="ip2hdm_avmm0_writedata"
       direction="output"
       role="writedata"
       width="512" />
   <port
       name="ip2hdm_avmm0_byteenable"
       direction="output"
       role="byteenable"
       width="64" />
   <port
       name="ip2hdm_avmm0_address"
       direction="output"
       role="address"
       width="46" />
   <port
       name="ip2hdm_avmm0_req_mdata"
       direction="output"
       role="req_mdata"
       width="14" />
  </interface>
  <interface name="mc2ip_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="mc2ip_1_sr_status" direction="input" role="sr_status" width="5" />
   <port
       name="mc2ip_1_rspfifo_full"
       direction="input"
       role="rspfifo_full"
       width="1" />
   <port
       name="mc2ip_1_rspfifo_empty"
       direction="input"
       role="rspfifo_empty"
       width="1" />
   <port
       name="mc2ip_1_rspfifo_fill_level"
       direction="input"
       role="rspfifo_fill_level"
       width="6" />
   <port
       name="mc2ip_1_reqfifo_full"
       direction="input"
       role="reqfifo_full"
       width="1" />
   <port
       name="mc2ip_1_reqfifo_empty"
       direction="input"
       role="reqfifo_empty"
       width="1" />
   <port
       name="mc2ip_1_reqfifo_fill_level"
       direction="input"
       role="reqfifo_fill_level"
       width="6" />
  </interface>
  <interface name="hdm2ip_avmm1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="hdm2ip_avmm1_ready" direction="input" role="ready" width="1" />
   <port
       name="hdm2ip_avmm1_cxlmem_ready"
       direction="input"
       role="cxlmem_ready"
       width="1" />
   <port
       name="hdm2ip_avmm1_readdata"
       direction="input"
       role="readdata"
       width="512" />
   <port
       name="hdm2ip_avmm1_rsp_mdata"
       direction="input"
       role="rsp_mdata"
       width="14" />
   <port
       name="hdm2ip_avmm1_read_poison"
       direction="input"
       role="read_poison"
       width="1" />
   <port
       name="hdm2ip_avmm1_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="hdm2ip_avmm1_ecc_err_corrected"
       direction="input"
       role="ecc_err_corrected"
       width="8" />
   <port
       name="hdm2ip_avmm1_ecc_err_detected"
       direction="input"
       role="ecc_err_detected"
       width="8" />
   <port
       name="hdm2ip_avmm1_ecc_err_fatal"
       direction="input"
       role="ecc_err_fatal"
       width="8" />
   <port
       name="hdm2ip_avmm1_ecc_err_syn_e"
       direction="input"
       role="ecc_err_syn_e"
       width="8" />
   <port
       name="hdm2ip_avmm1_ecc_err_valid"
       direction="input"
       role="ecc_err_valid"
       width="1" />
  </interface>
  <interface name="ip2hdm_avmm1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="ip2hdm_avmm1_read" direction="output" role="read" width="1" />
   <port name="ip2hdm_avmm1_write" direction="output" role="write" width="1" />
   <port
       name="ip2hdm_avmm1_write_poison"
       direction="output"
       role="write_poison"
       width="1" />
   <port
       name="ip2hdm_avmm1_write_ras_sbe"
       direction="output"
       role="write_ras_sbe"
       width="1" />
   <port
       name="ip2hdm_avmm1_write_ras_dbe"
       direction="output"
       role="write_ras_dbe"
       width="1" />
   <port
       name="ip2hdm_avmm1_writedata"
       direction="output"
       role="writedata"
       width="512" />
   <port
       name="ip2hdm_avmm1_byteenable"
       direction="output"
       role="byteenable"
       width="64" />
   <port
       name="ip2hdm_avmm1_address"
       direction="output"
       role="address"
       width="46" />
   <port
       name="ip2hdm_avmm1_req_mdata"
       direction="output"
       role="req_mdata"
       width="14" />
  </interface>
  <interface name="ip2csr" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="ip2csr_avmm_clk" direction="output" role="clock" width="1" />
   <port name="ip2csr_avmm_rstn" direction="output" role="reset_n" width="1" />
   <port
       name="csr2ip_avmm_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="csr2ip_avmm_readdata"
       direction="input"
       role="readdata"
       width="32" />
   <port
       name="csr2ip_avmm_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="ip2csr_avmm_writedata"
       direction="output"
       role="writedata"
       width="32" />
   <port
       name="ip2csr_avmm_address"
       direction="output"
       role="address"
       width="22" />
   <port name="ip2csr_avmm_write" direction="output" role="write" width="1" />
   <port name="ip2csr_avmm_read" direction="output" role="read" width="1" />
   <port
       name="ip2csr_avmm_byteenable"
       direction="output"
       role="byteenable"
       width="4" />
  </interface>
  <interface name="usr_tx_st0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="ip2uio_tx_ready" direction="output" role="ready" width="1" />
   <port name="uio2ip_tx_st0_dvalid" direction="input" role="dvalid" width="1" />
   <port name="uio2ip_tx_st0_sop" direction="input" role="sop" width="1" />
   <port name="uio2ip_tx_st0_eop" direction="input" role="eop" width="1" />
   <port
       name="uio2ip_tx_st0_passthrough"
       direction="input"
       role="passthrough"
       width="1" />
   <port name="uio2ip_tx_st0_data" direction="input" role="data" width="256" />
   <port
       name="uio2ip_tx_st0_data_parity"
       direction="input"
       role="data_parity"
       width="8" />
   <port name="uio2ip_tx_st0_hdr" direction="input" role="hdr" width="128" />
   <port
       name="uio2ip_tx_st0_hdr_parity"
       direction="input"
       role="hdr_parity"
       width="4" />
   <port name="uio2ip_tx_st0_hvalid" direction="input" role="hvalid" width="1" />
   <port
       name="uio2ip_tx_st0_prefix"
       direction="input"
       role="prefix"
       width="32" />
   <port
       name="uio2ip_tx_st0_prefix_parity"
       direction="input"
       role="prefix_parity"
       width="1" />
   <port
       name="uio2ip_tx_st0_RSSAI_prefix"
       direction="input"
       role="RSSAI_prefix"
       width="12" />
   <port
       name="uio2ip_tx_st0_RSSAI_prefix_parity"
       direction="input"
       role="RSSAI_prefix_parity"
       width="1" />
   <port name="uio2ip_tx_st0_pvalid" direction="input" role="pvalid" width="2" />
   <port
       name="uio2ip_tx_st0_vfactive"
       direction="input"
       role="vfactive"
       width="1" />
   <port name="uio2ip_tx_st0_vfnum" direction="input" role="vfnum" width="11" />
   <port name="uio2ip_tx_st0_pfnum" direction="input" role="pfnum" width="3" />
   <port name="uio2ip_tx_st0_chnum" direction="input" role="chnum" width="1" />
   <port name="uio2ip_tx_st0_empty" direction="input" role="empty" width="3" />
   <port
       name="uio2ip_tx_st0_misc_parity"
       direction="input"
       role="misc_parity"
       width="1" />
  </interface>
  <interface name="usr_tx_st1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="uio2ip_tx_st1_dvalid" direction="input" role="dvalid" width="1" />
   <port name="uio2ip_tx_st1_sop" direction="input" role="sop" width="1" />
   <port name="uio2ip_tx_st1_eop" direction="input" role="eop" width="1" />
   <port
       name="uio2ip_tx_st1_passthrough"
       direction="input"
       role="passthrough"
       width="1" />
   <port name="uio2ip_tx_st1_data" direction="input" role="data" width="256" />
   <port
       name="uio2ip_tx_st1_data_parity"
       direction="input"
       role="data_parity"
       width="8" />
   <port name="uio2ip_tx_st1_hdr" direction="input" role="hdr" width="128" />
   <port
       name="uio2ip_tx_st1_hdr_parity"
       direction="input"
       role="hdr_parity"
       width="4" />
   <port name="uio2ip_tx_st1_hvalid" direction="input" role="hvalid" width="1" />
   <port
       name="uio2ip_tx_st1_prefix"
       direction="input"
       role="prefix"
       width="32" />
   <port
       name="uio2ip_tx_st1_prefix_parity"
       direction="input"
       role="prefix_parity"
       width="1" />
   <port
       name="uio2ip_tx_st1_RSSAI_prefix"
       direction="input"
       role="RSSAI_prefix"
       width="12" />
   <port
       name="uio2ip_tx_st1_RSSAI_prefix_parity"
       direction="input"
       role="RSSAI_prefix_parity"
       width="1" />
   <port name="uio2ip_tx_st1_pvalid" direction="input" role="pvalid" width="2" />
   <port
       name="uio2ip_tx_st1_vfactive"
       direction="input"
       role="vfactive"
       width="1" />
   <port name="uio2ip_tx_st1_vfnum" direction="input" role="vfnum" width="11" />
   <port name="uio2ip_tx_st1_pfnum" direction="input" role="pfnum" width="3" />
   <port name="uio2ip_tx_st1_chnum" direction="input" role="chnum" width="1" />
   <port name="uio2ip_tx_st1_empty" direction="input" role="empty" width="3" />
   <port
       name="uio2ip_tx_st1_misc_parity"
       direction="input"
       role="misc_parity"
       width="1" />
  </interface>
  <interface name="usr_tx_st2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="uio2ip_tx_st2_dvalid" direction="input" role="dvalid" width="1" />
   <port name="uio2ip_tx_st2_sop" direction="input" role="sop" width="1" />
   <port name="uio2ip_tx_st2_eop" direction="input" role="eop" width="1" />
   <port
       name="uio2ip_tx_st2_passthrough"
       direction="input"
       role="passthrough"
       width="1" />
   <port name="uio2ip_tx_st2_data" direction="input" role="data" width="256" />
   <port
       name="uio2ip_tx_st2_data_parity"
       direction="input"
       role="data_parity"
       width="8" />
   <port name="uio2ip_tx_st2_hdr" direction="input" role="hdr" width="128" />
   <port
       name="uio2ip_tx_st2_hdr_parity"
       direction="input"
       role="hdr_parity"
       width="4" />
   <port name="uio2ip_tx_st2_hvalid" direction="input" role="hvalid" width="1" />
   <port
       name="uio2ip_tx_st2_prefix"
       direction="input"
       role="prefix"
       width="32" />
   <port
       name="uio2ip_tx_st2_prefix_parity"
       direction="input"
       role="prefix_parity"
       width="1" />
   <port
       name="uio2ip_tx_st2_RSSAI_prefix"
       direction="input"
       role="RSSAI_prefix"
       width="12" />
   <port
       name="uio2ip_tx_st2_RSSAI_prefix_parity"
       direction="input"
       role="RSSAI_prefix_parity"
       width="1" />
   <port name="uio2ip_tx_st2_pvalid" direction="input" role="pvalid" width="2" />
   <port
       name="uio2ip_tx_st2_vfactive"
       direction="input"
       role="vfactive"
       width="1" />
   <port name="uio2ip_tx_st2_vfnum" direction="input" role="vfnum" width="11" />
   <port name="uio2ip_tx_st2_pfnum" direction="input" role="pfnum" width="3" />
   <port name="uio2ip_tx_st2_chnum" direction="input" role="chnum" width="1" />
   <port name="uio2ip_tx_st2_empty" direction="input" role="empty" width="3" />
   <port
       name="uio2ip_tx_st2_misc_parity"
       direction="input"
       role="misc_parity"
       width="1" />
  </interface>
  <interface name="usr_tx_st3" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="uio2ip_tx_st3_dvalid" direction="input" role="dvalid" width="1" />
   <port name="uio2ip_tx_st3_sop" direction="input" role="sop" width="1" />
   <port name="uio2ip_tx_st3_eop" direction="input" role="eop" width="1" />
   <port
       name="uio2ip_tx_st3_passthrough"
       direction="input"
       role="passthrough"
       width="1" />
   <port name="uio2ip_tx_st3_data" direction="input" role="data" width="256" />
   <port
       name="uio2ip_tx_st3_data_parity"
       direction="input"
       role="data_parity"
       width="8" />
   <port name="uio2ip_tx_st3_hdr" direction="input" role="hdr" width="128" />
   <port
       name="uio2ip_tx_st3_hdr_parity"
       direction="input"
       role="hdr_parity"
       width="4" />
   <port name="uio2ip_tx_st3_hvalid" direction="input" role="hvalid" width="1" />
   <port
       name="uio2ip_tx_st3_prefix"
       direction="input"
       role="prefix"
       width="32" />
   <port
       name="uio2ip_tx_st3_prefix_parity"
       direction="input"
       role="prefix_parity"
       width="1" />
   <port
       name="uio2ip_tx_st3_RSSAI_prefix"
       direction="input"
       role="RSSAI_prefix"
       width="12" />
   <port
       name="uio2ip_tx_st3_RSSAI_prefix_parity"
       direction="input"
       role="RSSAI_prefix_parity"
       width="1" />
   <port name="uio2ip_tx_st3_pvalid" direction="input" role="pvalid" width="2" />
   <port
       name="uio2ip_tx_st3_vfactive"
       direction="input"
       role="vfactive"
       width="1" />
   <port name="uio2ip_tx_st3_vfnum" direction="input" role="vfnum" width="11" />
   <port name="uio2ip_tx_st3_pfnum" direction="input" role="pfnum" width="3" />
   <port name="uio2ip_tx_st3_chnum" direction="input" role="chnum" width="1" />
   <port name="uio2ip_tx_st3_empty" direction="input" role="empty" width="3" />
   <port
       name="uio2ip_tx_st3_misc_parity"
       direction="input"
       role="misc_parity"
       width="1" />
  </interface>
  <interface name="usr_tx_st" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ip2uio_tx_st_Hcrdt_update"
       direction="output"
       role="Hcrdt_update"
       width="3" />
   <port
       name="ip2uio_tx_st_Hcrdt_ch"
       direction="output"
       role="Hcrdt_ch"
       width="1" />
   <port
       name="ip2uio_tx_st_Hcrdt_update_cnt"
       direction="output"
       role="Hcrdt_update_cnt"
       width="6" />
   <port
       name="ip2uio_tx_st_Hcrdt_init"
       direction="output"
       role="Hcrdt_init"
       width="3" />
   <port
       name="uio2ip_tx_st_Hcrdt_init_ack"
       direction="input"
       role="Hcrdt_init_ack"
       width="3" />
   <port
       name="ip2uio_tx_st_Dcrdt_update"
       direction="output"
       role="Dcrdt_update"
       width="3" />
   <port
       name="ip2uio_tx_st_Dcrdt_ch"
       direction="output"
       role="Dcrdt_ch"
       width="1" />
   <port
       name="ip2uio_tx_st_Dcrdt_update_cnt"
       direction="output"
       role="Dcrdt_update_cnt"
       width="12" />
   <port
       name="ip2uio_tx_st_Dcrdt_init"
       direction="output"
       role="Dcrdt_init"
       width="3" />
   <port
       name="uio2ip_tx_st_Dcrdt_init_ack"
       direction="input"
       role="Dcrdt_init_ack"
       width="3" />
  </interface>
  <interface name="usr_rx_st_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ip2uio_rx_st0_dvalid"
       direction="output"
       role="dvalid"
       width="1" />
   <port name="ip2uio_rx_st0_sop" direction="output" role="sop" width="1" />
   <port name="ip2uio_rx_st0_eop" direction="output" role="eop" width="1" />
   <port
       name="ip2uio_rx_st0_passthrough"
       direction="output"
       role="passthrough"
       width="1" />
   <port name="ip2uio_rx_st0_data" direction="output" role="data" width="256" />
   <port
       name="ip2uio_rx_st0_data_parity"
       direction="output"
       role="data_parity"
       width="8" />
   <port name="ip2uio_rx_st0_hdr" direction="output" role="hdr" width="128" />
   <port
       name="ip2uio_rx_st0_hdr_parity"
       direction="output"
       role="hdr_parity"
       width="4" />
   <port
       name="ip2uio_rx_st0_hvalid"
       direction="output"
       role="hvalid"
       width="1" />
   <port
       name="ip2uio_rx_st0_prefix"
       direction="output"
       role="prefix"
       width="32" />
   <port
       name="ip2uio_rx_st0_prefix_parity"
       direction="output"
       role="prefix_parity"
       width="1" />
   <port
       name="ip2uio_rx_st0_RSSAI_prefix"
       direction="output"
       role="RSSAI_prefix"
       width="12" />
   <port
       name="ip2uio_rx_st0_RSSAI_prefix_parity"
       direction="output"
       role="RSSAI_prefix_parity"
       width="1" />
   <port
       name="ip2uio_rx_st0_pvalid"
       direction="output"
       role="pvalid"
       width="2" />
   <port name="ip2uio_rx_st0_bar" direction="output" role="bar" width="3" />
   <port
       name="ip2uio_rx_st0_vfactive"
       direction="output"
       role="vfactive"
       width="1" />
   <port name="ip2uio_rx_st0_vfnum" direction="output" role="vfnum" width="11" />
   <port name="ip2uio_rx_st0_pfnum" direction="output" role="pfnum" width="3" />
   <port name="ip2uio_rx_st0_chnum" direction="output" role="chnum" width="1" />
   <port
       name="ip2uio_rx_st0_misc_parity"
       direction="output"
       role="misc_parity"
       width="1" />
   <port name="ip2uio_rx_st0_empty" direction="output" role="empty" width="3" />
  </interface>
  <interface name="usr_rx_st_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ip2uio_rx_st1_dvalid"
       direction="output"
       role="dvalid"
       width="1" />
   <port name="ip2uio_rx_st1_sop" direction="output" role="sop" width="1" />
   <port name="ip2uio_rx_st1_eop" direction="output" role="eop" width="1" />
   <port
       name="ip2uio_rx_st1_passthrough"
       direction="output"
       role="passthrough"
       width="1" />
   <port name="ip2uio_rx_st1_data" direction="output" role="data" width="256" />
   <port
       name="ip2uio_rx_st1_data_parity"
       direction="output"
       role="data_parity"
       width="8" />
   <port name="ip2uio_rx_st1_hdr" direction="output" role="hdr" width="128" />
   <port
       name="ip2uio_rx_st1_hdr_parity"
       direction="output"
       role="hdr_parity"
       width="4" />
   <port
       name="ip2uio_rx_st1_hvalid"
       direction="output"
       role="hvalid"
       width="1" />
   <port
       name="ip2uio_rx_st1_prefix"
       direction="output"
       role="prefix"
       width="32" />
   <port
       name="ip2uio_rx_st1_prefix_parity"
       direction="output"
       role="prefix_parity"
       width="1" />
   <port
       name="ip2uio_rx_st1_RSSAI_prefix"
       direction="output"
       role="RSSAI_prefix"
       width="12" />
   <port
       name="ip2uio_rx_st1_RSSAI_prefix_parity"
       direction="output"
       role="RSSAI_prefix_parity"
       width="1" />
   <port
       name="ip2uio_rx_st1_pvalid"
       direction="output"
       role="pvalid"
       width="2" />
   <port name="ip2uio_rx_st1_bar" direction="output" role="bar" width="3" />
   <port
       name="ip2uio_rx_st1_vfactive"
       direction="output"
       role="vfactive"
       width="1" />
   <port name="ip2uio_rx_st1_vfnum" direction="output" role="vfnum" width="11" />
   <port name="ip2uio_rx_st1_pfnum" direction="output" role="pfnum" width="3" />
   <port name="ip2uio_rx_st1_chnum" direction="output" role="chnum" width="1" />
   <port
       name="ip2uio_rx_st1_misc_parity"
       direction="output"
       role="misc_parity"
       width="1" />
   <port name="ip2uio_rx_st1_empty" direction="output" role="empty" width="3" />
  </interface>
  <interface name="usr_rx_st_2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ip2uio_rx_st2_dvalid"
       direction="output"
       role="dvalid"
       width="1" />
   <port name="ip2uio_rx_st2_sop" direction="output" role="sop" width="1" />
   <port name="ip2uio_rx_st2_eop" direction="output" role="eop" width="1" />
   <port
       name="ip2uio_rx_st2_passthrough"
       direction="output"
       role="passthrough"
       width="1" />
   <port name="ip2uio_rx_st2_data" direction="output" role="data" width="256" />
   <port
       name="ip2uio_rx_st2_data_parity"
       direction="output"
       role="data_parity"
       width="8" />
   <port name="ip2uio_rx_st2_hdr" direction="output" role="hdr" width="128" />
   <port
       name="ip2uio_rx_st2_hdr_parity"
       direction="output"
       role="hdr_parity"
       width="4" />
   <port
       name="ip2uio_rx_st2_hvalid"
       direction="output"
       role="hvalid"
       width="1" />
   <port
       name="ip2uio_rx_st2_prefix"
       direction="output"
       role="prefix"
       width="32" />
   <port
       name="ip2uio_rx_st2_prefix_parity"
       direction="output"
       role="prefix_parity"
       width="1" />
   <port
       name="ip2uio_rx_st2_RSSAI_prefix"
       direction="output"
       role="RSSAI_prefix"
       width="12" />
   <port
       name="ip2uio_rx_st2_RSSAI_prefix_parity"
       direction="output"
       role="RSSAI_prefix_parity"
       width="1" />
   <port
       name="ip2uio_rx_st2_pvalid"
       direction="output"
       role="pvalid"
       width="2" />
   <port name="ip2uio_rx_st2_bar" direction="output" role="bar" width="3" />
   <port
       name="ip2uio_rx_st2_vfactive"
       direction="output"
       role="vfactive"
       width="1" />
   <port name="ip2uio_rx_st2_vfnum" direction="output" role="vfnum" width="11" />
   <port name="ip2uio_rx_st2_pfnum" direction="output" role="pfnum" width="3" />
   <port name="ip2uio_rx_st2_chnum" direction="output" role="chnum" width="1" />
   <port
       name="ip2uio_rx_st2_misc_parity"
       direction="output"
       role="misc_parity"
       width="1" />
   <port name="ip2uio_rx_st2_empty" direction="output" role="empty" width="3" />
  </interface>
  <interface name="usr_rx_st_3" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ip2uio_rx_st3_dvalid"
       direction="output"
       role="dvalid"
       width="1" />
   <port name="ip2uio_rx_st3_sop" direction="output" role="sop" width="1" />
   <port name="ip2uio_rx_st3_eop" direction="output" role="eop" width="1" />
   <port
       name="ip2uio_rx_st3_passthrough"
       direction="output"
       role="passthrough"
       width="1" />
   <port name="ip2uio_rx_st3_data" direction="output" role="data" width="256" />
   <port
       name="ip2uio_rx_st3_data_parity"
       direction="output"
       role="data_parity"
       width="8" />
   <port name="ip2uio_rx_st3_hdr" direction="output" role="hdr" width="128" />
   <port
       name="ip2uio_rx_st3_hdr_parity"
       direction="output"
       role="hdr_parity"
       width="4" />
   <port
       name="ip2uio_rx_st3_hvalid"
       direction="output"
       role="hvalid"
       width="1" />
   <port
       name="ip2uio_rx_st3_prefix"
       direction="output"
       role="prefix"
       width="32" />
   <port
       name="ip2uio_rx_st3_prefix_parity"
       direction="output"
       role="prefix_parity"
       width="1" />
   <port
       name="ip2uio_rx_st3_RSSAI_prefix"
       direction="output"
       role="RSSAI_prefix"
       width="12" />
   <port
       name="ip2uio_rx_st3_RSSAI_prefix_parity"
       direction="output"
       role="RSSAI_prefix_parity"
       width="1" />
   <port
       name="ip2uio_rx_st3_pvalid"
       direction="output"
       role="pvalid"
       width="2" />
   <port name="ip2uio_rx_st3_bar" direction="output" role="bar" width="3" />
   <port
       name="ip2uio_rx_st3_vfactive"
       direction="output"
       role="vfactive"
       width="1" />
   <port name="ip2uio_rx_st3_vfnum" direction="output" role="vfnum" width="11" />
   <port name="ip2uio_rx_st3_pfnum" direction="output" role="pfnum" width="3" />
   <port name="ip2uio_rx_st3_chnum" direction="output" role="chnum" width="1" />
   <port
       name="ip2uio_rx_st3_misc_parity"
       direction="output"
       role="misc_parity"
       width="1" />
   <port name="ip2uio_rx_st3_empty" direction="output" role="empty" width="3" />
  </interface>
  <interface name="usr_rx_st" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="uio2ip_rx_st_Hcrdt_update"
       direction="input"
       role="Hcrdt_update"
       width="3" />
   <port
       name="uio2ip_rx_st_Hcrdt_ch"
       direction="input"
       role="Hcrdt_ch"
       width="1" />
   <port
       name="uio2ip_rx_st_Hcrdt_update_cnt"
       direction="input"
       role="Hcrdt_update_cnt"
       width="6" />
   <port
       name="uio2ip_rx_st_Hcrdt_init"
       direction="input"
       role="Hcrdt_init"
       width="3" />
   <port
       name="ip2uio_rx_st_Hcrdt_init_ack"
       direction="output"
       role="Hcrdt_init_ack"
       width="3" />
   <port
       name="uio2ip_rx_st_Dcrdt_update"
       direction="input"
       role="Dcrdt_update"
       width="3" />
   <port
       name="uio2ip_rx_st_Dcrdt_ch"
       direction="input"
       role="Dcrdt_ch"
       width="1" />
   <port
       name="uio2ip_rx_st_Dcrdt_update_cnt"
       direction="input"
       role="Dcrdt_update_cnt"
       width="12" />
   <port
       name="uio2ip_rx_st_Dcrdt_init"
       direction="input"
       role="Dcrdt_init"
       width="3" />
   <port
       name="ip2uio_rx_st_Dcrdt_init_ack"
       direction="output"
       role="Dcrdt_init_ack"
       width="3" />
  </interface>
  <interface name="uio" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ip2uio_bus_number"
       direction="output"
       role="usr_bus_number"
       width="8" />
   <port
       name="ip2uio_device_number"
       direction="output"
       role="usr_device_number"
       width="5" />
  </interface>
 </perimeter>
 <entity
   kind="intel_rtile_cxl_top_cxltyp3_ed"
   version="1.0"
   name="intel_rtile_cxl_top_cxltyp3_ed">
  <parameter name="AUTO_REFCLK1_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_REFCLK0_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_REFCLK0_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_REFCLK1_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_REFCLK0_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_REFCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="AGIB027R29A1E2VR3" />
  <parameter name="AUTO_REFCLK1_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_REFCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_REFCLK_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/synth/intel_rtile_cxl_top_cxltyp3_ed.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/synth/intel_rtile_cxl_top_cxltyp3_ed.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/intel_rtile_cxl_top/top/intel_rtile_cxl_top_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.qsys.model.common.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/docking-frames-core.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/jaxb-runtime.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/txw2.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/stax-ex.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/javax.activation-api.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/dtd-parser.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.intel.shared.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/jline-3.11.0.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/istack-commons-tools.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/hamcrest-all-1.3.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/xsom.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/jaxb-api.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/miglayout-core-5.2.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/commons-lang3-3.9.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/FastInfoset.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/jaxb-xjc.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/commons-text-1.9.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/jaxb-jxc.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/rngom.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/istack-commons-runtime.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/relaxng-datatype.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/codemodel.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/guava-30.1-jre.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/jacl1.3.2a.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/docking-frames-common.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/miglayout-swing-5.2.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.intel.shared.test.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.privateinterfaces.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopcmodel.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopcreport.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/commons-collections4-4.3.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/intel_rtile/cxl/io/avst/tcl/intel_rtile_cxl_ast_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/altera_iopll/top/altera_iopll_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/intel_rtile_cxl_top/cxltyp3ddr/tcl/cxltyp3ddr_avmm_interconnect_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: cxl_ip_top"</message>
   <message level="Info" culprit="rtile_cxl_ip">"Generating: rtile_cxl_ip"</message>
   <message level="Info" culprit="rnr_ial_sip_clkgen_pll">"Generating: rnr_ial_sip_clkgen_pll"</message>
   <message level="Info" culprit="avmm_interconnect">"Generating: avmm_interconnect"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: rtile_cxl_ip"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: rnr_ial_sip_clkgen_pll"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: avmm_interconnect"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni"</message>
   <message level="Info" culprit="my_altera_avalon_dc_fifo_cmd_fifo">"Generating: my_altera_avalon_dc_fifo_cmd_fifo"</message>
   <message level="Info" culprit="my_altera_avalon_dc_fifo_rsp_fifo">"Generating: my_altera_avalon_dc_fifo_rsp_fifo"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa"</message>
  </messages>
 </entity>
 <entity kind="intel_rtile_cxl_top" version="1.5.0" name="cxl_ip_top">
  <parameter name="DEVICE_PART_NO" value="AGIB027R29A1E2VR3" />
  <parameter name="RSPFIFO_DEPTH_WIDTH" value="6" />
  <parameter name="CXL_LANE_WIDTH" value="CXLx16" />
  <parameter name="CXL_IO_CHWIDTH" value="1" />
  <parameter name="MC_MDATA_WIDTH" value="14" />
  <parameter name="QHIP_PLDCLK_FREQ" value="400 MHz" />
  <parameter name="EXM_SIM" value="false" />
  <parameter name="MC_HA_DP_DATA_WIDTH" value="512" />
  <parameter name="EXM_HDL_FORMAT" value="1" />
  <parameter name="DESIGN_TYPE" value="IP-cxltyp3ddr" />
  <parameter name="MC_CHANNEL" value="2" />
  <parameter name="ALTECC_INST_NUMBER" value="8" />
  <parameter name="SLICE_BASED_STEERING" value="false" />
  <parameter name="CXL_IO_PWIDTH" value="32" />
  <parameter name="EXM_SYNTH" value="true" />
  <parameter name="REQFIFO_DEPTH_WIDTH" value="6" />
  <parameter name="HDM_SIZE" value="64" />
  <parameter name="MC_SR_STAT_WIDTH" value="5" />
  <parameter name="CXL_IO_DWIDTH_DIV32" value="8" />
  <parameter name="CXL_IO_PWIDTH_DIV32" value="1" />
  <parameter name="CXL_IO_DWIDTH" value="256" />
  <parameter name="ADME_ENABLE" value="true" />
  <parameter name="MC_HA_DP_ADDR_WIDTH" value="46" />
  <parameter name="NUM_OF_SLICES" value="2" />
  <parameter name="MEMSIZE_WIDTH" value="64" />
  <parameter name="MC_HA_DP_BE_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_type3ddr_define.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_image_version.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_rst_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_rst_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_set_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_set_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_bb_buf.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_buf.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_and.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_and_en.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_buf.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_div2.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_div2_reset.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_and.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_or.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_te.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_te_rst_ss.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_inv.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_2to1.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_3to1.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_4to1.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nand.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nand_en.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nor.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nor_en.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_or.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_or_en.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_rst.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_rstb.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_set.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_setb.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_dq.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rst_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rst_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rstd_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rstd_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_set_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_set_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rst_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rst_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rstd_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rstd_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_set_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_set_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_ident.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_inv.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_rst.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_rst_set.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_set.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_mux_2to1.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_or2.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rst_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rst_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rstd_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rstd_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_rst_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_rst_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_triplesync.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_triplesync_rst.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_struct_ports.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_struct_ports.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_enum.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps_core.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_rdl_assigns.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_0_xtra_logic.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_1_xtra_logic.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_2_xtra_logic.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_rdl_assigns.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf1_rdl_assigns.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_struct_ports.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/csb2wire_cdc_bridge.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/csb2wire_status.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/csb2wire_adapter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/custom_PM_controller.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/custom_PM_Errinj.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/custom_PM_handler.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/custom_PM_response_ctrl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ccip_if_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_v12.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_reg_macros.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/gbl_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxlip_top_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/aibwrap_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ff.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ff_en.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ff_reset.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ff_en_reset.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/fair_arbiter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/buffer_alloc.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_minmax.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_topram.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/asc_module.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/prienc.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/tmp_tc_bbs_cfg_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/gram_sdp_be.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/gram_sdp_2clks.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/gram_sdp_2clks_re.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/gram_tdp.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/quad_ram.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ram_1r1w.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ram_2rw.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bfifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/nb_fifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/gfifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/sbv_gfifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/fabric_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_aib_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/aibsw_if_credits.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_data_fsm.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_pushwrite_data_fsm.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_fsm.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_divide_lpm_divide_1910_o22elqa.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_ingress_fifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_ingress_fifo_ord.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_ingress.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_egress_fifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/pt_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/pt_m2sreq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/dfc_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ddfc_ctrl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ddfc_dataflow.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ddfc_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/dfc_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/m2sq_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/perfmon_slice.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/perfmon_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_slice.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_avmm_slave.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_mem_inter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_divide.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_fme_memwrap.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_slice_memwrap.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_slice_wrap.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ram_if.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_cmd.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_elog.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_fifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctech_or2_gen.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_bidir.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/dpram_inf.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_dpram_vcd.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_dp_ram.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_read_ptr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_reset_sync.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_status_unit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_sym.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_synch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_syncore_ram.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_vector_extender.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_vector_reducer.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_write_ptr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_mfc_trans_gate.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_m_rdy_msk.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_tfc_trans_gate.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_t_rdy_msk.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_arbiter.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_aunit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_devreset.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxpgst_sharedtimer.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_strobe_generator.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ckunit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ram2r2w144x128.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtprs.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D256.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D224.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D192.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D160.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D128.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D96.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D64.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D32.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto_ecrc.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtoqc.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtmfcmcu.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtmfctcu.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_mctp_errtrk.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_mctp_seqtrk.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtihdrchk.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gterrlog.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtfc.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gti.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gticpctl.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtidq.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtihq.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtiqc.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtm.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtopf.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtsideq.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_hiperrlog.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_data_comp.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_generator1.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_generator2.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_errorlog.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_target_bytecntrs.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_master_bytecntrs.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_errindicator.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gunit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_new_dualportram.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_dbgport.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_dmi.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_iointf.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_lunit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pm.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_triggers.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltrcomp.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_l1subunit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_tc_cntr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_cntr_wr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_reg.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tcmon_reg.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tcmon.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ts_comp.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_jtimestamp.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_junit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_build_version.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pptm.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbmpmmsgctrl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgrdrdy.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcorr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_p_mc_multiply.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pexpbyten.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pfatal.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pnonfatal.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_prdycntrl.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbmstrctrl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbrspstrl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pintr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmgeneralpurpose.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmvectormachine.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmunit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtgpslicer.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtslicer.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtqueues.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_qsunit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_phub.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cmb_avmm_slave.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cmb_avmm_master.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_side.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_type.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_lmt.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_side.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_hdr_data_fifos.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_crd_lmt.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_hdr_decode.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cmb2avst_avmm_slave.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltssm_logger.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_check.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_dp_ram.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_read_ptr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_reset_sync.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_status_unit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_sym.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_synch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_syncore_ram.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_write_ptr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_data_fifos.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_crd.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_fifos.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_burst_mode.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_data_fifos.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_cdc.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_afifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_cfifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_dfifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_delay_data.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_rx_egress.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_rx_ingress.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_tx.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_aibsw_if_ingress.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/aibsw_if_fr_credits.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_aibsw_if_egress.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_ready_delay.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_aibsw_if_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_clk_rst_ctrl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_rst_ctrl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_fifo_vcd.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_bbs_fifo_vcd.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sdc"
       attributes="NO_SDC_PROMOTION" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxltyp3ddr_quartus_constraints_ed_dis.tcl"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_type3ddr_define.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_image_version.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_rst_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_rst_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_set_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_set_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_bb_buf.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_buf.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_and.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_and_en.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_buf.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_div2.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_div2_reset.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_and.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_or.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_te.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_te_rst_ss.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_inv.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_2to1.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_3to1.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_4to1.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nand.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nand_en.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nor.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nor_en.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_or.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_or_en.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_rst.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_rstb.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_set.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_setb.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_dq.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rst_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rst_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rstd_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rstd_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_set_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_set_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rst_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rst_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rstd_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rstd_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_set_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_set_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_ident.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_inv.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_rst.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_rst_set.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_set.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_mux_2to1.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_or2.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rst_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rst_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rstd_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rstd_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_rst_latch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_rst_latch_p.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_triplesync.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_triplesync_rst.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_struct_ports.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_struct_ports.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_enum.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps_core.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_rdl_assigns.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_0_xtra_logic.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_1_xtra_logic.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_2_xtra_logic.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_rdl_assigns.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf1_rdl_assigns.svh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_struct_ports.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/csb2wire_cdc_bridge.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/csb2wire_status.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/csb2wire_adapter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/custom_PM_controller.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/custom_PM_Errinj.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/custom_PM_handler.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/custom_PM_response_ctrl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ccip_if_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_v12.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_reg_macros.vh.iv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/gbl_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxlip_top_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/aibwrap_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ff.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ff_en.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ff_reset.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ff_en_reset.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/fair_arbiter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/buffer_alloc.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_minmax.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_topram.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/asc_module.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/prienc.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/tmp_tc_bbs_cfg_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/gram_sdp_be.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/gram_sdp_2clks.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/gram_sdp_2clks_re.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/gram_tdp.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/quad_ram.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ram_1r1w.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ram_2rw.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bfifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/nb_fifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/gfifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/sbv_gfifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/fabric_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_aib_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/aibsw_if_credits.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_data_fsm.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_pushwrite_data_fsm.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_fsm.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_divide_lpm_divide_1910_o22elqa.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_ingress_fifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_ingress_fifo_ord.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_ingress.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_egress_fifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/pt_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/pt_m2sreq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/dfc_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ddfc_ctrl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ddfc_dataflow.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ddfc_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/dfc_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/m2sq_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/perfmon_slice.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/perfmon_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_slice.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_avmm_slave.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_mem_inter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_divide.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_fme_memwrap.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_slice_memwrap.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_slice_wrap.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ram_if.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_cmd.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_elog.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_fifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctech_or2_gen.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_bidir.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/dpram_inf.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_dpram_vcd.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_dp_ram.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_read_ptr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_reset_sync.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_status_unit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_sym.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_synch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_syncore_ram.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_vector_extender.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_vector_reducer.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd_write_ptr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_mfc_trans_gate.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_m_rdy_msk.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_tfc_trans_gate.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_t_rdy_msk.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_arbiter.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_aunit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_devreset.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxpgst_sharedtimer.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_strobe_generator.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ckunit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ram2r2w144x128.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtprs.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D256.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D224.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D192.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D160.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D128.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D96.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D64.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D32.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto_ecrc.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtoqc.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtmfcmcu.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtmfctcu.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_mctp_errtrk.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_mctp_seqtrk.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtihdrchk.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gterrlog.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtfc.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gti.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gticpctl.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtidq.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtihq.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtiqc.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtm.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtopf.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtsideq.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_hiperrlog.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_data_comp.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_generator1.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_generator2.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_errorlog.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_target_bytecntrs.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_master_bytecntrs.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_errindicator.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_gunit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_new_dualportram.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_dbgport.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_dmi.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_iointf.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_lunit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pm.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_triggers.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltrcomp.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_l1subunit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_tc_cntr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_cntr_wr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_reg.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tcmon_reg.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tcmon.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ts_comp.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_jtimestamp.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_junit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_build_version.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pptm.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbmpmmsgctrl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgrdrdy.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcorr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_p_mc_multiply.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pexpbyten.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pfatal.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pnonfatal.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_prdycntrl.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbmstrctrl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbrspstrl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_pintr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmgeneralpurpose.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmvectormachine.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmunit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtgpslicer.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtslicer.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtqueues.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_qsunit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_phub.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cmb_avmm_slave.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cmb_avmm_master.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_side.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_type.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_lmt.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_side.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_hdr_data_fifos.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_crd_lmt.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_hdr_decode.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cmb2avst_avmm_slave.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltssm_logger.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_check.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_dp_ram.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_read_ptr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_reset_sync.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_status_unit.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_sym.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_synch.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_syncore_ram.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd_write_ptr.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_data_fifos.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_crd.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_fifos.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_burst_mode.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_data_fifos.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_cdc.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_afifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_cfifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_dfifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_delay_data.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_rx_egress.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_rx_ingress.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_tx.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_aibsw_if_ingress.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/aibsw_if_fr_credits.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_aibsw_if_egress.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_ready_delay.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_aibsw_if_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_clk_rst_ctrl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_rst_ctrl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_fifo_vcd.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_bbs_fifo_vcd.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sdc"
       attributes="NO_SDC_PROMOTION" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/cxltyp3ddr_quartus_constraints_ed_dis.tcl"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/intel_rtile_cxl_top/top/intel_rtile_cxl_top_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.qsys.model.common.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/docking-frames-core.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/jaxb-runtime.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/txw2.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/stax-ex.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/javax.activation-api.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/dtd-parser.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.intel.shared.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/jline-3.11.0.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/istack-commons-tools.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/hamcrest-all-1.3.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/xsom.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/jaxb-api.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/miglayout-core-5.2.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/commons-lang3-3.9.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/FastInfoset.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/jaxb-xjc.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/commons-text-1.9.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/jaxb-jxc.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/rngom.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/istack-commons-runtime.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/relaxng-datatype.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/codemodel.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/guava-30.1-jre.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/jacl1.3.2a.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/docking-frames-common.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/miglayout-swing-5.2.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.intel.shared.test.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.privateinterfaces.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopcmodel.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopcreport.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file path="/data/intelFPGA_pro/22.3/qsys/lib/commons-collections4-4.3.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/data/intelFPGA_pro/22.3/qsys/lib/com.altera.tcl.interpreter.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/intel_rtile/cxl/io/avst/tcl/intel_rtile_cxl_ast_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/altera_iopll/top/altera_iopll_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/intel_rtile_cxl_top/cxltyp3ddr/tcl/cxltyp3ddr_avmm_interconnect_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed"
     as="intel_rtile_cxl_top_0" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: cxl_ip_top"</message>
   <message level="Info" culprit="rtile_cxl_ip">"Generating: rtile_cxl_ip"</message>
   <message level="Info" culprit="rnr_ial_sip_clkgen_pll">"Generating: rnr_ial_sip_clkgen_pll"</message>
   <message level="Info" culprit="avmm_interconnect">"Generating: avmm_interconnect"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: rtile_cxl_ip"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: rnr_ial_sip_clkgen_pll"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: avmm_interconnect"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni"</message>
   <message level="Info" culprit="my_altera_avalon_dc_fifo_cmd_fifo">"Generating: my_altera_avalon_dc_fifo_cmd_fifo"</message>
   <message level="Info" culprit="my_altera_avalon_dc_fifo_rsp_fifo">"Generating: my_altera_avalon_dc_fifo_rsp_fifo"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa"</message>
  </messages>
 </entity>
 <entity
   kind="intel_rtile_cxl_top_intel_rtile_cxl_ast"
   version="1.5.0"
   name="rtile_cxl_ip">
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_pld_avmm2_clk_rowclk_hz"
     value="112500000" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_in_bit0_rst_val"
     value="reset_to_one_hfsrin0" />
  <parameter
     name="hssi_pldadapt_rx_13_rxfifowr_post_ct_sel"
     value="rxfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter name="hssi_pldadapt_rx_13_fifo_rd_clk_ins_sm_scg_en" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter name="cxlio_pf3_sriov_vf_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter name="cxlio_pf2_pasid_cap_execute_permission_user_hwtcl" value="0" />
  <parameter name="hssi_ctr_active_lane_octet1_hwtcl" value="octet1_lane_8on" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_tph_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_vf_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_txferclkoutn_shiften"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_gen3_equalization_disable"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_23_aib_inctrl_gr2_hwtcl"
     value="aib_inctrl2_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_data_sel_3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter name="hssi_avmm1_if_13_pcs_cal_reserved" value="0" />
  <parameter name="hssi_ctr_pld_txrx_clk_hz" value="pld_800mhz" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_con_status_reg_no_soft_rst"
     value="pf6_internally_reset" />
  <parameter name="hssi_pldadapt_rx_13_powerdown_mode" value="false" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_hip_mode" value="disable_hip" />
  <parameter name="hssi_avmm1_if_23_pldadapt_gate_dis" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter name="cxlio_pf7_vf_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_pld_avmm2_clk_rowclk_hz"
     value="112500000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msix_pba_ptr_pba_offset"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_tph_req_cap_reg_tph_st_tab_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_indv_hwtcl" value="indv_en" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_pfull_hwtcl" value="10" />
  <parameter name="cxlio_pf4_ats_cap_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_vf_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts"
     value="true" />
  <parameter name="base_device" value="FM8REVA" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_133_k_pf6_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_19_k_pf0_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dll_entest_hwtcl"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter name="cxlio_pf2_vf_msix_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_avmm2_if_13_func_mode" value="c3adpt_pmadir" />
  <parameter name="hssi_pldadapt_rx_0_us_master_hwtcl" value="us_master_en" />
  <parameter name="hssi_pldadapt_tx_0_bonding_dft_en_hwtcl" value="dft_dis" />
  <parameter
     name="hssi_ctr_cxl_pialup_virtual_functional_mode_hwtcl"
     value="full_tlp_bypass" />
  <parameter name="hssi_aibnd_tx_0_aib_outctrl_gr3" value="aib_outen3_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="hssi_aibnd_tx_15_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_pldadapt_rx_0_rxfiford_post_ct_sel_hwtcl"
     value="rxfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter name="hssi_aibnd_rx_0_aib_outndrv_r12" value="aib_ndrv12_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_ehp_tx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar4_mask"
     value="0" />
  <parameter name="hssi_ctr_u_ial_top_cxl_op_mode" value="io_chmem" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_full_hwtcl" value="full_pc_dw" />
  <parameter name="cxlio_pf4_msix_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl1_k_exvf_tph_sttablelocation_pf3_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_0_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter name="hssi_aibnd_tx_0_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter name="hssi_pldadapt_rx_23_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter name="hssi_aibnd_tx_0_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msi_cap_reg_per_vector_msk_cap"
     value="pf7_msi_cap_reg_per_vector_msk_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf0_not_supported" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf5_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_sriov_cap_vf_mig_cap"
     value="pf0_sriov_cap_vf_mig_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_165_k_pf7_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf3_vf_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_162_k_pf7_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf0_no_int" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_hps_ctrl_en"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_5_k_cii_pf_en5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_siov_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_mode" value="txphase_comp" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_revclasscode_class_codes"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_pld_pma_pcie_switch_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff4_k_exvf_msixtable_bir_pf4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar4_reg_bar4_type"
     value="pf1_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_rcvd_pm_to_ack_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_byp_iocsr_unused"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_prs_ext_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf1_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_siov_dvsec_flags_h"
     value="pf1_siov_dvsec_flags_h_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_ehp_rx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_52_k_pf2_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter name="cxlio_pf4_msi_per_vector_msk_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_rcvd_pm_to_ack_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl2_k_lane2_sel_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_control_link_status_reg_pcie_cap_link_bw_man_int_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_pfull" value="10" />
  <parameter name="cxlio_pf4_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_dly_pst_hwtcl"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter name="hssi_ctr_iopads_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_core_up_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter name="cxlio_pf6_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_chemem_ctrl_k_perframe_cqid_steer_opt"
     value="chemem_ctrl_k_perframe_cqid_steer_opt_false" />
  <parameter
     name="hssi_pldadapt_tx_15_frmgen_burst_hwtcl"
     value="frmgen_burst_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_frmgen_pyld_ins"
     value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter name="hssi_pldadapt_tx_15_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_capability_reg_l1_1_pcipm_support"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter name="hssi_avmm2_if_0_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_data_sel_3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_25_k_pf1_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter name="hssi_aibnd_tx_23_aib_tx_dcc_dft" value="aib_tx_dcc_dft_disable" />
  <parameter name="hssi_pldadapt_tx_15_word_mark" value="wm_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_129_k_pf5_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_stop_wr" value="n_wr_full" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_data_sel_0_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_0_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_cont_cal_hwtcl"
     value="aib_tx_dcc_cal_cont" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar4_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_ds_last_chnl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_112_k_pf5_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="hssi_avmm2_if_0_calibration_type" value="one_time" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_stagger_control_k_stag_dlycnt_attr"
     value="6" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range2_size_low_memory_class_range2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_exp_rom_base_addr_reg_rom_bar_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_pld_clk1_inv_en" value="disable" />
  <parameter name="hssi_avmm2_if_23_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar2_reg_bar2_type"
     value="pf1_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec"
     value="2047" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_102_k_pf4_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_pcie_int_msg_num"
     value="0" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_sr_powerdown_mode" value="powerup" />
  <parameter name="hssi_ctr_pcie_virt_aspm" value="no_aspm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_irq_ctrl_k_cvp_irq_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outpdrv_r56_hwtcl"
     value="aib_pdrv56_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_2_vf_msix_pba_bir_2"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_sclk_sel_hwtcl" value="sclk1_rowclk" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_ats_reg_inval_queue_dep"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_2_k_cii_start_addr2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter name="hssi_ctr_silicon_rev" value="10nm8arnrb" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_dirclkn_shiften"
     value="aib_red_dirclkn_shift_disable" />
  <parameter name="cxlio_pf3_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_in_bit2_rst_val"
     value="reset_to_one_hfsrin2" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_sr_sr_parity_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen2_ctrl_off_select_deemph_var_mux"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf1_not_in_msix_table_vf" />
  <parameter name="hssi_pldadapt_rx_23_pipe_mode_hwtcl" value="disable_pipe" />
  <parameter name="hssi_pldadapt_rx_0_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_4_k_jtag_id_2"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_dirclkn_shiften"
     value="aib_red_dirclkn_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_dsp_rx_preset_hint0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_dsp_rx_preset_hint1"
     value="0" />
  <parameter name="cxlio_pf2_func_dep_link_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_selflock_hwtcl"
     value="aib_tx_selflock_enable" />
  <parameter name="cxlio_pf3_msix_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter name="hssi_aibnd_tx_0_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_prbs_flags_sr_enable_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_irq_ctrl_k_cvp_irq_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_6_vf_msix_pba_offset_6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter name="cxlio_pf0_prs_cap_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_vf_msix_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_ats_reg_ro_support"
     value="pf2_ats_reg_ro_support_false" />
  <parameter
     name="hssi_pldadapt_rx_0_hrdrst_dll_lock_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_dftmuxsel"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_tph_req_cap_reg_dev_spec_mode_supd"
     value="pf5_tph_req_cap_reg_dev_spec_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf7_msi_vec_1" />
  <parameter name="hssi_pldadapt_rx_23_pipe_enable" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_ds_bypass_pipeln_hwtcl"
     value="ds_bypass_pipeln_dis" />
  <parameter name="cxlio_pf5_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_exvf_msix_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf0_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_ctrl0_k_dfd_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_l1_1_aspm_support"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter name="cxlio_pf1_vf_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable_atg5"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable_atg4"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_con_status_reg_no_soft_rst"
     value="pf0_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar0_reg_bar0_type"
     value="pf3_bar0_mem32" />
  <parameter name="hssi_pldadapt_rx_0_hrdrst_align_bypass" value="enable" />
  <parameter name="cxlio_pf4_vf_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff4_k_exvf_msixpba_bir_pf4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_exvf_acs_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf0_vf_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_csb_ctrl0_k_fixedcred_attr"
     value="false" />
  <parameter name="cxlio_pf7_vf_bar0_mask_hwtcl" value="0" />
  <parameter name="enable_example_design_tb_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_2_vf_subysystem_id_2"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_pld_pma_fpll_num_phase_shifts_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar0_prefetchable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_osc_clk_scg_en" value="disable" />
  <parameter name="hssi_pldadapt_rx_15_us_master" value="us_master_en" />
  <parameter name="hssi_pldadapt_tx_23_fifo_width" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="cxlio_pf4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_msix_table_ptr_table_bir"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_pma_hclk_scg_en_hwtcl" value="enable" />
  <parameter name="cxlio_pf5_vf_bar1_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_gb_tx_odwidth" value="odwidth_32" />
  <parameter name="cxlio_pf0_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter name="hssi_aibnd_rx_23_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_out_bit1_rst_val"
     value="reset_to_one_hfsrout1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_dftmuxsel"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter name="hssi_pldadapt_rx_13_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_data_sel_2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf3_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_err_en_nonfatal_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_118_k_pf5_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_eieos_cnt_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_eieos_cnt_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_2_vf_msix_table_offset_2"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_aer_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range2_size_low_memory_info_valid_range2"
     value="pf0_dvsec_flex_bus_range2_size_low_memory_info_valid_range2_true" />
  <parameter name="hssi_aibnd_tx_23_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf4_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter name="cxlio_pf6_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_ctrl1_k_vsec_next_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff7_k_exvf_msixtable_offset_pf7_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_en_iocsr_unused"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_bad_tlp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fifo_read_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff4_k_exvf_msixpba_bir_pf4_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_aib_fabric_tx_sr_clk_in_hz_hwtcl"
     value="900000000" />
  <parameter name="hssi_pldadapt_tx_23_word_align_enable" value="enable" />
  <parameter name="hssi_pldadapt_rx_15_reconfig_settings" value="{}" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_159_k_pf7_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_fastbond_wren_hwtcl"
     value="wren_ds_fast_us_fast" />
  <parameter name="cxlio_pf5_vf_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf5_no_int" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_ats_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_13_sup_mode_hwtcl" value="user_mode" />
  <parameter name="hssi_aibnd_rx_15_redundancy_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="cxlio_pf0_vf_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_hrdrst_align_bypass" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_aib_clk1_sel"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_ats_reg_global_inval_suppport"
     value="pf6_ats_reg_global_inval_suppport_false" />
  <parameter name="cxlio_pf1_sriov_vf_offset_stride_first_vf_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_hps_ctrl_en"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_pld_pma_fpll_num_phase_shifts_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_outndrv_r34_hwtcl"
     value="aib_ndrv34_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msix_cap_reg_function_mask"
     value="pf3_msix_cap_reg_function_mask_false" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_pld_8g_tx_boundary_sel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_sriov_cap_vf_mig_int"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter name="hssi_aibnd_rx_0_redundancy_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf5_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="cxlio_ptm_capable_en_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_msi_cap_reg_mul_msg_cap"
     value="5" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msix_pba_ptr_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf4_msix_function_mask_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_is_paired_with_hwtcl" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_gb_rx_odwidth" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_l1_2_pcipm_support"
     value="true" />
  <parameter name="cxlio_pf3_class_code_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_pld_10g_tx_bitslip_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_avmm1_if_0_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_pld_pma_reser_out_polling_bypass"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_us_last_chnl_hwtcl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_5_vf_tph_devspecific_mode_5"
     value="pf0_vf_tphcap_5_vf_tph_devspecific_mode_5_false" />
  <parameter name="cxlio_ep_l1_accpt_latency_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_4_vf_ats_globalinv_support_4"
     value="pf0_vf_atscap_4_vf_ats_globalinv_support_4_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_20_k_pf0_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dwc_ctrl0_k_pld_aib_loopback_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msi_cap_reg_mul_msg_cap"
     value="5" />
  <parameter name="cxlio_pf1_vf_bar5_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf0_aspm_dis" />
  <parameter
     name="hssi_aibnd_tx_23_aib_ddrctrl_gr0_hwtcl"
     value="aib_ddr0_setting1" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_test_clk_pll_en_n"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_prs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_slot_power_limit_value"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter name="cxlio_pf3_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outctrl_gr1_hwtcl"
     value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_170_k_pf7_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_word_align_enable_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_aer_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter name="common_refclk_hwtcl" value="iapctl_comclk_true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar2_reg_bar2_type"
     value="pf0_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_intd_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf3_not_capable" />
  <parameter name="hssi_pldadapt_tx_13_fifo_mode" value="phase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_acs_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_comp_cnt_hwtcl" value="0" />
  <parameter name="cxlio_pf1_vf_bar3_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf2_siov_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_dy_ctlsel"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_rx_fifo_align_clr_rst_val_hwtcl"
     value="reset_to_zero_alignclr" />
  <parameter name="hssi_ctr_pcie_p2_config" value="p2_rp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_avmm1_if_23_hssiadapt_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_7_vf_ats_globalinv_support_7"
     value="pf0_vf_atscap_7_vf_ats_globalinv_support_7_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_dftmuxsel_hwtcl"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_aer_cntrl_reg_aer_ecrc_chk_capable"
     value="pf0_aer_cntrl_reg_aer_ecrc_chk_capable_false" />
  <parameter name="cxlio_pf3_vf_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_l1_1_aspm_support"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff2_k_exvf_msixpba_offset_pf2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar2_reg_bar2_type"
     value="pf4_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_iinasyncen_hwtcl"
     value="aib_inasyncen_setting2" />
  <parameter name="cxlio_pf3_sriov_vf_mig_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_74_k_pf3_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_exvf_ats_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf1_vf_bar1_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf5_vf_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_tph_req_cap_reg_tph_st_tab_size"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_tx_shiften_hwtcl"
     value="aib_red_tx_shift_disable" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_fastbond_rden_hwtcl"
     value="rden_ds_fast_us_fast" />
  <parameter name="csr_k_osc_clk_dis_engineer_mode_hwtcl" value="0" />
  <parameter name="hip_cfg_extcap_en_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outctrl_gr2_hwtcl"
     value="aib_outen2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_siov_dvsec_funtion_dependency_link"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_control1_reg_l1_2_th_val"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_full_hwtcl" value="full_pc_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_ctrl0_k_dfd_en_attr"
     value="false" />
  <parameter name="cxlio_pf4_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_111_k_pf5_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_outndrv_r56_hwtcl"
     value="aib_ndrv56_setting0" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_ltd_b_rst_val_hwtcl"
     value="reset_to_one_ltdb" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dft_sel_hwtcl"
     value="aib_tx_dcc_dft_mode0" />
  <parameter name="hssi_pldadapt_tx_15_fifo_stop_wr_hwtcl" value="wr_full" />
  <parameter name="hssi_pldadapt_tx_13_tx_datapath_tb_sel" value="har_reset_tb" />
  <parameter name="cxlio_pf2_vf_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_hrdrst_rst_sm_dis_hwtcl"
     value="enable_rx_rst_sm" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_core_up_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter name="cxlio_pf0_vf_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_120_k_pf5_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_io_decode"
     value="io32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sriov_num_vf_non_ari"
     value="0" />
  <parameter name="cxlio_pf2_msix_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_msi_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_selflock"
     value="aib_dllstr_align_selflock_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_post_core_rst_quiet_time"
     value="96" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_166_k_pf7_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_datasel_gr2_hwtcl"
     value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_power_controller"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_fifo_width_hwtcl" value="fifo_double_width" />
  <parameter name="hssi_pldadapt_rx_15_fifo_stop_rd" value="rd_empty" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_28h_reg_usp_tx_preset15"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_l1_2sub_cap_enable"
     value="enable" />
  <parameter name="hssi_pldadapt_tx_15_word_align_enable_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable_atg4"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable_atg5"
     value="enable" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fifo_write_ctrl_hwtcl"
     value="blklock_ignore" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_28h_reg_usp_tx_preset14"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_iinclken_hwtcl"
     value="aib_inclken_setting3" />
  <parameter name="hssi_pldadapt_tx_0_sh_err" value="sh_err_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter name="cxlio_pf1_msi_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_frmgen_pipeln_hwtcl"
     value="frmgen_pipeln_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff5_k_exvf_msixtable_offset_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_core_dn_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter name="hssi_aibnd_tx_15_dfd_dll_dcc_en" value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_halfcode"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter name="hssi_pldadapt_tx_13_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter name="hssi_aibnd_tx_23_redundancy_en" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_aib_fabric_rx_transfer_clk_hz"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_pld_clk1_delay_sel_hwtcl"
     value="delay_path3" />
  <parameter name="hssi_pldadapt_rx_23_rx_usertest_sel" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_exvf_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_fifo_width_hwtcl" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter name="cxlio_ep_l0s_accpt_latency_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_ehp_tx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_128_k_pf5_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_powermode_freq_hz_pld_tx_clk1_dcm"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf0_minus_6db" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_devvendid_deviceid"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_capability_reg_pwr_on_value_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_7_vf_ats_pagealignedreq_7"
     value="pf0_vf_atscap_7_vf_ats_pagealignedreq_7_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_trig_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_powerdown_mode"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter name="cxlio_pf7_sriov_vf_revision_id_user_hwtcl" value="1" />
  <parameter name="cxlio_pf7_vf_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_aib_clk1_sel"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_ds_master" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar3_reg_bar3_mem_io"
     value="pf0_bar3_mem" />
  <parameter name="cxlio_pf3_sriov_vf_subsys_dev_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_ats_reg_page_aglign_req"
     value="pf7_ats_reg_page_aglign_req_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_24_k_pf1_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf7_vf_bar2_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_23_fifo_wr_clk_scg_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf5_vf_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl2_k_lane3_sel_attr"
     value="0" />
  <parameter
     name="hssi_avmm2_if_13_pcs_calibration_feature_en"
     value="avmm2_pcs_calibration_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_outctrl_gr2_hwtcl"
     value="aib_outen2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_virtio_en"
     value="pf4_virtio_disable" />
  <parameter name="hssi_pldadapt_rx_0_rx_usertest_sel" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_tph_req_cap_reg_etph_req_supd"
     value="pf0_tph_req_cap_reg_etph_req_supd_false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_rcvd_pm_turnoff_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_usp_rx_preset_hint1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_usp_rx_preset_hint0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_powermode_ac_hwtcl"
     value="txdatapath_high_speed_pwr" />
  <parameter name="hssi_aibnd_tx_0_aib_datasel_gr3" value="aib_datasel3_setting1" />
  <parameter name="hssi_aibnd_tx_0_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter name="hssi_aibnd_tx_0_aib_datasel_gr1" value="aib_datasel1_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter name="hssi_aibnd_tx_0_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar1_mask"
     value="0" />
  <parameter name="chosen_devkit_hwtcl" value="NONE" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_outctrl_gr1_hwtcl"
     value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf3_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar2_reg_bar2_type"
     value="pf0_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="disable" />
  <parameter name="cxlio_pf7_vf_bar2_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf0_vf_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_maxpayload_size"
     value="max_payload_128" />
  <parameter name="hssi_pldadapt_tx_15_chnl_bonding_hwtcl" value="disable" />
  <parameter name="cxlio_pf4_vf_bar5_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_stretch_num_stages" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_usp_tx_preset2"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_pld_clk1_inv_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_usp_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_ecrc_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_sriov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf2_minus_6db" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar0_reg_bar0_type"
     value="pf0_bar0_mem32" />
  <parameter name="hssi_pldadapt_rx_15_pld_clk1_delay_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar0_reg_bar0_type"
     value="pf4_bar0_mem32" />
  <parameter name="cxlio_pf5_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sn_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf6_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_avmm2_if_15_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_bonding_dft_en_hwtcl" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_ats_reg_page_aglign_req"
     value="pf0_ats_reg_page_aglign_req_false" />
  <parameter name="hssi_aibnd_tx_13_op_mode" value="tx_dcc_enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_prs_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_hrdrst_dll_lock_bypass" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_csb_msg_dropped_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_130_k_pf5_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pfvf_sel_vsec_enable_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_0_fifo_double_write_hwtcl"
     value="fifo_double_write_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter name="hssi_pldadapt_tx_15_fifo_mode" value="phase_comp" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_aib_fabric_rx_transfer_clk_hz_hwtcl"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_dirclkp_shiften_hwtcl"
     value="aib_red_dirclkp_shift_disable" />
  <parameter name="hssi_pldadapt_rx_15_is_paired_with_hwtcl" value="z1578b" />
  <parameter name="cxlio_pf6_vf_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf7_not_in_msix_table" />
  <parameter name="hssi_pldadapt_rx_15_fifo_stop_wr" value="n_wr_full" />
  <parameter name="hssi_avmm1_if_0_topology" value="disabled_block" />
  <parameter name="hssi_pldadapt_tx_13_dv_gen" value="dv_gen_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_2_k_cii_pf_en2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_65_k_pf2_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_capabilities_reg_pcie_cap_surprise_down_err_rep_cap"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_us_master" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_surprise_down_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_clkdiv"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_dfd_mux_adpt_8to15"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_hrdrst_align_bypass_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_txfiford_post_ct_sel"
     value="txfiford_sclk_post_ct" />
  <parameter name="hssi_pldadapt_rx_23_is_paired_with" value="z1578b" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_99_k_pf4_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_dwc_rx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_hrdrst_rst_sm_dis" value="enable_rx_rst_sm" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_warm_rst_timeout_prescaler"
     value="38" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_tph_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_pipe_enable_hwtcl" value="disable" />
  <parameter name="cxlio_pf1_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_162_k_pf7_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_bad_tlp_err_sts_en_attr"
     value="false" />
  <parameter name="cxl_mem_en_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_hot_plug_capable"
     value="false" />
  <parameter name="hssi_pldadapt_rx_23_us_master_hwtcl" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_hrc_dfd_grp0_sel"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_rx_true_b2b_hwtcl" value="b2b" />
  <parameter name="hssi_aibnd_tx_13_aib_hssi_tx_transfer_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_pme_int_en_attr"
     value="false" />
  <parameter name="cxlio_pf0_aer_ecrc_gen_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_pfull" value="10" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl1_k_exvf_tph_sttablelocation_pf2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_mrl_sensor"
     value="false" />
  <parameter name="hssi_pldadapt_rx_23_ds_last_chnl" value="ds_last_chnl" />
  <parameter name="cxlio_pf6_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_hps_ctrl_en_hwtcl"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter name="cxlio_pf2_vf_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf4_minus_6db" />
  <parameter name="hssi_pldadapt_rx_15_rx_datapath_tb_sel" value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_0_vf_ats_pagealignedreq_0"
     value="pf0_vf_atscap_0_vf_ats_pagealignedreq_0_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_ats_reg_ro_support"
     value="pf6_ats_reg_ro_support_false" />
  <parameter name="hssi_pldadapt_tx_13_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_15_k_pf0_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_dwc_tx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_cfg_ram_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar4_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_test_clk_pll_en_n_hwtcl"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_us_master" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl1_k_exvf_tph_sttablesize_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_err_en_nonfatal_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_96_k_pf4_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_5_k_cii_pf_en5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_capabilities_2_vf_msix_tablesz_2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_tph_req_cap_reg_int_vct_mode_supd"
     value="pf2_tph_req_cap_reg_int_vct_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter name="cxlio_pf1_vf_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_irq_ctrl_k_gpio_irq_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl3_k_exvf_tph_sttablesize_pf6_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_sr_sr_hip_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_cfg_pme_int_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_dv_mode_hwtcl" value="dv_mode_dis" />
  <parameter
     name="hssi_pldadapt_rx_15_internal_clk1_sel2_hwtcl"
     value="pma_clks_clk1_mux2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter name="cxlio_pf7_bar2_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf6_vf_msix_pba_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter name="cxlio_pf5_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_pout_shiften"
     value="aib_red_pout_shift_disable" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_pld_pma_eye_monitor_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_cap_id_nxt_ptr_reg_dsi"
     value="pf3_not_required" />
  <parameter name="cxlio_pf4_vf_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_pipe_msgbuf_overflow_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk1_delay_en_hwtcl" value="enable" />
  <parameter name="hssi_pldadapt_rx_15_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_dy_ctlsel_hwtcl"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_bar1_mask_bit0"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_gb_tx_idwidth" value="idwidth_32" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_aib_fabric_tx_sr_clk_in_hz_hwtcl"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_dv_bond_hwtcl" value="dv_bond_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_20_k_pf0_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter name="hssi_ctr_independent_pcie_x8x8" value="disable" />
  <parameter name="cxlio_pf5_vf_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msix_cap_reg_function_mask"
     value="pf6_msix_cap_reg_function_mask_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_pld_avmm2_clk_rowclk_hz"
     value="112500000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter name="hssi_pldadapt_rx_13_indv_hwtcl" value="indv_en" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_dly_pst"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="hssi_avmm1_if_0_func_mode" value="c3adpt_pmadir" />
  <parameter name="hssi_pldadapt_rx_0_fifo_rd_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_1ch_reg_dsp_rx_preset_hint9"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_pfull_hwtcl" value="10" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_1ch_reg_dsp_rx_preset_hint8"
     value="0" />
  <parameter name="cxlio_pf5_vf_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_aibnd_tx_23_aib_datasel_gr0_hwtcl"
     value="aib_datasel0_setting0" />
  <parameter name="hssi_avmm1_if_0_pcs_cal_done" value="avmm1_cal_done_assert" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_clkdiv"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter name="cxlio_sriov_sup_page_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_revclasscode_class_codes"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_tph_req_cap_reg_st_table_loc"
     value="0" />
  <parameter name="select_design_example_rtl_lang_hwtcl" value="Verilog" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_pld_txelecidle_rst_val_hwtcl"
     value="reset_to_zero_txelec" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk1_inv_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_core_dn_prgmnvrt"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter name="cxlio_cfg_ext_pm_next_ptr_user_hwtcl" value="80" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_rst_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_2_k_devbrd_type"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_aib_fabric_rx_sr_clk_in_hz_hwtcl"
     value="900000000" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_rst_hwtcl"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_28h_reg_dsp_32g_tx_preset11"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_entest"
     value="aib_dllstr_align_test_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_sriov_cap_vf_mig_cap"
     value="pf5_sriov_cap_vf_mig_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_28h_reg_dsp_32g_tx_preset10"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_cfg_sel_reset_assert"
     value="pll_lock_assert" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_out_bit2_rst_val_hwtcl"
     value="reset_to_zero_hfsrout2" />
  <parameter name="cxlio_pf6_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_rst_hwtcl"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter
     name="hssi_pldadapt_rx_0_internal_clk1_sel1"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter
     name="hssi_pldadapt_rx_0_internal_clk1_sel2"
     value="pma_clks_clk1_mux2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range2_size_low_desired_interleave_range2"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_dirclkn_shiften"
     value="aib_red_dirclkn_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_siov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_fifo_read_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_redo"
     value="false" />
  <parameter name="hssi_aibnd_rx_23_redundancy_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter name="cxlio_pf3_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_dv_bond" value="dv_bond_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf0_not_supported" />
  <parameter name="hssi_aibnd_rx_23_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_pld_pma_eye_monitor_polling_bypass_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf6_vf_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_siov_reg3_ims_support"
     value="pf2_siov_reg3_ims_support_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_data_sel_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_3_k_cii_pf_en3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_tph_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf7_tph_cap_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_msix_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_gen3_equalization_disable_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_csb_ctrl0_k_cfg_sys_serr_dis_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_cap_id_nxt_ptr_reg_dsi"
     value="pf0_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_gen3_equalization_disable_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_avmm1_if_0_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_62_k_pf2_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_datasel_gr3_hwtcl"
     value="aib_datasel3_setting1" />
  <parameter name="hssi_pldadapt_tx_13_indv_hwtcl" value="indv_en" />
  <parameter name="hssi_pldadapt_tx_0_fifo_wr_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf0_minus_6db" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_out_bit3_rst_val"
     value="reset_to_zero_hfsrout3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_5_k_cii_start_addr5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_rcvd_pm_turnoff_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_3_vf_tph_intvec_mode_3"
     value="pf0_vf_tphcap_3_vf_tph_intvec_mode_3_false" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_clkdiv"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="cxlio_pf7_vf_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_ctrl_plane_bonding_hwtcl"
     value="individual" />
  <parameter name="cxlio_pf4_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar2_prefetchable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_fifo_rd_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_aib_clk1_sel_hwtcl"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_redo_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_redo_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_6_k_cii_pf_en6_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_pempty_hwtcl" value="2" />
  <parameter name="hssi_pldadapt_tx_15_hrdrst_rst_sm_dis" value="enable_tx_rst_sm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter name="cxlio_pf7_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_hrdrst_rst_sm_dis_hwtcl"
     value="enable_rx_rst_sm" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_core_updnen"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_140_k_pf6_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_bonding_dft_val_hwtcl" value="dft_0" />
  <parameter name="hssi_aibnd_tx_0_aib_iinasyncen" value="aib_inasyncen_setting2" />
  <parameter name="cxlio_pf1_vf_msix_table_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fastbond_wren"
     value="wren_ds_del_us_del" />
  <parameter name="hssi_pldadapt_tx_15_loopback_mode_hwtcl" value="disable" />
  <parameter name="cxlio_pf0_pasid_cap_execute_permission_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_core_updnen"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter name="hssi_pldadapt_tx_23_ds_last_chnl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_rcvr_overflow_err_sts_en_attr"
     value="false" />
  <parameter name="ica_ctrl_k_ica_dbg_stepthrumode_engineer_mode_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_hrdrst_user_ctl_en_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_13_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl1_k_exvf_tph_sttablesize_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_2_k_cii_pf_en2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range2_size_low_memory_active_range2"
     value="pf0_dvsec_flex_bus_range2_size_low_memory_active_range2_true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_pld_pma_fpll_cnt_sel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_mcred_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_user_vsec_offset"
     value="0" />
  <parameter name="cxlio_pf3_vf_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_rxfifowr_post_ct_sel_hwtcl"
     value="rxfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_csb_ctrl0_k_cfg_sys_serr_dis_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_aer_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_flp_inst_iapctl_force_ial"
     value="iapctl_force_ial_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff6_k_exvf_msixpba_offset_pf6_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_rx_true_b2b" value="b2b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar4_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_word_mark" value="wm_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="pf0_reset_entry_bypass_idle_check_engineer_mode_hwtcl"
     value="0" />
  <parameter name="cxlio_pf3_vf_bar5_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf0_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_frmgen_pyld_ins"
     value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter name="cxlio_pf2_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_asn_wait_for_dll_reset_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter name="cxlio_pf5_siov_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_140_k_pf6_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_frmgen_pyld_ins_hwtcl"
     value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_pld_8g_eidleinfersel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_hps_ctrl_en"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_pld_clk1_delay_sel_hwtcl"
     value="delay_path3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_tph_req_cap_reg_st_table_loc"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_indv" value="indv_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable"
     value="pf0_continue" />
  <parameter name="cxlio_pf4_ims_sup_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_169_k_pf7_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar3_enable"
     value="disable" />
  <parameter name="cxlio_pf0_vf_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_redo_atg5"
     value="false" />
  <parameter name="ialpmmctl_vmeb15_engineer_mode_hwtcl" value="72" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar4_reg_bar4_type"
     value="pf2_bar4_mem32" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outpdrv_r34_hwtcl"
     value="aib_pdrv34_setting0" />
  <parameter name="cxlio_pf1_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_l1_2sub_cap_enable"
     value="enable" />
  <parameter name="hssi_pldadapt_tx_0_hdpldadapt_pld_tx_clk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_redo_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_2_vf_tph_devspecific_mode_2"
     value="pf0_vf_tphcap_2_vf_tph_devspecific_mode_2_false" />
  <parameter name="cxlio_pf7_msix_bir_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_jtagid2_k_jtag_id_2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar0_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_gb_tx_idwidth_hwtcl" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_prefetch_decode"
     value="pref64" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dft_hwtcl"
     value="aib_tx_dcc_dft_disable" />
  <parameter name="hssi_pldadapt_rx_15_ds_last_chnl_hwtcl" value="ds_last_chnl" />
  <parameter name="hssi_aibnd_tx_0_aib_tx_dcc_en" value="aib_tx_dcc_enable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_drx_shiften_hwtcl"
     value="aib_red_drx_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter name="hssi_aibnd_tx_0_aib_tx_selflock" value="aib_tx_selflock_enable" />
  <parameter name="cxlio_pf7_vf_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_0_op_mode_hwtcl" value="tx_dcc_enable" />
  <parameter
     name="hssi_pldadapt_rx_15_hrdrst_dll_lock_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_wr_clk_del_sm_scg_en" value="enable" />
  <parameter name="cxlio_pf6_vf_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable_atg4"
     value="gen4_pf0_continue" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable_atg5"
     value="gen5_pf0_continue" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_ctrl_plane_bonding_hwtcl"
     value="individual" />
  <parameter
     name="hssi_pldadapt_rx_13_asn_bypass_pma_pcie_sw_done"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_24h_reg_dsp_16g_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_24h_reg_dsp_16g_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_aibnd_rx_13_powermode_freq_hz_aib_hssi_rx_transfer_clk"
     value="800000000" />
  <parameter name="cxlio_pf7_vf_bar0_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_24h_reg_dsp_16g_tx_preset7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_24h_reg_dsp_16g_tx_preset6"
     value="0" />
  <parameter name="cxlio_pf3_bar4_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_vf_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="hssi_aibnd_tx_23_aib_tx_dcc_byp" value="aib_tx_dcc_byp_disable" />
  <parameter name="hssi_aibnd_tx_0_dfd_dll_dcc_en" value="disable_dfd" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dy_ctl_static"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_19_k_pf0_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_drop_vendor1_msg"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_l1_2sub_cap_enable"
     value="enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_functional_mode"
     value="full_tlp_bypass" />
  <parameter name="cxlio_pf1_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outndrv_r12_hwtcl"
     value="aib_ndrv12_setting0" />
  <parameter name="cxlio_pf3_vf_bar0_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf7_acs_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_low_latency_en" value="disable" />
  <parameter name="hssi_pldadapt_tx_0_phcomp_rd_del" value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_num_of_vf"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_dly_pst_hwtcl"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter
     name="hssi_pldadapt_tx_15_us_bypass_pipeln_hwtcl"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_tph_req_cap_reg_tph_st_tab_size"
     value="0" />
  <parameter name="cxlio_pf5_bar2_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_avmm2_if_15_pldadapt_gate_dis" value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_halfcode_hwtcl"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_cvp_cfg_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_fifo_width_hwtcl" value="fifo_double_width" />
  <parameter name="cxlio_pf4_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_37_k_pf1_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf3_bar2_64b_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf4_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_phase_2_3_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_phase_2_3_atg5"
     value="false" />
  <parameter name="cxlio_pf3_vf_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_6_vf_subysystem_id_6"
     value="0" />
  <parameter name="cxlio_pf4_vf_bar1_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_bar2_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_dv_bond_hwtcl" value="dv_bond_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_rx_enh_link_behavior_ctrl"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_pipe_enable" value="disable" />
  <parameter name="cxlio_pf5_vf_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter name="hssi_avmm2_if_15_hssiadapt_hip_mode" value="disable_hip" />
  <parameter name="cxlio_pf7_bar2_64b_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf6_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_aib_clk1_sel"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1_substates_off_l1sub_t_power_off"
     value="2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf0_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_hip_mode_hwtcl" value="user_chnl" />
  <parameter name="hssi_pldadapt_rx_15_pipe_mode" value="disable_pipe" />
  <parameter name="cxlio_pf7_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ats_ctl1_k_exvf_ats_pagealignreq_pf7_attr"
     value="false" />
  <parameter name="cxlio_pf4_vf_msix_tablesize_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_comp_cnt" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_14h_reg_dsp_tx_preset5"
     value="0" />
  <parameter name="cxlio_flexbus_range1_memory_size_high_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ats_ctl1_k_exvf_ats_pagealignreq_pf4_attr"
     value="false" />
  <parameter name="cxlio_pf2_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter name="hssi_avmm1_if_13_pcs_hip_cal_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_3_k_cii_addr_size3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_14h_reg_dsp_tx_preset4"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_frmgen_mfrm_length" value="2048" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_3_k_cii_pf_en3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_50_k_pf2_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf6_tph_cpl_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_us_bypass_pipeln_hwtcl"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_ecrc_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_0ch_reg_usp_rx_preset_hint0"
     value="0" />
  <parameter
     name="hssi_avmm1_if_23_pldadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_control_link_status_reg_pcie_cap_link_auto_bw_int_en"
     value="false" />
  <parameter name="enable_value_hwtcl" value="enable" />
  <parameter name="cxlio_pf6_msix_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_76_k_pf3_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_113_k_pf5_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter name="cxlio_pf6_pasid_cap_execute_permission_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_siov_dvsec_funtion_dependency_link"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_cpll_post_rst_quiet_time"
     value="128" />
  <parameter name="cxlio_pf0_bar1_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf4_sriov_vf_mig_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_118_k_pf5_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_rx_shiften"
     value="aib_red_rx_shift_disable" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_mode" value="rxphase_comp" />
  <parameter
     name="hssi_pldadapt_rx_13_free_run_div_clk_hwtcl"
     value="out_of_reset_sync" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_num_of_vf"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_core_up_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter name="hssi_pldadapt_rx_15_rx_usertest_sel_hwtcl" value="disable" />
  <parameter name="cxlio_pf7_vf_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_hdpldadapt_speed_grade" value="dash_3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pipe_loopback_control_off_pipe_loopback"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_subs_id3_k_exvf_subsysid_pf7_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_mode" value="phase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_0ch_reg_usp_rx_preset_hint1"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_2_k_cii_addr_size2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter name="hssi_ctr_powerdown_mode" value="false" />
  <parameter name="hssi_pldadapt_tx_13_stretch_num_stages_hwtcl" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_uncor_internal_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_msi_cap_reg_extnd_msg_data_capable"
     value="pf0_msi_cap_reg_extnd_msg_data_capable_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devcapreg2_cpl_to_dis_support"
     value="pf0_devcapreg2_cpl_to_dis_support_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_5_vf_tph_exttphreq_5"
     value="pf0_vf_tphcap_5_vf_tph_exttphreq_5_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_pipe_mode" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_3_vf_tph_sttable_size_3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_jtagid3_k_jtag_id_3_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_hdpldadapt_pld_tx_clk2_rowclk_hz" value="0" />
  <parameter name="hssi_pldadapt_rx_13_fifo_stop_wr_hwtcl" value="n_wr_full" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_bypass_ctrl_2_control"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_fifo_rd_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_acs_capabilities_ctrl_reg_acs_at_block"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar2_reg_bar2_type"
     value="pf5_bar2_mem32" />
  <parameter name="cxlio_pf4_bar5_address_width_user_hwtcl" value="0" />
  <parameter name="iapctl2_vid_engineer_mode_hwtcl" value="32902" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_pcie_int_msg_num"
     value="0" />
  <parameter name="hssi_aibnd_tx_23_dfd_dll_dcc_en_hwtcl" value="disable_dfd" />
  <parameter name="hssi_pldadapt_tx_23_fifo_rd_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_hrdrst_rst_sm_dis_hwtcl"
     value="enable_tx_rst_sm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_acs_capabilities_ctrl_reg_acs_at_block"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_prs_ext_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf2_vf_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_tph_req_cap_reg_dev_spec_mode_supd"
     value="pf6_tph_req_cap_reg_dev_spec_mode_supd_false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_drx_shiften"
     value="aib_red_drx_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter name="hssi_aibnd_rx_23_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_10g_rx_crc32_err_rst_val_hwtcl"
     value="reset_to_zero_crc32" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_aib_fabric_tx_sr_clk_in_hz"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_err_en_fatal_err_en_attr"
     value="false" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_sr_sr_parity_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_error_irq_msk"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_ctl_k_cvp_bar_mode_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter name="hssi_aibnd_rx_15_op_mode" value="rx_dll_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter name="hssi_aibnd_tx_13_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter
     name="hssi_avmm2_if_13_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter name="hssi_pldadapt_rx_13_comp_cnt" value="0" />
  <parameter name="cxlio_pf6_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_vf_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_data_sel_0_attr"
     value="0" />
  <parameter name="cxlio_pf3_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_capability_reg_comm_mode_support"
     value="0" />
  <parameter name="hssi_aibnd_tx_13_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_en_iocsr_unused"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_replay_timer_timeout_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_usp_rx_preset_hint2"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_fifo_wr_clk_sel_hwtcl"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_usp_rx_preset_hint3"
     value="0" />
  <parameter name="cxlio_cfg_ext_pri_next_ptr_user_hwtcl" value="808" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_30_k_pf1_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_pld_txelecidle_rst_val"
     value="reset_to_zero_txelec" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_pwr_on_scale_support"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_stretch_num_stages_hwtcl" value="two_stage" />
  <parameter name="cxlio_pf3_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen2_ctrl_off_selectable_deemph_bit_mux"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_in_bit3_rst_val"
     value="reset_to_zero_hfsrin3" />
  <parameter name="hssi_pldadapt_rx_23_fifo_wr_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_117_k_pf5_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_0_vf_tph_sttable_loc_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_datasel_gr0_hwtcl"
     value="aib_datasel0_setting0" />
  <parameter name="hssi_avmm1_if_15_pcs_hip_cal_en" value="disable" />
  <parameter name="hssi_aibnd_tx_13_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_157_k_pf7_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_mrl_sensor"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_dl_protocol_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_dy_ctlsel"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter name="cxlio_pf5_sriov_vf_revision_id_user_hwtcl" value="1" />
  <parameter name="hssi_ctr_u_aib_top_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_exvf_msix_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf0_tph_cpl_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_dis_phystatchk_b4_partialrst"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_lockreq_muxsel_hwtcl"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter name="cxlio_pf6_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_67_k_pf3_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devcapreg_ep_l1_acc_lat"
     value="0" />
  <parameter name="cxlio_pf0_vf_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_class_code_revision_id_program_interface"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_silicon_rev" value="14nm5" />
  <parameter name="hssi_pldadapt_rx_23_pld_clk1_inv_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_16_k_pf0_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter name="cxlio_pf6_vf_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter name="cxlio_pf1_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_lockreq_muxsel"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_pld_10g_tx_bitslip_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_33_k_pf1_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_rx_fifo_align_clr_rst_val"
     value="reset_to_zero_alignclr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_rcvd_pm_to_ack_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dy_ctl_static_hwtcl"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter name="hssi_aibnd_tx_15_aib_hssi_tx_transfer_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar3_mask"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_aib_outndrv_r78" value="aib_ndrv78_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fpll_shared_direct_async_in_sel"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter name="hssi_pldadapt_rx_15_stretch_num_stages_hwtcl" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf4_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_ehp_tx_correctable_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf1_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_asn_wait_for_fifo_flush_cnt" value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter name="cxlio_pf7_bar0_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_bar4_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_15_low_latency_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_low_latency_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_subs_id3_k_exvf_subsysid_pf7_attr"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_ehp_tx_uncorrectable_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_ctrl_plane_bonding_hwtcl" value="individual" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_6_k_cii_pf_en6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_ica_ctrl_k_ica_dbg_stepthrumode"
     value="ica_ctrl_k_ica_dbg_stepthrumode_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_irq_ctrl_k_cvp_irq_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_45_k_pf2_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar3_mask"
     value="0" />
  <parameter name="cxlio_pf4_pasid_cap_execute_permission_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff4_k_exvf_msixtable_bir_pf4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_txfifowr_post_ct_sel"
     value="txfifowr_sclk_post_ct" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fifo_power_mode_hwtcl"
     value="full_width_ps_dw" />
  <parameter name="cxlio_pf1_bar0_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf4_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_fifo_rd_clk_sel"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter
     name="hssi_aibnd_tx_23_aib_outpdrv_r56_hwtcl"
     value="aib_pdrv56_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter name="hssi_pldadapt_tx_23_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff6_k_exvf_msixtable_offset_pf6_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_halfcode_hwtcl"
     value="aib_tx_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devcapreg2_tph_cpl_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_rcvr_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_pld_pma_pcie_switch_polling_bypass_hwtcl"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_pipe_mode" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_42_k_pf1_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_frmgen_burst" value="frmgen_burst_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_no_eq_needed_rcvd"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_num_of_vf"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_hrdrst_user_ctl_en_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_rx_0_sclk_sel" value="sclk1_rowclk" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_read_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sn_cap_enable"
     value="disable" />
  <parameter name="revb_port_en_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ptm_adj_lsb_k_cfg_ptm_local_clock_adj_lsb_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter name="cxlio_pf1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_target_link_speed"
     value="gen5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outndrv_r34_hwtcl"
     value="aib_ndrv34_setting0" />
  <parameter name="cxlio_pf2_num_of_vf_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_pld_8g_eidleinfersel_polling_bypass"
     value="disable" />
  <parameter name="cxlio_pf4_bar2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_pld_crs_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fifo_rd_clk_sel_hwtcl"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter name="hssi_avmm1_if_23_calibration_type" value="one_time" />
  <parameter name="hssi_pldadapt_tx_23_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter name="cxlio_pf5_vf_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_3_k_cii_start_addr3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_pld_pma_reser_out_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_siov_reg3_ims_support"
     value="pf7_siov_reg3_ims_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_10_k_pf0_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_internal_clk2_sel1_hwtcl"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter name="cxlio_pf7_vf_bar2_64b_enable_hwtcl" value="0" />
  <parameter name="hssi_avmm2_if_15_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_drop_vendor0_msg"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar0_reg_bar0_type"
     value="pf0_bar0_mem32" />
  <parameter name="cxlio_pf3_flags_h_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_word_align_enable_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter name="hssi_aibnd_rx_0_op_mode_hwtcl" value="rx_dll_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_byp_hwtcl"
     value="aib_tx_dcc_byp_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_bypass_ctrl_0_control"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_tsize2_k_exvf_msix_tablesize_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_replay_number_rollover_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_usp_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_usp_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_sriov_cap_vf_mig_cap"
     value="pf6_sriov_cap_vf_mig_cap_false" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_pld_avmm1_clk_rowclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_outctrl_gr1_hwtcl"
     value="aib_outen1_setting1" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_lockreq_muxsel_hwtcl"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter name="cxlio_pf5_vf_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_dwc_tx_parity_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts_atg4"
     value="true" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range1_size_low_desired_interleave_range1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts_atg5"
     value="true" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_pld_avmm2_clk_rowclk_hz"
     value="112500000" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fifo_power_mode"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_5_k_cii_addr_size5_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_sup_mode_hwtcl" value="user_mode" />
  <parameter name="cxlio_pf0_vf_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_98_k_pf4_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar4_prefetchable"
     value="disable" />
  <parameter name="cxlio_flexbus_range2_memory_active_user_hwtcl" value="1" />
  <parameter name="cxlio_pf7_bar4_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf0_sriov_vf_subsys_dev_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_revclasscode_rid"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_bar3_mask_bit0"
     value="false" />
  <parameter name="hssi_avmm1_if_23_pldadapt_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_2ch_reg_usp_32g_tx_preset14"
     value="0" />
  <parameter name="cxlio_pf0_aer_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_avmm2_if_23_pcs_hip_cal_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_2ch_reg_usp_32g_tx_preset13"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_rst_hwtcl"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_2ch_reg_usp_32g_tx_preset12"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_dfd_mux_adpt_16to23"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_pcie_slot_imp"
     value="pf0_not_implemented" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_out_bit0_rst_val_hwtcl"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_out_bit0_rst_val"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf4_aspm_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk1_inv_en_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_13_comp_cnt" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_con_status_reg_no_soft_rst"
     value="pf0_internally_reset" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="cxlio_pf0_bar5_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_2ch_reg_usp_32g_tx_preset15"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_8g_sigdet_out_rst_val"
     value="reset_to_zero_sigdet" />
  <parameter name="cxlio_pf0_msi_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sriov_num_vf_non_ari"
     value="0" />
  <parameter name="hssi_ctr_u_pcie_top_virtual_l1sub_support" value="true" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_eieos_cnt"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter name="cxlio_pf3_vf_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff7_k_exvf_msixpba_bir_pf7_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outctrl_gr0_hwtcl"
     value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar2_mask"
     value="0" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_full_hwtcl" value="full_pc_dw" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_138_k_pf6_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar0_prefetchable"
     value="disable" />
  <parameter name="cxlio_pf0_bar0_mask_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_13_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz"
     value="800000000" />
  <parameter name="hssi_pldadapt_rx_13_fifo_stop_rd_hwtcl" value="rd_empty" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="disable" />
  <parameter name="cxlio_pf5_msix_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_87_k_pf3_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_exp_rom_base_addr_reg_rom_bar_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_xbar_sel_3_attr"
     value="0" />
  <parameter name="cxlio_pf1_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_15_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="cxlio_pf3_vf_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar3_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_us_last_chnl" value="us_last_chnl" />
  <parameter name="cxlio_pf5_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_surprise_down_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter name="hssi_avmm1_if_23_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_exp_rom_base_addr_reg_exp_rom_base_address"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_io_decode"
     value="io32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_pld_clk1_delay_en_hwtcl" value="enable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_inctrl_gr3_hwtcl"
     value="aib_inctrl3_setting3" />
  <parameter name="cxlio_pf5_bar3_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf3_vf_msix_pba_bir_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_vf_bar1_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_rx_15_gb_rx_idwidth" value="idwidth_32" />
  <parameter name="hssi_pldadapt_tx_13_fifo_wr_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_txfifowr_post_ct_sel_hwtcl"
     value="txfifowr_sclk_post_ct" />
  <parameter name="hssi_pldadapt_tx_23_phcomp_rd_del_hwtcl" value="phcomp_rd_del3" />
  <parameter name="cxlio_pf0_bar1_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf3_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_36_k_pf1_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_15_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="sdc_margin_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_cpll_post_rls_quiet_time"
     value="10" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_replay_timer_timeout_err_sts_attr"
     value="false" />
  <parameter name="hssi_avmm1_if_13_pldadapt_uc_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf7_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_corrected_internal_err_sts_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_fifo_wr_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar4_enable"
     value="disable" />
  <parameter name="hssi_aibnd_rx_15_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf2_not_in_msix_table" />
  <parameter name="cxlio_pf6_vf_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fifo_write_latency_adjust"
     value="disable" />
  <parameter name="hssi_aibnd_tx_15_op_mode" value="tx_dcc_enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_7_vf_tph_sttable_size_7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_datapath_tb_sel_hwtcl"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_pld_pma_fpll_cnt_sel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter name="hssi_pldadapt_tx_23_fifo_rd_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl0_k_exvf_tph_sttablesize_pf0_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_write_resp_en" value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_hps_ctrl_en_hwtcl"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff0_k_exvf_msixpba_bir_pf0_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_word_align_hwtcl" value="wa_en" />
  <parameter name="hssi_pldadapt_rx_23_rx_true_b2b_hwtcl" value="b2b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ehp_ctrl1_k_tx_rd_th_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_11_k_pf0_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_15_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_pldadapt_tx_13_aib_clk2_sel"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_core_dn_prgmnvrt"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_ats_reg_inval_queue_dep"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_vf_offset_stride_first_vf_off"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_173_k_pf7_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_pld_clk1_delay_sel" value="delay_path3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_rcvd_pm_turnoff_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_4_vf_tph_intvec_mode_4"
     value="pf0_vf_tphcap_4_vf_tph_intvec_mode_4_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf1_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_clkdiv_hwtcl"
     value="aib_tx_clkdiv_setting1" />
  <parameter name="hssi_pldadapt_tx_23_ds_master_hwtcl" value="ds_master_en" />
  <parameter name="cxlio_pf5_vf_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_10h_reg_usp_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter name="cxlio_pf1_acs_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_15_pldadapt_gate_dis" value="disable" />
  <parameter name="hssi_pldadapt_tx_13_reconfig_settings" value="{}" />
  <parameter name="sideband_clk_user_hwtcl" value="1" />
  <parameter name="cxlio_pf6_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_10h_reg_usp_tx_preset3"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_word_mark_hwtcl" value="wm_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter name="cxlio_pf3_vf_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_subs_id0_k_exvf_subsysid_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_out_bit3_rst_val_hwtcl"
     value="reset_to_zero_hfsrout3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_stagger_control_k_stag_dlycnt_attr"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter name="true_value_hwtcl" value="true" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar5_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_pfull" value="10" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_164_k_pf7_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter name="cxlio_pf3_vf_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_control_link_status_reg_pcie_cap_link_auto_bw_int_en"
     value="false" />
  <parameter name="hssi_pldadapt_rx_23_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_hps_ctrl_en_hwtcl"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_hot_plug_capable"
     value="false" />
  <parameter name="cxlio_pf5_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_msix_pba_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_1ch_reg_dsp_tx_preset9"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_5_vf_msix_table_offset_5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_1ch_reg_dsp_tx_preset8"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_con_status_reg_no_soft_rst"
     value="pf0_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_2_k_cii_start_addr2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_67_k_pf3_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_pfull" value="10" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rcrbbar_en"
     value="rcrbbar_en_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_xbar_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter name="cxlio_pf4_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_2ch_reg_usp_16g_tx_preset15"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_prs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf7_not_in_msix_table_vf" />
  <parameter name="hssi_avmm1_if_13_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_pld_8g_tx_boundary_sel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_2ch_reg_usp_16g_tx_preset12"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_intb_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_2ch_reg_usp_16g_tx_preset13"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_2ch_reg_usp_16g_tx_preset14"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_2_k_cii_addr_size2_attr"
     value="0" />
  <parameter
     name="hssi_avmm2_if_15_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_hrdrst_rst_sm_dis_hwtcl"
     value="enable_tx_rst_sm" />
  <parameter name="cxlio_pf1_vf_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset2"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_duplex_mode_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_subs_id2_k_exvf_subsysid_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_prbs_flags_sr_enable_hwtcl"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_hdpldadapt_speed_grade" value="dash_3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter name="cxlio_pf2_vf_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_tph_req_cap_reg_int_vct_mode_supd"
     value="pf7_tph_req_cap_reg_int_vct_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_cii_ctrl_k_pfdata_vf_virtio_en_attr"
     value="false" />
  <parameter name="cxlio_pf5_vf_bar5_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_rcvr_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_avmm2_if_0_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="hssi_pldadapt_rx_13_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_selflock"
     value="aib_dllstr_align_selflock_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_91_k_pf4_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dy_ctl_static_hwtcl"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff0_k_exvf_msixpba_bir_pf0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf0_aspm_dis" />
  <parameter
     name="hssi_pldadapt_rx_13_txfiford_post_ct_sel"
     value="txfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_phcomp_rd_del_hwtcl" value="phcomp_rd_del3" />
  <parameter name="cxlio_pf0_subsys_vendor_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_ehp_tx_uncorrectable_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_fifo_wr_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_rst"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter name="cxlio_pf6_vf_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff1_k_exvf_msixpba_bir_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter name="hssi_pldadapt_tx_0_tx_datapath_tb_sel" value="har_reset_tb" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_pld_pma_reser_out_polling_bypass"
     value="disable" />
  <parameter name="hssi_aibnd_tx_0_aib_ddrctrl_gr0" value="aib_ddr0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_mlf_tlp_err_sts_attr"
     value="false" />
  <parameter name="part_trait_device" value="AGIB027R29A1E2VR3" />
  <parameter
     name="hssi_aibnd_tx_13_powermode_freq_hz_aib_hssi_tx_transfer_clk"
     value="800000000" />
  <parameter name="cxlio_pf3_vf_bar0_64b_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_empty" value="empty_dw" />
  <parameter name="hssi_pldadapt_rx_0_ds_master" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf0_no_int" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_deskew_ctrl_k_dskw_force_done_p3_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_chnl_bonding_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_23_gb_tx_idwidth" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf5_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_pldadapt_rx_23_ds_bypass_pipeln"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_core_updnen_hwtcl"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar2_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_duplex_mode_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outndrv_r78_hwtcl"
     value="aib_ndrv78_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_6_vf_msix_table_offset_6"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_in_bit2_rst_val_hwtcl"
     value="reset_to_one_hfsrin2" />
  <parameter name="cxlio_pf4_vf_msix_table_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_powermode_freq_hz_pld_tx_clk1_dcm"
     value="400000000" />
  <parameter name="cxlio_pf0_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dll_entest_hwtcl"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_ehp_tx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_cont_cal"
     value="aib_tx_dcc_cal_cont" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_exp_rom_base_addr_reg_rom_bar_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_full" value="full_pc_dw" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_prs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="6" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_dly_pst"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_3_k_cii_addr_size3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_3_k_pf0_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_1_vf_ats_globalinv_support_1"
     value="pf0_vf_atscap_1_vf_ats_globalinv_support_1_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_10h_reg_usp_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_10h_reg_usp_tx_preset3"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_clkdiv_hwtcl"
     value="aib_tx_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_exp_rom_base_addr_reg_exp_rom_base_address"
     value="0" />
  <parameter name="cxlio_pf7_pasid_cap_privileged_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_msix_enable"
     value="disable" />
  <parameter name="cxlio_pf4_vf_bar5_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_rx_15_compin_sel" value="compin_master" />
  <parameter name="hssi_pldadapt_tx_13_gb_tx_idwidth" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf6_no_int" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_auto_lane_flip_ctrl_en"
     value="false" />
  <parameter name="cxlio_pf4_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter name="hssi_pldadapt_rx_23_pma_hclk_scg_en_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_rx_lane_flip_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_head2_cap_mem_hwinit_mode"
     value="pf0_dvsec_head2_cap_mem_hwinit_mode_true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_16_k_pf0_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fifo_write_latency_adjust"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_power_controller"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_in_bit0_rst_val"
     value="reset_to_one_hfsrin0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_4_vf_tph_sttable_size_4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ats_ctl0_k_exvf_ats_pagealignreq_pf3_attr"
     value="false" />
  <parameter name="cxlio_pf1_vf_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_clkdiv_hwtcl"
     value="aib_tx_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_0_vf_msix_pba_offset_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_pld_pma_reser_out_polling_bypass"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_pfull_hwtcl" value="10" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_siov_dvsec_flags_h"
     value="pf5_siov_dvsec_flags_h_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_rxeq_ph01_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter name="hssi_pldadapt_rx_23_bonding_dft_val_hwtcl" value="dft_0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_in_bit2_rst_val"
     value="reset_to_one_hfsrin2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_1_vf_msix_pba_offset_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter name="cxlio_pf1_msix_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_chemem_ctrl_k_perframe_addr_steer_opt"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_compin_sel" value="compin_master" />
  <parameter name="cxlio_pf2_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar2_mask"
     value="0" />
  <parameter name="cxlio_pf5_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_intb_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter name="hssi_pldadapt_rx_13_fifo_rd_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_5_k_pf0_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_asn_wait_for_pma_pcie_sw_done_cnt"
     value="64" />
  <parameter name="hssi_avmm1_if_13_pcs_arbiter_ctrl" value="avmm1_arbiter_uc_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_8_k_pf0_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_compin_sel_hwtcl" value="compin_master" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter name="cxlio_pf0_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_cfg_aer_rc_err_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_ehp_ctrl1_k_outstanding_crd_attr"
     value="0" />
  <parameter name="cxlio_pf4_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_5_vf_revision_id_5"
     value="1" />
  <parameter name="hssi_pldadapt_rx_23_gb_rx_odwidth" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_msi_cap_reg_per_vector_msk_cap"
     value="pf0_msi_cap_reg_per_vector_msk_cap_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_msix_table_ptr_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_tph_req_cap_reg_tph_st_tab_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="6" />
  <parameter name="hssi_pldadapt_rx_13_word_align_enable_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff4_k_exvf_msixpba_offset_pf4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_virtio_en"
     value="pf0_virtio_disable" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter name="cxlio_pf4_vf_bar0_64b_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf4_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf0_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_pipe_msgbuf_overflow_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_tsize3_k_exvf_msix_tablesize_pf6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_chnl_bonding_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_selflock"
     value="aib_tx_selflock_enable" />
  <parameter name="hssi_pldadapt_rx_13_asn_wait_for_fifo_flush_cnt" value="64" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fastbond_wren"
     value="wren_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_xbar_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msix_cap_reg_table_sz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_cap_reg_ari_acs_fun_grp_cap"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_fifo_power_mode_hwtcl"
     value="full_width_ps_dw" />
  <parameter name="cxlio_pf1_vf_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff3_k_exvf_msixtable_offset_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_phy_rxelecidle_k_rxelecidle_disable_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_126_k_pf5_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msi_cap_reg_mul_msg_cap"
     value="5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fifo_read_latency_adjust"
     value="disable" />
  <parameter
     name="hssi_avmm1_if_13_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_43_k_pf1_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_exvf_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_hrdrst_user_ctl_en" value="disable" />
  <parameter name="hssi_pldadapt_rx_23_sclk_sel" value="sclk1_rowclk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_121_k_pf5_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_txfiford_post_ct_sel_hwtcl"
     value="txfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff3_k_exvf_msixtable_bir_pf3_attr"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_manual_up"
     value="aib_tx_dcc_manual_up0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter name="hssi_pldadapt_rx_23_low_latency_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl2_k_lane0_sel_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_selflock_hwtcl"
     value="aib_tx_selflock_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_word_align" value="wa_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_entest_hwtcl"
     value="aib_dllstr_align_test_disable" />
  <parameter name="hssi_pldadapt_tx_15_dv_gen_hwtcl" value="dv_gen_dis" />
  <parameter name="hssi_pldadapt_tx_15_hdpldadapt_pld_tx_clk2_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_0ch_reg_usp_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter name="cxlio_pf2_vf_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter name="hssi_pldadapt_rx_0_pld_clk1_delay_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_0ch_reg_usp_tx_preset0"
     value="0" />
  <parameter name="cxlio_pf5_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outctrl_gr1_hwtcl"
     value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_122_k_pf5_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_byp_iocsr_unused"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_pld_rx_clk1_dcm_hz_hwtcl"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_indv" value="indv_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_168_k_pf7_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_eieos_cnt"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_ctrl1_k_devbrd_type_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_out_bit3_rst_val"
     value="reset_to_zero_hfsrout3" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_pempty_hwtcl" value="2" />
  <parameter
     name="hssi_pldadapt_rx_23_aib_clk1_sel"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_selectable_deemph_bit_mux"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_pld_clk1_inv_en_hwtcl" value="disable" />
  <parameter name="hssi_avmm2_if_23_calibration_type" value="one_time" />
  <parameter name="cxlio_pf6_bar2_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_flags_h_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_125_k_pf5_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_ltr_rst_val_hwtcl"
     value="reset_to_zero_ltr" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_mask_tx_pll_rst_val"
     value="reset_to_zero_maskpll" />
  <parameter name="cxlio_pf1_vf_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_ats_reg_inval_queue_dep"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_outctrl_gr3_hwtcl"
     value="aib_outen3_setting1" />
  <parameter name="cxlio_pf3_vf_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_cii_ctrl_k_pfdata_vf_virtio_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_dbi_access_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf7_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_12_k_pf0_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter name="hssi_ctr_u_phy_top_u_phy_octet1_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter name="cxlio_pf5_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_acs_cap_enable"
     value="disable" />
  <parameter name="hssi_avmm1_if_0_pldadapt_gate_dis" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk1_delay_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter name="hssi_ctr_cxl_pialup_virtual_cvp_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter name="cxlio_pf7_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_8_k_pf0_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_cfg_ram_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_err_en_nonfatal_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_11_k_pf0_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_sh_err_hwtcl" value="sh_err_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_24h_reg_dsp_32g_tx_preset4"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_rx_true_b2b_hwtcl" value="b2b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_24h_reg_dsp_32g_tx_preset5"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fastbond_rden"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_24h_reg_dsp_32g_tx_preset6"
     value="0" />
  <parameter name="cxlio_pf7_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_24h_reg_dsp_32g_tx_preset7"
     value="0" />
  <parameter name="hssi_aibnd_rx_13_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_tph_req_cap_reg_dev_spec_mode_supd"
     value="pf7_tph_req_cap_reg_dev_spec_mode_supd_false" />
  <parameter name="hssi_aibnd_rx_13_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter name="hssi_aibnd_rx_13_aib_datasel_gr1" value="aib_datasel1_setting1" />
  <parameter name="hssi_pldadapt_tx_23_dv_bond_hwtcl" value="dv_bond_dis" />
  <parameter name="cxlio_pf0_revision_id_user_hwtcl" value="1" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_cold_reset_time"
     value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_1_k_cii_addr_size1_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_rst"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_tph_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_asn_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_csb_opcode_ctrl_lock_attr"
     value="false" />
  <parameter name="hssi_aibnd_rx_0_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_subs_id1_k_exvf_subsysid_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_siov_dvsec_funtion_dependency_link"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_loopback_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_vf_offset_stride_first_vf_off"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ptm_adj_lsb_k_cfg_ptm_local_clock_adj_lsb_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_duplex_mode" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter name="cxlio_pf6_pasid_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_pld_avmm2_clk_rowclk_hz"
     value="112500000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_1_vf_ats_pagealignedreq_1"
     value="pf0_vf_atscap_1_vf_ats_pagealignedreq_1_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar1_prefetchable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_stretch_num_stages" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_exp_rom_base_addr_reg_rom_bar_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_phy_rxtermination_k_rxtermination_attr"
     value="127" />
  <parameter
     name="hssi_avmm2_if_23_pcs_calibration_feature_en"
     value="avmm2_pcs_calibration_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_r_flp_phy_rcvd_ts2_all_lanes_dis"
     value="r_flp_phy_rcvd_ts2_all_lanes_dis_false" />
  <parameter name="cxlio_pf5_vf_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl3_k_exvf_tph_sttablelocation_pf6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1_substates_off_l1sub_t_l1_2"
     value="4" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_hp_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_attention_indicator"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_manual_dn"
     value="aib_tx_dcc_manual_dn0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_rx_usertest_sel" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_sriov_cap_vf_mig_cap"
     value="pf1_sriov_cap_vf_mig_cap_false" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_pld_tx_clk1_dcm_hz"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_subsystemid_subsystemvendorid"
     value="0" />
  <parameter name="hssi_aibnd_rx_15_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter name="hssi_pldadapt_tx_15_hip_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_fifo_double_write"
     value="fifo_double_write_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_cap_id_nxt_ptr_reg_dsi"
     value="pf4_not_required" />
  <parameter name="hssi_pldadapt_tx_15_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_14h_reg_usp_rx_preset_hint4"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_14h_reg_usp_rx_preset_hint5"
     value="7" />
  <parameter name="cxlio_pf2_vf_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_con_status_reg_no_soft_rst"
     value="pf3_internally_reset" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fifo_power_mode"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_ctl_k_cvp_bar_type_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar0_reg_bar0_type"
     value="pf7_bar0_mem32" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dy_ctl_static_hwtcl"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf0_not_capable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_support_mod_ts"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_5_vf_msix_pba_bir_5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf7_aspm_dis" />
  <parameter name="cxlio_pf5_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_15_powermode_freq_hz_aib_hssi_tx_transfer_clk"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_pldadapt_rx_0_internal_clk1_sel1_hwtcl"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_ats_reg_page_aglign_req"
     value="pf6_ats_reg_page_aglign_req_false" />
  <parameter name="csr_k_clkreq_hysterisis_engineer_mode_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff3_k_exvf_msixpba_offset_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf5_not_capable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf3_aspm_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_corrected_internal_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_en_iocsr_unused_hwtcl"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_lockreq_muxsel"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter name="hssi_aibnd_rx_15_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_tph_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf3_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_bad_tlp_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_cfg_bw_mgt_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_l1_1_pcipm_support"
     value="true" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_datapath_tb_sel_hwtcl"
     value="har_reset_tb" />
  <parameter
     name="hssi_pldadapt_rx_13_asn_bypass_pma_pcie_sw_done_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf2_vf_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_txferclkout_shiften"
     value="aib_red_txferclkout_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar4_reg_bar4_type"
     value="pf5_bar4_mem32" />
  <parameter name="cxlio_pf0_ltr_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_virtio_en"
     value="pf4_virtio_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_us_bypass_pipeln_hwtcl"
     value="us_bypass_pipeln_dis" />
  <parameter name="cxlio_pf7_num_of_vf_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_ltr_rst_val_hwtcl"
     value="reset_to_zero_ltr" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dft_hwtcl"
     value="aib_tx_dcc_dft_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msix_table_ptr_table_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter name="hssi_aibnd_tx_23_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_cap_id_nxt_ptr_reg_dsi"
     value="pf1_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar4_reg_bar4_type"
     value="pf0_bar4_mem32" />
  <parameter name="hssi_ctr_pipe_direct_octet0_hwtcl" value="octet0_eight_x1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_csb_msg_dropped_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk1_sel_hwtcl" value="pld_clk1_dcm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_76_k_pf3_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_ltr_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_10h_reg_dsp_rx_preset_hint2"
     value="0" />
  <parameter name="hssi_avmm2_if_15_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_10h_reg_dsp_rx_preset_hint3"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_rx_shiften_hwtcl"
     value="aib_red_rx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_93_k_pf4_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="cxlio_pf2_sriov_vf_device_id_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_pld_clk1_inv_en" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_out_bit1_rst_val_hwtcl"
     value="reset_to_one_hfsrout1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_5_k_cii_start_addr5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_89_k_pf4_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_ats_reg_global_inval_suppport"
     value="pf0_ats_reg_global_inval_suppport_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_hot_plug_capable"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_aibnd_tx_13_powermode_ac"
     value="txdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_pldadapt_rx_23_fifo_double_read_hwtcl"
     value="fifo_double_read_en" />
  <parameter name="cxlio_pf4_bar3_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_aibnd_tx_23_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter name="refclk_mode_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_23_aib_outctrl_gr3" value="aib_outen3_setting1" />
  <parameter name="hssi_aibnd_tx_23_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter name="hssi_pldadapt_tx_23_word_mark_hwtcl" value="wm_en" />
  <parameter name="hssi_aibnd_tx_23_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_131_k_pf5_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter name="hssi_avmm2_if_15_silicon_rev" value="14nm5" />
  <parameter name="hssi_pldadapt_tx_13_chnl_bonding" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_mask_tx_pll_rst_val"
     value="reset_to_zero_maskpll" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_powermode_freq_hz_aib_hssi_rx_transfer_clk"
     value="800000000" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter name="hssi_pldadapt_tx_0_comp_cnt" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_tph_req_cap_reg_tph_st_tab_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_new_dll_hwtcl"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter name="cxlio_pf4_bar1_mask_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_15_aib_outndrv_r78" value="aib_ndrv78_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_fifo_rd_clk_sel_hwtcl"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter name="cxlio_pf6_sriov_vf_revision_id_user_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_ecrc_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter name="cxlio_pf2_bar3_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf3_vf_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_dv_mode_hwtcl" value="dv_mode_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_fifo_wr_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_en"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_dirclkn_shiften_hwtcl"
     value="aib_red_dirclkn_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter name="hssi_pldadapt_rx_0_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devvendid_vendorid"
     value="0" />
  <parameter name="cxlio_pf2_sriov_vf_mig_cap_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_vf_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_23_powermode_ac"
     value="txdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_sriov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_tph_req_cap_reg_dev_spec_mode_supd"
     value="pf4_tph_req_cap_reg_dev_spec_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_fifo_rd_clk_frm_gen_scg_en_hwtcl"
     value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_txfifowr_post_ct_sel_hwtcl"
     value="txfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar4_reg_bar4_type"
     value="pf4_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf3_no_int" />
  <parameter name="cxlio_pf3_vf_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_maxpayload_size"
     value="max_payload_512" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_77_k_pf3_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter name="sris_refclk_hwtcl" value="sosctl_srisen_false" />
  <parameter name="cxlio_pf5_vf_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_config_phy_tx_change"
     value="pf0_full_swing" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_tph_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf7_vf_msix_tablesize_user_hwtcl" value="0" />
  <parameter
     name="hssi_avmm2_if_13_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_pld_pma_reser_out_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_manual_dn"
     value="aib_tx_dcc_manual_dn0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_prs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fifo_power_mode"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter name="cxlio_pf1_vf_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_pld_rx_clk1_dcm_hz_hwtcl"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_surprise_down_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dll_entest"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_pld_8g_eidleinfersel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_manual_dn_hwtcl"
     value="aib_tx_dcc_manual_dn0" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_mode_hwtcl" value="txphase_comp" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_msix_next_ptr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter name="hssi_aibnd_tx_13_powermode_dc" value="powerup" />
  <parameter name="cxlio_pf7_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_exvf_tph_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_pempty_hwtcl" value="2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_cfg_ram_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_usp_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_usp_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter name="cxlio_pf1_bar4_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf2_msix_table_offset_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_rx_datapath_tb_sel" value="pcs_chnl_tb" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_txferclkout_shiften"
     value="aib_red_txferclkout_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_dlink_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_select_deemph_var_mux"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_duplex_mode_hwtcl" value="enable" />
  <parameter name="hssi_aibnd_tx_23_powermode_dc" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_con_status_reg_no_soft_rst"
     value="pf3_internally_reset" />
  <parameter name="cxlio_flexbus_range1_media_type_user_hwtcl" value="0" />
  <parameter name="cxlio_pf0_ee_tlp_prefix_user_hwtcl" value="1" />
  <parameter name="cxlio_pf4_vf_bar2_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_avmm2_if_15_func_mode" value="c3adpt_pmadir" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_aib_fabric_rx_sr_clk_in_hz_hwtcl"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_pout_shiften_hwtcl"
     value="aib_red_pout_shift_disable" />
  <parameter
     name="hssi_avmm2_if_23_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_lockreq_muxsel_hwtcl"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_mrl_sensor"
     value="false" />
  <parameter name="cxlio_pf7_msix_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_mode_hwtcl" value="rxphase_comp" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl2_k_lane1_sel_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_pld_pma_pcie_switch_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_8_k_pf0_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_pldpll_error_timeout"
     value="65535" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_ctrl1_k_devbrd_type_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_ctrl1_k_vsec_next_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk1_sel_hwtcl" value="pld_clk1_dcm" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_52_k_pf2_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf1_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_20h_reg_dsp_rx_preset_hint10"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_20h_reg_dsp_rx_preset_hint11"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar2_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf0_sriov_vf_mig_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_dy_ctl_static"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_5_vf_tph_sttable_loc_5"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar2_mask"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar4_64b_enable_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_sr_sr_reserved_out_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf4_not_in_msix_table_vf" />
  <parameter
     name="hssi_pldadapt_tx_13_fpll_shared_direct_async_in_sel_hwtcl"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter name="hssi_pldadapt_tx_0_dv_gen" value="dv_gen_dis" />
  <parameter name="hssi_ctr_pcie_p0_config" value="p0_rp" />
  <parameter name="hssi_pldadapt_tx_23_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf2_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_pipe_msgbuf_overflow_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_0_k_cii_addr_size0_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_asn_wait_for_dll_reset_cnt" value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_7_k_cii_addr_size7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter name="cxlio_pf3_num_of_vf_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_cap_id_nxt_ptr_reg_dsi"
     value="pf7_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_l1_1sub_cap_enable"
     value="enable" />
  <parameter name="cxlio_pf0_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter name="hssi_pldadapt_tx_0_fifo_width" value="fifo_double_width" />
  <parameter name="cxlio_pf7_vf_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_acs_capabilities_ctrl_reg_acs_src_valid"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_drx_shiften_hwtcl"
     value="aib_red_drx_shift_disable" />
  <parameter name="cxlio_pf5_sriov_vf_subsys_dev_id_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_msi_per_vector_msk_user_hwtcl" value="0" />
  <parameter name="cxlio_flexbus_range1_memory_size_low_hwtcl" value="0" />
  <parameter name="cxlio_pf6_bar5_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_ctr_u_ial_top_r_credit_return_scheme" value="free_cnt" />
  <parameter
     name="hssi_pldadapt_rx_23_powermode_freq_hz_pld_rx_clk1_dcm"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msix_cap_reg_table_sz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset2"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter name="hssi_pldadapt_rx_23_phcomp_rd_del_hwtcl" value="phcomp_rd_del2" />
  <parameter name="hssi_pldadapt_tx_23_us_master_hwtcl" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_dtx_shiften_hwtcl"
     value="aib_red_dtx_shift_disable" />
  <parameter name="cxlio_pf5_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_hps_ctrl_en_hwtcl"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_aer_rc_err_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_6_vf_tph_sttable_loc_6"
     value="0" />
  <parameter name="cxlio_pf4_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_en"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_msi_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_tx_usertest_sel_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_empty" value="empty_default" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_manual_up"
     value="aib_tx_dcc_manual_up0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_cii_ctrl_k_cii_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable_atg4"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable_atg5"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_1_k_cii_addr_size1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_19_k_pf0_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_red_shift_en"
     value="aib_red_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_tph_req_cap_reg_st_table_loc"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_en_hwtcl"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_aib_clk1_sel_hwtcl"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_5_vf_ats_invqueue_depth_5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="disable" />
  <parameter name="cxlio_pf7_class_code_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar2_enable"
     value="disable" />
  <parameter name="cxlio_pf2_vf_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_41_k_pf1_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_dirclkp_shiften"
     value="aib_red_dirclkp_shift_disable" />
  <parameter
     name="hssi_pldadapt_rx_13_aib_clk1_sel"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_0_vf_revision_id_0"
     value="1" />
  <parameter name="hssi_pldadapt_rx_13_pma_hclk_scg_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter name="cxlio_pf5_vf_bar4_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_phcomp_rd_del_hwtcl" value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar2_reg_bar2_type"
     value="pf7_bar2_mem32" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_8g_sigdet_out_rst_val_hwtcl"
     value="reset_to_zero_sigdet" />
  <parameter name="hssi_aibnd_tx_23_aib_tx_dcc_en" value="aib_tx_dcc_enable" />
  <parameter name="cxlio_pf2_bar5_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_csb_opcode_ctrl_lock_attr"
     value="false" />
  <parameter name="hssi_aibnd_tx_13_aib_tx_dcc_dft" value="aib_tx_dcc_dft_disable" />
  <parameter
     name="hssi_pldadapt_tx_0_aib_clk1_sel"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter name="hssi_pldadapt_tx_15_fifo_stop_rd" value="rd_empty" />
  <parameter name="cxlio_pf5_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_rcvd_pm_turnoff_en_attr"
     value="false" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_sr_sr_reserved_in_en" value="enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_sriov_next_ptr"
     value="624" />
  <parameter
     name="hssi_aibnd_rx_13_aib_red_shift_en_hwtcl"
     value="aib_red_shift_disable" />
  <parameter name="hssi_ctr_sideband_clk_sel_hwtcl" value="sideband_div8clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_dbi_access_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_15_k_pf0_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf7_vf_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_14h_reg_dsp_tx_preset5"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_byp_hwtcl"
     value="aib_tx_dcc_byp_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_14h_reg_dsp_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_exvf_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_hip_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_fifo_stop_wr" value="wr_full" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_en"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_capability_reg_l1_2_aspm_support"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_exp_rom_base_addr_reg_rom_bar_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_fifo_stop_rd_hwtcl" value="rd_empty" />
  <parameter name="hssi_pldadapt_rx_23_dv_mode_hwtcl" value="dv_mode_dis" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_pld_pma_eye_monitor_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_in_bit1_rst_val_hwtcl"
     value="reset_to_one_hfsrin1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff5_k_exvf_msixtable_bir_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_class_code_revision_id_revision_id"
     value="0" />
  <parameter name="opt_csb_pll_en_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter name="cxlio_pf1_sriov_vf_revision_id_user_hwtcl" value="1" />
  <parameter name="hssi_pldadapt_rx_15_bonding_dft_val_hwtcl" value="dft_0" />
  <parameter name="hssi_pldadapt_tx_13_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter name="targeted_devkit_hwtcl" value="NONE" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_23_hrdrst_user_ctl_en" value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_outndrv_r56_hwtcl"
     value="aib_ndrv56_setting0" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_full_hwtcl" value="full_pc_dw" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_46_k_pf2_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter name="cxlio_pf5_vf_bar3_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf0_bar4_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf3_aer_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_iinasyncen_hwtcl"
     value="aib_inasyncen_setting2" />
  <parameter name="hssi_aibnd_tx_23_op_mode" value="tx_dcc_enable" />
  <parameter name="hssi_ctr_active_lane_octet0" value="octet0_lane_8on" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter name="cxlio_pf6_vf_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter name="cxlio_pf6_func_dep_link_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_sh_err" value="sh_err_dis" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar1_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_red_shift_en_hwtcl"
     value="aib_red_shift_disable" />
  <parameter name="cxlio_pf6_aer_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_pipe_mode_hwtcl" value="disable_pipe" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_halfcode"
     value="aib_tx_halfcode_enable" />
  <parameter name="hssi_ctr_active_lane_octet1" value="octet1_lane_8on" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf2_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_devcapreg2_tph_cpl_support"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_virtio_en"
     value="pf0_virtio_disable" />
  <parameter name="cxlio_maxpayload_size_user_hwtcl" value="2" />
  <parameter name="hssi_pldadapt_tx_23_fifo_stop_wr_hwtcl" value="wr_full" />
  <parameter
     name="hssi_pldadapt_rx_15_ds_bypass_pipeln"
     value="ds_bypass_pipeln_dis" />
  <parameter name="pipe_direct_mode_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_intd_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_phy_rxelecidle_k_rxelecidle_disable_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_frmgen_bypass_hwtcl"
     value="frmgen_bypass_en" />
  <parameter name="hssi_pldadapt_tx_13_compin_sel" value="compin_master" />
  <parameter
     name="hssi_avmm1_if_23_pcs_calibration_feature_en"
     value="avmm1_pcs_calibration_dis" />
  <parameter name="cxlio_pf5_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="6" />
  <parameter name="cxlio_pf6_sriov_vf_mig_int_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_23_aib_iinasyncen" value="aib_inasyncen_setting2" />
  <parameter name="cxlio_pf6_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_0_powermode_freq_hz_aib_hssi_tx_transfer_clk"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_expansion_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_csb_msg_dropped_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_ats_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_hrdrst_align_bypass_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter name="hssi_avmm1_if_0_pldadapt_read_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_frmgen_bypass_hwtcl"
     value="frmgen_bypass_en" />
  <parameter name="cxlio_pf7_vf_msix_table_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_clk_csr_k_osc_clk_dis"
     value="clk_csr_k_osc_clk_dis_false" />
  <parameter name="hssi_pldadapt_tx_23_low_latency_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf7_vf_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf1_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_in_bit2_rst_val_hwtcl"
     value="reset_to_one_hfsrin2" />
  <parameter name="hssi_aibnd_tx_23_op_mode_hwtcl" value="tx_dcc_enable" />
  <parameter name="cxlio_pf3_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_34_k_pf1_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_ehp_rx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter name="cxlio_pf2_vf_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="hssi_aibnd_tx_13_op_mode_hwtcl" value="tx_dcc_enable" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_pempty_hwtcl" value="2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_14_k_pf0_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_us_last_chnl_hwtcl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_loopback_mode" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_24h_reg_usp_tx_preset13"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_24h_reg_usp_tx_preset12"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_7_vf_msix_table_bir_7"
     value="0" />
  <parameter name="hssi_ctr_pcie_p3_config" value="p3_rp" />
  <parameter name="cxlio_pf3_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_38_k_pf1_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_lockreq_muxsel"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_mlf_tlp_err_sts_en_attr"
     value="false" />
  <parameter name="cxlio_pf2_msi_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_bar1_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_avmm2_if_23_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf5_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_ptm_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_rxeq_ph01_en_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_rxeq_ph01_en_atg4"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_dftmuxsel"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf5_minus_6db" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_csb_msg_dropped_err_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_rst_prgmnvrt"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_fc_protocol_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msi_cap_reg_extnd_msg_data_capable"
     value="pf2_msi_cap_reg_extnd_msg_data_capable_false" />
  <parameter name="show_hidden_tab_hwtcl" value="0" />
  <parameter name="cxlio_hdm_count_user_hwtcl" value="2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_28h_reg_usp_32g_tx_preset9"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_new_dll_hwtcl"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_28h_reg_usp_32g_tx_preset8"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_datasel_gr0_hwtcl"
     value="aib_datasel0_setting0" />
  <parameter name="hssi_pldadapt_tx_0_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter name="cxlio_pf4_vf_msix_table_offset_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_rx_true_b2b" value="b2b" />
  <parameter name="hssi_ctr_active_lane_octet0_hwtcl" value="octet0_lane_8on" />
  <parameter name="cxlio_pf0_bar2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_sriov_cap_vf_mig_int"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_compin_sel" value="compin_master" />
  <parameter
     name="hssi_aibnd_rx_23_aib_inctrl_gr3_hwtcl"
     value="aib_inctrl3_setting3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_stop_rd" value="rd_empty" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf6_sriov_vf_bar0_mem32" />
  <parameter name="hssi_aibnd_rx_15_aib_outndrv_r12" value="aib_ndrv12_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf7_minus_6db" />
  <parameter name="hssi_aibnd_tx_13_aib_tx_dcc_en" value="aib_tx_dcc_enable" />
  <parameter name="hssi_pldadapt_rx_23_ds_last_chnl_hwtcl" value="ds_last_chnl" />
  <parameter name="hssi_pldadapt_tx_13_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_pldadapt_tx_15_fifo_rd_clk_frm_gen_scg_en_hwtcl"
     value="enable" />
  <parameter name="cxlio_pf6_vf_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf6_not_capable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf4_no_int" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_161_k_pf7_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_11_k_pf0_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_pld_aib_loopback_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_powermode_dc_hwtcl" value="powerup" />
  <parameter name="cxlio_pf1_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_tx_0_frmgen_wordslip_hwtcl"
     value="frmgen_wordslip_dis" />
  <parameter name="cxlio_pf4_bar5_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_free_run_div_clk" value="out_of_reset_sync" />
  <parameter name="hssi_pldadapt_tx_0_indv_hwtcl" value="indv_en" />
  <parameter name="cxlio_pf6_vf_msix_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_aib_fabric_rx_transfer_clk_hz"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_10g_rx_crc32_err_rst_val_hwtcl"
     value="reset_to_zero_crc32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_subs_id0_k_exvf_subsysid_pf0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_ats_reg_global_inval_suppport"
     value="pf1_ats_reg_global_inval_suppport_false" />
  <parameter
     name="hssi_pldadapt_rx_23_ds_bypass_pipeln_hwtcl"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dll_dft_sel"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_xbar_sel_2_attr"
     value="0" />
  <parameter name="cxlio_pf3_tph_cpl_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fastbond_rden_hwtcl"
     value="rden_ds_fast_us_fast" />
  <parameter name="cxlio_pf2_vf_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_inctrl_gr1_hwtcl"
     value="aib_inctrl1_setting3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf2_not_capable" />
  <parameter name="cxlio_pf5_vf_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_clkdiv_hwtcl"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter
     name="hssi_pldadapt_tx_23_fifo_rd_clk_sel"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_err_en_correct_err_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_test_clk_pll_en_n"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_rcvd_pm_to_ack_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="cxlio_pf0_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_phcomp_rd_del" value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter name="cxlio_pf0_sriov_vf_revision_id_user_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_halfcode"
     value="aib_tx_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_prbs_flags_sr_enable_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_1_vf_revision_id_1"
     value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devcapreg2_ee_tlp_prefix_support"
     value="pf0_devcapreg2_ee_tlp_prefix_support_true" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_1_vf_subysystem_id_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter name="cxlio_pf5_vf_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_hrdrst_user_ctl_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl_k_dfd_q3_sel_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter name="hssi_aibnd_rx_23_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_aib_clk2_sel_hwtcl"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_fastbond_wren"
     value="wren_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range1_size_high_memory_range1_size_high"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_fifo_wr_clk_sel_hwtcl"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_rcvd_pm_to_ack_en_attr"
     value="false" />
  <parameter name="cxlio_pf1_aer_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_pipe_mode_hwtcl" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_6_vf_msix_pba_bir_6"
     value="0" />
  <parameter name="cxlio_pf2_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode_atg4"
     value="gen4_pf0_next_rec_speed" />
  <parameter name="hssi_ctr_u_pcie_top_ptm_enable" value="disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode_atg5"
     value="gen5_pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_3_k_cii_start_addr3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf2_no_int" />
  <parameter name="hssi_aibnd_tx_13_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_152_k_pf6_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_14_k_pf0_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msi_cap_reg_per_vector_msk_cap"
     value="pf5_msi_cap_reg_per_vector_msk_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff0_k_exvf_msixpba_offset_pf0_attr"
     value="0" />
  <parameter name="cxlio_pf2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_frmgen_pyld_ins_hwtcl"
     value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_10g_rx_crc32_err_rst_val"
     value="reset_to_zero_crc32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_rx_enh_link_behavior_ctrl"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_tph_req_cap_reg_dev_spec_mode_supd"
     value="pf1_tph_req_cap_reg_dev_spec_mode_supd_false" />
  <parameter name="hssi_pldadapt_tx_13_us_master_hwtcl" value="us_master_en" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_dftmuxsel"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter name="cxlio_pf6_vf_bar1_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_asn_wait_for_fifo_flush_cnt" value="64" />
  <parameter name="cxlio_pf2_prs_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_hrdrst_dcd_cal_done_bypass" value="disable" />
  <parameter name="cxlio_pf7_vf_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_cfg_ram_correctable_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf1_vf_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fastbond_wren"
     value="wren_ds_fast_us_fast" />
  <parameter name="cxlio_flr_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_jtagid1_k_jtag_id_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter name="cxlio_pf0_bar1_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable_atg4"
     value="gen4_pf0_continue" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_ecrc_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable_atg5"
     value="gen5_pf0_continue" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_powermode_ac_hwtcl"
     value="txdatapath_high_speed_pwr" />
  <parameter name="cxlio_pf7_sriov_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter name="hssi_pldadapt_rx_15_rx_prbs_flags_sr_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_trig_sel_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_subs_id3_k_exvf_subsysid_pf6_attr"
     value="0" />
  <parameter name="cxl_ldid_en_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_23_aib_outpdrv_r12" value="aib_pdrv12_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_80_k_pf3_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_aib_fabric_rx_transfer_clk_hz_hwtcl"
     value="800000000" />
  <parameter
     name="hssi_aibnd_tx_13_aib_outctrl_gr2_hwtcl"
     value="aib_outen2_setting1" />
  <parameter name="hssi_pldadapt_rx_15_fifo_wr_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_dwc_tx_parity_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf3_vf_msix_tablesize_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pri_out_pagereq_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_replay_timer_timeout_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_subs_id2_k_exvf_subsysid_pf4_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_attention_indicator"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msix_table_ptr_table_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_ptm_autoupdate"
     value="autoupdate_10ms" />
  <parameter name="hssi_pldadapt_tx_13_gb_tx_idwidth_hwtcl" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_pld_pma_pcie_switch_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_clock_del_measure_enable_hwtcl"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_pld_avmm1_clk_rowclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_reset_ctrl1_k_clrhip_not_rst_sticky_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff2_k_exvf_msixtable_bir_pf2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff3_k_exvf_msixpba_offset_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar4_prefetchable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_lpbk_mode" value="disable" />
  <parameter name="cxlio_pf4_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter name="hssi_aib_ssm_silicon_rev" value="14nm5" />
  <parameter name="hssi_aibnd_tx_15_aib_ddrctrl_gr0" value="aib_ddr0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_24h_reg_usp_16g_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_133_k_pf6_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_24h_reg_usp_16g_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_24h_reg_usp_16g_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_jtagid1_k_jtag_id_1_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_core_up_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter name="cxlio_pf3_vf_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_24h_reg_usp_16g_tx_preset7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_subs_id3_k_exvf_subsysid_pf6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="hssi_pldadapt_tx_23_hdpldadapt_pld_tx_clk2_dcm_hz" value="0" />
  <parameter name="hssi_avmm1_if_23_func_mode" value="c3adpt_pmadir" />
  <parameter name="hssi_pldadapt_rx_15_rx_true_b2b_hwtcl" value="b2b" />
  <parameter name="hssi_pldadapt_rx_23_loopback_mode" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_pld_pma_fpll_cnt_sel_polling_bypass"
     value="disable" />
  <parameter name="cxlio_pf0_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_tx_13_frmgen_pipeln_hwtcl"
     value="frmgen_pipeln_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_rst"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_hp_pme_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf1_not_supported" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_prs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_user_vsec_offset"
     value="0" />
  <parameter name="cxlio_flexbus_range2_memory_size_high_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_ds_last_chnl_hwtcl" value="ds_last_chnl" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fifo_read_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter name="cxlio_pf0_sriov_vf_offset_stride_first_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_10h_reg_usp_rx_preset_hint3"
     value="7" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fastbond_wren"
     value="wren_ds_del_us_del" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_10h_reg_usp_rx_preset_hint2"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter name="cxlio_pf5_bar1_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_vf_bar0_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_rx_0_gb_rx_idwidth" value="idwidth_32" />
  <parameter name="hssi_pldadapt_rx_15_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter name="cxlio_pf6_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dy_ctl_static"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_reset_ctrl0_k_cvp_intf_reset_ctl_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_2_k_cii_pf_en2_attr"
     value="0" />
  <parameter name="cxlio_pf6_pasid_cap_privileged_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ehp_ctrl1_k_tx_rd_th_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_65_k_pf2_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_revclasscode_class_codes"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_user_vsec_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_msi_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_dft_hssitestip_dll_dcc_en_hwtcl"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar4_reg_bar4_type"
     value="pf2_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_exp_rom_base_addr_reg_rom_bar_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_ctrl_plane_bonding_hwtcl"
     value="individual" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_class_code_revision_id_program_interface"
     value="0" />
  <parameter name="cxlio_pf2_bar4_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf3_msi_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_pasid_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_word_align" value="wa_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar3_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_hdpldadapt_csr_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_ehp_rx_correctable_err_en_attr"
     value="false" />
  <parameter name="hssi_avmm2_if_23_hssiadapt_hip_mode" value="disable_hip" />
  <parameter name="cxlio_pf2_bar1_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_phcomp_rd_del" value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_ats_reg_inval_queue_dep"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range1_size_low_media_type_range1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar2_reg_bar2_type"
     value="pf3_bar2_mem32" />
  <parameter name="cxlio_pf2_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar0_reg_bar0_type"
     value="pf0_bar0_mem32" />
  <parameter name="cxlio_pf2_vf_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_rx_shiften"
     value="aib_red_rx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_6_k_cii_pf_en6_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_rst_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff5_k_exvf_msixpba_bir_pf5_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_dly_pst"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter name="cxlio_pf1_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_cap_id_nxt_ptr_reg_dsi"
     value="pf4_not_required" />
  <parameter
     name="hssi_pldadapt_tx_23_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_eieos_cnt"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf7_msi_vec_1" />
  <parameter name="cxlio_pf5_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_bar1_mask_bit0"
     value="false" />
  <parameter name="cxlio_pf0_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_ehp_tx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_subs_id1_k_exvf_subsysid_pf2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_frmgen_wordslip"
     value="frmgen_wordslip_dis" />
  <parameter name="hssi_aibnd_tx_0_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_128_k_pf5_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_13_op_mode" value="rx_dll_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_cvp_mode"
     value="cvp_disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_free_run_div_clk_hwtcl"
     value="out_of_reset_sync" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outndrv_r56_hwtcl"
     value="aib_ndrv56_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter name="cxlio_pf4_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter name="cxlio_pf4_msix_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_45_k_pf2_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_halfcode_hwtcl"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_82_k_pf3_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_pld_avmm1_clk_rowclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_phase_2_3"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_aib_clk1_sel"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_dtx_shiften_hwtcl"
     value="aib_red_dtx_shift_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar0_reg_bar0_type"
     value="pf1_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_81_k_pf3_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf6_vf_msix_tablesize_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff3_k_exvf_msixpba_bir_pf3_attr"
     value="0" />
  <parameter name="cxlio_pf4_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar2_mask"
     value="0" />
  <parameter name="cxlio_pf6_vf_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_core_updnen_hwtcl"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_24h_reg_dsp_16g_tx_preset7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_24h_reg_dsp_16g_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_24h_reg_dsp_16g_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter name="hssi_avmm2_if_0_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_pldadapt_rx_23_internal_clk2_sel2_hwtcl"
     value="pma_clks_clk2_mux2" />
  <parameter name="cxlio_pf7_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_bad_dllp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_24h_reg_dsp_16g_tx_preset4"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_pipe_enable_hwtcl" value="disable" />
  <parameter
     name="hssi_avmm2_if_0_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter name="hssi_aibnd_rx_13_powerdown_mode_hwtcl" value="false" />
  <parameter name="hssi_avmm2_if_13_pldadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_sideband_clksel"
     value="sideband_div8clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl3_k_exvf_tph_sttablelocation_pf7_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_fifo_write_ctrl_hwtcl"
     value="blklock_ignore" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_5_vf_ats_pagealignedreq_5"
     value="pf0_vf_atscap_5_vf_ats_pagealignedreq_5_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar0_reg_bar0_type"
     value="pf2_bar0_mem32" />
  <parameter
     name="hssi_aibnd_rx_23_powermode_ac"
     value="rxdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_ats_reg_global_inval_suppport"
     value="pf2_ats_reg_global_inval_suppport_false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_pldadapt_rx_13_fifo_wr_clk_sel_hwtcl"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_rx_shiften_hwtcl"
     value="aib_red_rx_shift_disable" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_test_clk_pll_en_n_hwtcl"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_4_k_cii_start_addr4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter name="cxlio_pf4_bar0_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_hdm_count_hwtcl" value="2" />
  <parameter name="hssi_pldadapt_rx_13_fifo_wr_clk_scg_en" value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_core_up_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_core_up_prgmnvrt"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter name="cxlio_pf2_bar4_64b_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_corrected_internal_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_ltd_b_rst_val"
     value="reset_to_one_ltdb" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_datapath_tb_sel_hwtcl"
     value="pcs_chnl_tb" />
  <parameter name="cxlio_pf7_vf_bar4_enable_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_15_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter name="hssi_pldadapt_rx_23_rx_usertest_sel_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="hssi_aibnd_tx_0_aib_tx_dcc_byp" value="aib_tx_dcc_byp_disable" />
  <parameter
     name="hssi_avmm2_if_15_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fifo_write_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_data_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_replay_timer_timeout_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_inta_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cvp_bar_num"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_siov_dvsec_flags_h"
     value="pf2_siov_dvsec_flags_h_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_avmm_ctrl_k_security_bypass_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_dlink_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_bad_dllp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fifo_write_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_dirclkn_shiften"
     value="aib_red_dirclkn_shift_disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_dly_pst"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_27_k_pf1_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_ds_bypass_pipeln"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_sriov_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_chnl_bonding" value="disable" />
  <parameter name="hssi_pldadapt_rx_13_free_run_div_clk" value="out_of_reset_sync" />
  <parameter
     name="hssi_pldadapt_rx_13_powermode_freq_hz_pld_rx_clk1_dcm"
     value="400000000" />
  <parameter name="hssi_avmm1_if_15_pldadapt_uc_blocking_enable" value="enable" />
  <parameter name="hssi_avmm1_if_23_pcs_arbiter_ctrl" value="avmm1_arbiter_uc_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter name="qhip_csb2wire_en_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar2_reg_bar2_type"
     value="pf1_bar2_mem32" />
  <parameter name="hssi_pldadapt_tx_15_hrdrst_dcd_cal_done_bypass" value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_datasel_gr0_hwtcl"
     value="aib_datasel0_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter name="hssi_aibnd_rx_15_aib_outpdrv_r78" value="aib_pdrv78_setting2" />
  <parameter
     name="hssi_aibnd_tx_13_powermode_ac_hwtcl"
     value="txdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_bar5_mask_bit0"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_duplex_mode" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_acs_capabilities_ctrl_reg_acs_src_valid"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_siov_reg3_ims_support"
     value="pf1_siov_reg3_ims_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_msix_pba_ptr_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_42_k_pf1_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_rst"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_4_k_cii_addr_size4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf6_sriov_vf_bar4_mem32" />
  <parameter name="hssi_avmm1_if_0_pldadapt_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_rx_shiften"
     value="aib_red_rx_shift_disable" />
  <parameter name="hssi_avmm2_if_0_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_dsp_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_dsp_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf3_not_in_msix_table" />
  <parameter name="cxlio_pf4_vf_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_csb_ctrl0_k_reloadcred_attr"
     value="false" />
  <parameter name="cxlio_pf6_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf3_not_supported" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_dv_gen" value="dv_gen_dis" />
  <parameter name="hssi_pldadapt_rx_0_asn_bypass_pma_pcie_sw_done" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_hrc_dfd_grp2_sel"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter name="hssi_aibnd_tx_23_dfd_dll_dcc_en" value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dwc_ctrl0_k_rx_lane_flip_en_attr"
     value="false" />
  <parameter name="hssi_aibnd_rx_0_redundancy_en" value="disable" />
  <parameter
     name="hssi_avmm1_if_23_hssiadapt_sr_sr_free_run_div_clk"
     value="out_of_reset_sync" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_selflock"
     value="aib_tx_selflock_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_warm_rst_timeout"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_irq_ctrl_k_irq_misc_ctrl_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf6_sriov_vf_bar4_mem32" />
  <parameter name="hssi_aibnd_tx_0_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_28h_reg_usp_32g_tx_preset10"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_28h_reg_usp_32g_tx_preset11"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_2_k_compressed"
     value="cvp_ctrl_2_k_compressed_false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msi_cap_reg_extnd_msg_data_capable"
     value="pf3_msi_cap_reg_extnd_msg_data_capable_false" />
  <parameter name="hssi_pldadapt_tx_13_fifo_stop_rd_hwtcl" value="rd_empty" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_byp_hwtcl"
     value="aib_tx_dcc_byp_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fastbond_wren_hwtcl"
     value="wren_ds_del_us_del" />
  <parameter
     name="hssi_aibnd_rx_15_aib_red_shift_en"
     value="aib_red_shift_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_1ch_reg_usp_tx_preset8"
     value="0" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_1ch_reg_usp_tx_preset9"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_135_k_pf6_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_sclk_sel_hwtcl" value="sclk1_rowclk" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_inctrl_gr2_hwtcl"
     value="aib_inctrl2_setting2" />
  <parameter
     name="hssi_avmm2_if_0_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_intd_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_ehp_rx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar0_reg_bar0_type"
     value="pf6_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_aib_clk2_sel_hwtcl"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter name="hssi_pldadapt_rx_23_pld_clk1_sel_hwtcl" value="pld_clk1_dcm" />
  <parameter name="hssi_pldadapt_tx_0_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_exvf_virtio_en"
     value="disable" />
  <parameter name="hssi_aibnd_rx_23_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter name="hssi_aibnd_rx_23_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_rst_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter name="cxlio_pf7_vf_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fifo_rd_clk_sel"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_siov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_pld_clk1_delay_sel_hwtcl"
     value="delay_path3" />
  <parameter name="hssi_pldadapt_rx_23_lpbk_mode" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_con_status_reg_no_soft_rst"
     value="pf1_internally_reset" />
  <parameter name="hssi_pldadapt_rx_0_hrdrst_rst_sm_dis" value="enable_rx_rst_sm" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outctrl_gr0_hwtcl"
     value="aib_outen0_setting1" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_pld_txelecidle_rst_val"
     value="reset_to_zero_txelec" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dll_entest"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter name="hssi_pldadapt_rx_0_reconfig_settings" value="{}" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_3_k_pf0_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf2_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_120_k_pf5_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter name="cxlio_pf4_vf_msix_pba_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_tph_req_cap_reg_etph_req_supd"
     value="pf6_tph_req_cap_reg_etph_req_supd_false" />
  <parameter name="hssi_pldadapt_rx_23_hrdrst_align_bypass_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_dsp_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_link_auto_bw_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_dsp_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_18h_reg_usp_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_vf_device_id_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_18h_reg_usp_tx_preset7"
     value="0" />
  <parameter name="cxlio_pf7_vf_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_vf_device_id_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_ehp_ctrl0_k_ehp_control_reg_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_powermode_dc" value="powerup" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_entest_hwtcl"
     value="aib_dllstr_align_test_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_fixedcred_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_fifo_double_read"
     value="fifo_double_read_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_maxpayload_size"
     value="max_payload_128" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outpdrv_r12_hwtcl"
     value="aib_pdrv12_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_frmgen_mfrm_length" value="2048" />
  <parameter name="hssi_aibnd_rx_23_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter
     name="hssi_avmm1_if_13_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter name="hssi_pldadapt_rx_23_hdpldadapt_csr_clk_hz" value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_dly_pst"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="cfg_avmm_bypass_configload_hwtcl"
     value="cfg_avmm_csr_k_partial_bypass_configload_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_41_k_pf1_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_134_k_pf6_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf0_bar5_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_rx_prbs_flags_sr_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_hot_plug_surprise"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_us_bypass_pipeln"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fifo_read_latency_adjust_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf4_vf_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_new_dll_hwtcl"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter name="cxlio_pf3_vf_bar5_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_3_vf_msix_pba_bir_3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_cfg_ram_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_test_clk_pll_en_n_hwtcl"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_pldadapt_tx_15_aib_clk1_sel_hwtcl"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_subs_id2_k_exvf_subsysid_pf4_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_internal_clk2_sel1_hwtcl"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter
     name="hssi_pldadapt_rx_15_rxfiford_post_ct_sel"
     value="rxfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter name="hssi_avmm1_if_0_calibration_type" value="one_time" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_hps_ctrl_en"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter name="cxlio_pf4_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_maxpayload_size"
     value="max_payload_128" />
  <parameter name="hssi_pldadapt_tx_13_dv_bond" value="dv_bond_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_ctrl1_k_devbrd_type_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_selflock_hwtcl"
     value="aib_dllstr_align_selflock_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_37_k_pf1_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_23_powermode_dc" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_pasid_cap_enable"
     value="disable" />
  <parameter name="cxlio_cfg_ext_pcie_next_ptr_user_hwtcl" value="176" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_fifo_rd_clk_frm_gen_scg_en_hwtcl"
     value="enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_hip_aib_ssr_in_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen2_ctrl_off_config_phy_tx_change"
     value="pf0_full_swing" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_msi_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_aib_clk2_sel_hwtcl"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_ehp_rx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter name="qhip_mmio_enable_hwtcl" value="1" />
  <parameter name="hssi_pldadapt_tx_23_gb_tx_odwidth_hwtcl" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_r_cxlio_dphy_send_lidl_en_dis"
     value="r_cxlio_dphy_send_lidl_en_dis_false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_en_hwtcl"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter name="hssi_aibnd_rx_23_aib_outpdrv_r78" value="aib_pdrv78_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_131_k_pf5_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_rx_true_b2b" value="b2b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_pasid_cap_enable"
     value="disable" />
  <parameter name="hssi_ctr_cxl_flp_inst_iapctl2_vid_hwtcl" value="7832" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_uncor_internal_err_sts_en_attr"
     value="false" />
  <parameter name="cxlio_pf7_vf_msix_pba_bir_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar0_prefetchable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_ctrl_plane_bonding_hwtcl" value="individual" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_5_vf_tph_intvec_mode_5"
     value="pf0_vf_tphcap_5_vf_tph_intvec_mode_5_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_bad_dllp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="hssi_aibnd_rx_13_redundancy_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_6_k_cii_start_addr6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_pld_crs_en_attr"
     value="false" />
  <parameter name="hssi_aibnd_rx_0_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_pld_8g_eidleinfersel_polling_bypass_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf7_bar2_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_0_k_cii_addr_size0_attr"
     value="0" />
  <parameter name="hssi_avmm2_if_15_pcs_cal_done" value="avmm2_cal_done_assert" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fastbond_wren_hwtcl"
     value="wren_ds_del_us_del" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter name="cxlio_pf7_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_cap_reg_ari_acs_fun_grp_cap"
     value="false" />
  <parameter
     name="hssi_avmm1_if_15_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_0ch_reg_dsp_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_0ch_reg_dsp_tx_preset1"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_chnl_bonding" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dwc_ctrl0_k_pld_crs_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_pipe_enable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_siov_reg3_ims_support"
     value="pf3_siov_reg3_ims_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_acs_capabilities_ctrl_reg_acs_src_valid"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf3_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter name="hssi_aibnd_tx_15_dfd_dll_dcc_en_hwtcl" value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_55_k_pf2_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf2_aspm_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_152_k_pf6_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset3"
     value="0" />
  <parameter name="cxlio_pf5_vf_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_15_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_cfg_ram_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset2"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_gb_rx_idwidth" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_dy_ctl_static"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_rsvdp_11"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msix_pba_ptr_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_aer_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_bar1_mask_bit0"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl3_k_exvf_tph_sttablesize_pf7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_siov_dvsec_flags_h"
     value="pf4_siov_dvsec_flags_h_false" />
  <parameter name="cxlio_pf2_vf_bar2_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_pldadapt_tx_13_fifo_wr_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_cxl_pialup_virtual_addr_a2a3_data_pack_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_intc_en_attr"
     value="false" />
  <parameter name="cxlio_pf4_vf_bar4_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_hip_osc_clk_scg_en" value="disable" />
  <parameter name="cxlio_pf5_msi_per_vector_msk_user_hwtcl" value="0" />
  <parameter name="cxlio_pf4_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_58_k_pf2_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_corrected_internal_err_sts_en_attr"
     value="false" />
  <parameter name="cxlio_pf6_msi_multiple_msg_cap_user_hwtcl" value="5" />
  <parameter name="cxlio_pf0_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter name="hssi_pldadapt_rx_13_loopback_mode" value="disable" />
  <parameter name="cxlio_pf3_vf_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dy_ctl_static"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter name="hssi_pldadapt_tx_23_us_last_chnl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_mlf_tlp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_gen3_equalization_disable"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_tx_shiften"
     value="aib_red_tx_shift_disable" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_8g_sigdet_out_rst_val"
     value="reset_to_zero_sigdet" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_status_reg_tx_precoding_on"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_tph_req_cap_reg_dev_spec_mode_supd"
     value="pf2_tph_req_cap_reg_dev_spec_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_trig_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_ehp_rx_uncorrectable_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf1_vf_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_3_k_cii_addr_size3_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_in_bit1_rst_val_hwtcl"
     value="reset_to_one_hfsrin1" />
  <parameter name="cxlio_pf6_revision_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_asn_wait_for_pma_pcie_sw_done_cnt"
     value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_capabilities_6_vf_msix_tablesz_6"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fastbond_wren_hwtcl"
     value="wren_ds_fast_us_fast" />
  <parameter name="cxlio_pf6_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_empty" value="empty_dw" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_pcie_next_ptr"
     value="176" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_dy_ctl_static_hwtcl"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter name="hssi_pldadapt_rx_15_sclk_sel_hwtcl" value="sclk1_rowclk" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_out_bit2_rst_val_hwtcl"
     value="reset_to_zero_hfsrout2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_out_bit3_rst_val_hwtcl"
     value="reset_to_zero_hfsrout3" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_sr_hip_mode" value="disable_hip" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_29_k_pf1_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter name="cxlio_pf5_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_1_k_cii_start_addr1_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_powermode_ac_hwtcl"
     value="rxdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_perst_hi_filt_time"
     value="10" />
  <parameter name="hssi_aibnd_tx_13_aib_tx_dcc_byp" value="aib_tx_dcc_byp_disable" />
  <parameter name="hssi_pldadapt_tx_23_tx_datapath_tb_sel" value="har_reset_tb" />
  <parameter name="hssi_pldadapt_rx_23_rx_true_b2b" value="b2b" />
  <parameter name="cxlio_pf7_bar1_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_pldadapt_tx_23_hrdrst_rst_sm_dis" value="enable_tx_rst_sm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf0_aspm_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_user_vsec_offset"
     value="0" />
  <parameter name="hssi_ctr_u_pcie_top_sup_mode" value="user_mode" />
  <parameter name="enable_example_design_synth_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter name="cxlio_pf6_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter name="cxlio_pf0_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf3_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts"
     value="true" />
  <parameter name="cxlio_pf1_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset0"
     value="0" />
  <parameter name="iapctl_force_ial_engineer_mode_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_dwc_tx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_15_k_pf0_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="disable" />
  <parameter name="cxlio_pf4_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_control_link_status_reg_pcie_cap_link_auto_bw_int_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_0_k_cii_pf_en0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff2_k_exvf_msixtable_offset_pf2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter name="hssi_pldadapt_rx_0_indv" value="indv_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_lpbk_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter name="cxlio_pf7_msix_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_flp_inst_flxbusptctl_driftbuf_en"
     value="flxbusptctl_driftbuf_en_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_0ch_reg_dsp_rx_preset_hint1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_power_indicator"
     value="false" />
  <parameter name="cxlio_pf4_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_0ch_reg_dsp_rx_preset_hint0"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_internal_clk2_sel1_hwtcl"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter name="cxlio_pf0_msix_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter name="hssi_avmm1_if_23_pldadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_capability_reg_pwr_on_value_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_bar1_mask_bit0"
     value="false" />
  <parameter name="cxlio_pf1_bar2_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_rx_23_comp_cnt_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pfvf_sel_vsec_enable_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_compin_sel_hwtcl" value="compin_master" />
  <parameter name="hssi_pldadapt_tx_13_fifo_stop_wr" value="wr_full" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_lockreq_muxsel_hwtcl"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter name="hssi_pldadapt_tx_23_is_paired_with_hwtcl" value="z1578b" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_core_updnen"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter name="cxlio_pf6_vf_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_cont_cal_iocsr_unused_hwtcl"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf7_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_6_vf_ats_globalinv_support_6"
     value="pf0_vf_atscap_6_vf_ats_globalinv_support_6_false" />
  <parameter name="hssi_ctr_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_pfull_hwtcl" value="10" />
  <parameter name="hssi_pldadapt_tx_13_ds_last_chnl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_4_k_cii_start_addr4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_cont_cal_iocsr_unused"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_aib_clk2_sel_hwtcl"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_135_k_pf6_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_datapath_tb_sel_hwtcl"
     value="har_reset_tb" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_dftmuxsel"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_vsecras_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_ber_margining_ctrl_hwtcl"
     value="aib_ber_margining_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl1_k_exvf_tph_sttablelocation_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_tx_shiften"
     value="aib_red_tx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_tx_lane_flip_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_redo"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_power_indicator"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_corrected_internal_err_sts_en_attr"
     value="false" />
  <parameter name="cxlio_pf0_vf_bar2_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf1_vf_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_ctrl0_k_compressed_attr"
     value="false" />
  <parameter name="cxlio_pf2_vf_bar2_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_reconfig_settings" value="{}" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar3_prefetchable"
     value="disable" />
  <parameter name="cxlio_pf1_siov_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_15_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter name="hssi_aibnd_tx_15_aib_datasel_gr1" value="aib_datasel1_setting0" />
  <parameter name="hssi_aibnd_tx_15_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_sr_sup_mode" value="user_mode" />
  <parameter name="hssi_aibnd_tx_15_aib_datasel_gr3" value="aib_datasel3_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outpdrv_r12_hwtcl"
     value="aib_pdrv12_setting0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_core_up_prgmnvrt"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter name="cxlio_pf0_msi_per_vector_msk_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter name="cxlio_pf6_bar0_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_avmm2_if_15_pcs_hip_cal_en" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_acs_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf5_sriov_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_3_vf_revision_id_3"
     value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_64_k_pf2_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff1_k_exvf_msixpba_offset_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_pld_avmm2_clk_rowclk_hz"
     value="112500000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf1_no_int" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_gen3_equalization_disable_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_gen3_equalization_disable_atg4"
     value="false" />
  <parameter name="chosen_devkit_opn_hwtcl" value="NONE" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_fastbond_rden"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_ds_last_chnl_hwtcl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_dirclkn_shiften_hwtcl"
     value="aib_red_dirclkn_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_71_k_pf3_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msix_cap_reg_table_sz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk1_inv_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf5_sriov_vf_bar0_mem32" />
  <parameter name="cxlio_pf0_msix_function_mask_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_vf_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="disable" />
  <parameter name="hssi_aibnd_rx_15_aib_outpdrv_r12" value="aib_pdrv12_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_cii_ctrl_k_pfdata_vf_virtio_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_rxfiford_post_ct_sel_hwtcl"
     value="rxfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_l1_2sub_cap_enable"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_151_k_pf6_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk1_delay_sel" value="delay_path3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_pasid_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_fifo_width" value="fifo_double_width" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dy_ctlsel"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outndrv_r56_hwtcl"
     value="aib_ndrv56_setting0" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_pld_pma_reser_out_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf4_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_72_k_pf3_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter name="cxlio_pf6_vf_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fifo_write_latency_adjust_hwtcl"
     value="disable" />
  <parameter name="hssi_aibnd_rx_15_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_siov_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar5_prefetchable"
     value="disable" />
  <parameter name="chemem_ctrl_k_perframe_cqid_steer_opt_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_aib_clk2_sel_hwtcl"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1_substates_off_l1sub_t_pclkack_low"
     value="3" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter name="cxlio_pf3_vf_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_con_status_reg_no_soft_rst"
     value="pf2_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter name="hssi_aibnd_rx_15_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_hdpldadapt_speed_grade" value="dash_3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_exp_rom_base_addr_reg_exp_rom_base_address"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_168_k_pf7_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter name="cxlio_cfg_ext_aer_next_ptr_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_2_pcipm_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_aibnd_tx_13_aib_outctrl_gr1_hwtcl"
     value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_aib_clk1_sel_hwtcl"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter name="cxlio_pf6_sriov_vf_subsys_dev_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_port_force_off_support_part_lanes_rxei_exit"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_control1_reg_l1_1_aspm_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_ats_reg_inval_queue_dep"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_avmm2_if_23_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf0_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_160_k_pf7_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_byp_iocsr_unused"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_fixedcred_attr"
     value="false" />
  <parameter name="cxlio_pf5_bar4_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf2_vf_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_dwc_tx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_mask_tx_pll_rst_val_hwtcl"
     value="reset_to_zero_maskpll" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_power_controller"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_entest"
     value="aib_dllstr_align_test_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter name="cxlio_pf6_msix_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar2_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_bonding_dft_en_hwtcl" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msix_pba_ptr_pba_bir"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar4_reg_bar4_type"
     value="pf0_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf0_sriov_vf_bar0_mem32" />
  <parameter name="hssi_pldadapt_tx_13_fifo_stop_rd" value="rd_empty" />
  <parameter name="cxlio_pf1_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf5_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_phy_post_lane_rst_quiet_time"
     value="10" />
  <parameter name="cxlio_pf7_vf_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_cvp_mode"
     value="cvp_disabled" />
  <parameter
     name="hssi_pldadapt_rx_0_pld_clk1_delay_sel_hwtcl"
     value="delay_path3" />
  <parameter
     name="hssi_avmm1_if_23_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_acs_capabilities_ctrl_reg_acs_src_valid"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_fifo_width" value="fifo_double_width" />
  <parameter
     name="hssi_pldadapt_rx_13_asn_wait_for_fifo_flush_cnt_hwtcl"
     value="64" />
  <parameter name="hssi_pldadapt_tx_0_word_align_enable" value="enable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_test_clk_pll_en_n"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_2ch_reg_dsp_16g_tx_preset15"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_2ch_reg_dsp_16g_tx_preset14"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_2ch_reg_dsp_16g_tx_preset13"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_2ch_reg_dsp_16g_tx_preset12"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_dy_ctlsel_hwtcl"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter name="cxlio_pf4_vf_msix_pba_offset_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_reloadcred_attr"
     value="false" />
  <parameter name="cxlio_pf2_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_pldadapt_rx_15_us_bypass_pipeln"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_new_dll"
     value="aib_dllstr_align_new_dll_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_in_bit3_rst_val_hwtcl"
     value="reset_to_zero_hfsrin3" />
  <parameter
     name="hssi_pldadapt_tx_13_frmgen_wordslip_hwtcl"
     value="frmgen_wordslip_dis" />
  <parameter name="hssi_pldadapt_tx_15_gb_tx_odwidth_hwtcl" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter name="cxlio_pf5_vf_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_ehp_tx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_5_k_cii_start_addr5_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_fifo_stop_rd_hwtcl" value="rd_empty" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff7_k_exvf_msixpba_bir_pf7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_hot_plug_surprise"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_ctrl_plane_bonding" value="individual" />
  <parameter name="chemem_ctrl_k_perframe_addr_steer_opt_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_asn_wait_for_dll_reset_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_phase_2_3"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_23_powermode_ac_hwtcl"
     value="rxdatapath_high_speed_pwr" />
  <parameter name="cxlio_pf4_vf_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_exp_rom_base_addr_reg_exp_rom_base_address"
     value="0" />
  <parameter name="cxlio_pf4_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_msi_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_compin_sel" value="compin_master" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_virtio_en"
     value="pf3_virtio_disable" />
  <parameter
     name="hssi_aibnd_tx_23_dft_hssitestip_dll_dcc_en_hwtcl"
     value="disable_dft" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_entest_hwtcl"
     value="aib_dllstr_align_test_disable" />
  <parameter name="cxlio_flexbus_range1_memory_info_valid_user_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_deskew_ctrl_k_dskw_force_done_p0_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_54_k_pf2_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf1_no_int" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_18h_reg_dsp_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_18h_reg_dsp_tx_preset7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_user_vsec_offset"
     value="0" />
  <parameter name="hssi_aibnd_tx_0_powerdown_mode" value="false" />
  <parameter name="cxlio_pf7_bar3_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_l1_1sub_cap_enable"
     value="enable" />
  <parameter name="cxlio_pf0_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_rx_fifo_align_clr_rst_val"
     value="reset_to_zero_alignclr" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_pld_8g_tx_boundary_sel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter name="cxlio_pf5_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_dy_ctlsel_hwtcl"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter name="cxlio_pf7_vf_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_0_pma_aib_tx_clk_expected_setting_hwtcl"
     value="x2" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_10g_rx_crc32_err_rst_val"
     value="reset_to_zero_crc32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_revclasscode_rid"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outndrv_r56_hwtcl"
     value="aib_ndrv56_setting0" />
  <parameter name="hssi_pldadapt_tx_15_fifo_wr_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_clkdiv_hwtcl"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_rx_fifo_align_clr_rst_val_hwtcl"
     value="reset_to_zero_alignclr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf4_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msix_table_ptr_table_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_devcapreg2_tph_cpl_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf2_no_int" />
  <parameter
     name="hssi_pldadapt_rx_15_txfiford_post_ct_sel"
     value="txfiford_sclk_post_ct" />
  <parameter name="cxlio_pf4_msi_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_7_vf_tph_devspecific_mode_7"
     value="pf0_vf_tphcap_7_vf_tph_devspecific_mode_7_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_us_bypass_pipeln_hwtcl"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_ltr_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_hrdrst_rx_osc_clk_scg_en_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_10_k_pf0_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar3_enable"
     value="disable" />
  <parameter name="cxlio_pf4_vf_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_internal_clk2_sel2"
     value="pma_clks_clk2_mux2" />
  <parameter
     name="hssi_pldadapt_rx_23_internal_clk2_sel1"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf2_msi_vec_1" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_fastbond_rden"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff2_k_exvf_msixtable_offset_pf2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_ds_last_chnl_hwtcl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_datasel_gr2_hwtcl"
     value="aib_datasel2_setting1" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_ltr_rst_val"
     value="reset_to_zero_ltr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_cap_id_nxt_ptr_reg_dsi"
     value="pf0_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1_substates_off_l1sub_t_l1_2"
     value="4" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_pld_8g_eidleinfersel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_fifo_read_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_tph_req_cap_reg_tph_st_tab_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_frmgen_mfrm_length" value="2048" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_47_k_pf2_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_datasel_gr1_hwtcl"
     value="aib_datasel1_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter name="cxlio_pf6_vf_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_13_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_new_dll"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter name="cxlio_pf2_bar0_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_sh_err" value="sh_err_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter name="cxlio_pf1_sriov_vf_subsys_dev_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_21_k_pf0_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_internal_clk1_sel1_hwtcl"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter name="cxlio_pf2_vf_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_msi_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_txferclkoutn_shiften_hwtcl"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_2_vf_tph_intvec_mode_2"
     value="pf0_vf_tphcap_2_vf_tph_intvec_mode_2_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_no_cmd_cpl_support"
     value="false" />
  <parameter name="cxlio_pf3_vf_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_sriov_misc_ctrl_k_nonsriov_mode_attr"
     value="255" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_7_vf_subysystem_id_7"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_fifo_double_read"
     value="fifo_double_read_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar0_reg_bar0_type"
     value="pf4_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_143_k_pf6_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar3_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_empty_hwtcl" value="empty_default" />
  <parameter name="cxlio_cfg_ext_cxl_next_ptr_user_hwtcl" value="1360" />
  <parameter name="hssi_pldadapt_rx_0_rx_fifo_read_latency_adjust" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_sriov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_fifo_double_read"
     value="fifo_double_read_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_aer_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl2_k_exvf_tph_sttablelocation_pf4_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_core_up_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_pld_txelecidle_rst_val_hwtcl"
     value="reset_to_zero_txelec" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_datapath_tb_sel_hwtcl"
     value="pcs_chnl_tb" />
  <parameter name="hssi_avmm2_if_23_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_hrdrst_rst_sm_dis_hwtcl"
     value="enable_rx_rst_sm" />
  <parameter name="hssi_pldadapt_rx_0_comp_cnt_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_csb_ctrl0_k_mcred_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_reloadcred_attr"
     value="false" />
  <parameter name="cxlio_pf5_pasid_cap_privileged_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fifo_power_mode_hwtcl"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_hip_mode_hwtcl" value="user_chnl" />
  <parameter name="cxlio_pf0_vf_msix_tablesize_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf0_not_capable" />
  <parameter name="hssi_pldadapt_rx_13_hdpldadapt_pld_rx_clk1_rowclk_hz" value="0" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_pfull" value="10" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_cfg_link_auto_bw_int_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_ds_last_chnl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_dy_ctlsel"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_aer_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_asn_en_hwtcl" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_aib_clk2_sel"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter name="cxlio_pf5_vf_bar2_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_pldadapt_rx_13_ds_last_chnl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec_atg4"
     value="927" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec_atg5"
     value="927" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter name="cxlio_cfg_ext_acs_next_ptr_user_hwtcl" value="328" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_control1_reg_l1_2_th_sca"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_drop_vendor1_msg"
     value="false" />
  <parameter name="hssi_avmm2_if_0_topology" value="disabled_block" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar3_prefetchable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_hdpldadapt_pld_tx_clk1_rowclk_hz" value="0" />
  <parameter name="hssi_pldadapt_tx_23_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_control1_reg_l1_1_aspm_en"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_out_bit3_rst_val"
     value="reset_to_zero_hfsrout3" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_core_up_prgmnvrt"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter
     name="hssi_pldadapt_tx_0_aib_clk2_sel"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter name="cxlio_flr_cap_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_15_hssiadapt_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_pldadapt_rx_23_fifo_wr_clk_del_sm_scg_en_hwtcl"
     value="enable" />
  <parameter name="cxlio_pf3_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_dft_hssitestip_dll_dcc_en_hwtcl"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_pld_rx_clk1_dcm_hz"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_trig_sel_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter name="cxlio_pf4_msi_multiple_msg_cap_user_hwtcl" value="5" />
  <parameter name="cxlio_pf2_bar1_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_aib_fabric_tx_sr_clk_in_hz"
     value="900000000" />
  <parameter
     name="hssi_aibnd_tx_0_aib_datasel_gr0_hwtcl"
     value="aib_datasel0_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_fifo_rd_clk_ins_sm_scg_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_pld_clk1_delay_sel_hwtcl"
     value="delay_path3" />
  <parameter name="hssi_aibnd_rx_15_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_core_updnen_hwtcl"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter name="cxlio_pf2_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_6_vf_ats_pagealignedreq_6"
     value="pf0_vf_atscap_6_vf_ats_pagealignedreq_6_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_hp_int_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_23_aib_ber_margining_ctrl_hwtcl"
     value="aib_ber_margining_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_ctrl0_k_compressed_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_87_k_pf3_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_62_k_pf2_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter name="cxlio_pf7_vf_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_1_k_cii_pf_en1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_datasel_gr1_hwtcl"
     value="aib_datasel1_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_class_code_revision_id_program_interface"
     value="0" />
  <parameter name="cxlio_pf0_bar0_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl0_k_exvf_tph_sttablesize_pf0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_phy_slot_num"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_tx_shiften"
     value="aib_red_tx_shift_disable" />
  <parameter name="hssi_pldadapt_rx_23_bonding_dft_en_hwtcl" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_cfg_link_auto_bw_int_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_rxfifowr_post_ct_sel_hwtcl"
     value="rxfifowr_sclk_post_ct" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_pfull" value="10" />
  <parameter name="cxlio_pf2_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_tph_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_vf_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_flp_inst_iapctl_comclk"
     value="iapctl_comclk_true" />
  <parameter name="hssi_avmm2_if_13_hssiadapt_hip_mode" value="disable_hip" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_dly_pst_hwtcl"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter name="hssi_pldadapt_rx_13_ds_master_hwtcl" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_cap_id_nxt_ptr_reg_dsi"
     value="pf0_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen2_ctrl_off_config_phy_tx_change"
     value="pf0_full_swing" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_ehp_tx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_test_clk_pll_en_n"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter name="hssi_pldadapt_rx_23_reconfig_settings" value="{}" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msi_cap_reg_per_vector_msk_cap"
     value="pf6_msi_cap_reg_per_vector_msk_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf7_aspm_dis" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter name="hssi_pldadapt_tx_23_hip_mode" value="user_chnl" />
  <parameter name="hssi_pldadapt_rx_23_lpbk_mode_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_rx_13_pld_clk1_sel_hwtcl" value="pld_clk1_dcm" />
  <parameter name="hssi_pldadapt_tx_23_low_latency_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_32_k_pf1_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_hrdrst_dll_lock_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_capabilities_5_vf_msix_tablesz_5"
     value="0" />
  <parameter name="cxlio_pf1_sriov_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_siov_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_15_redundancy_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_5_k_cii_addr_size5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_fc_protocol_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_intc_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_rx_fifo_align_clr_rst_val"
     value="reset_to_zero_alignclr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_89_k_pf4_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_tx_23_hrdrst_dcd_cal_done_bypass_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf7_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_144_k_pf6_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_fifo_write_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_pld_tx_clk1_dcm_hz_hwtcl"
     value="400000000" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_fastbond_wren_hwtcl"
     value="wren_ds_del_us_del" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_tph_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf6_bar1_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf2_aer_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_en_hwtcl"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_tph_req_cap_reg_tph_st_tab_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_fifo_stop_wr_hwtcl" value="n_wr_full" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_pld_tx_clk1_dcm_hz_hwtcl"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_sr_hip_mode" value="disable_hip" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_4_k_cii_pf_en4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_l1_2_aspm_support"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_hps_ctrl_en"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_acs_capabilities_ctrl_reg_acs_src_valid"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_93_k_pf4_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_pipe_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter name="cxlio_pf6_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_pld_pma_pcie_switch_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="hssi_aibnd_tx_23_aib_datasel_gr3" value="aib_datasel3_setting1" />
  <parameter name="hssi_aibnd_tx_23_aib_datasel_gr1" value="aib_datasel1_setting0" />
  <parameter name="hssi_aibnd_tx_23_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter name="hssi_aibnd_tx_23_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_rst_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dy_ctlsel"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter name="design_environment" value="Unknown" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter name="cxlio_pf1_vf_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar2_64b_enable"
     value="disable" />
  <parameter name="cxlio_pf7_pasid_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_ctr_pcie_p1_config" value="p1_rp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter name="cxlio_pf4_vf_ats_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_word_align_enable" value="enable" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fifo_read_latency_adjust_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf0_exp_rom_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter name="cxlio_pf5_sriov_vf_offset_stride_first_vf_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_aib_clk1_sel_hwtcl"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter name="hssi_pldadapt_rx_0_fifo_rd_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_aer_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_fifo_stop_rd_hwtcl" value="rd_empty" />
  <parameter name="hssi_pldadapt_tx_13_hdpldadapt_pld_tx_clk2_dcm_hz" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf3_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter name="cxlio_pf7_pasid_cap_execute_permission_user_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_0_hssiadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_6_vf_ats_invqueue_depth_6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_ptm_cap_reg_ptm_rqstr_capable"
     value="pf0_ptm_cap_reg_ptm_rqstr_capable_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_xbar_sel_2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_pasid_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf1_vf_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar2_64b_enable"
     value="disable" />
  <parameter name="hssi_avmm2_if_0_pcs_arbiter_ctrl" value="avmm2_arbiter_uc_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_exvf_virtio_en"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_indv" value="indv_en" />
  <parameter
     name="hssi_pldadapt_rx_13_us_bypass_pipeln"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_hdpldadapt_csr_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_16_k_pf0_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf2_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_con_status_reg_no_soft_rst"
     value="pf0_internally_reset" />
  <parameter name="cxlio_pf5_vf_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fastbond_wren_hwtcl"
     value="wren_ds_del_us_del" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_103_k_pf4_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_in_bit0_rst_val_hwtcl"
     value="reset_to_one_hfsrin0" />
  <parameter name="cxlio_pf6_msi_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf4_not_in_msix_table" />
  <parameter name="cxlio_pf0_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_0_redundancy_en" value="disable" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_pempty" value="2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_3_k_jtag_id_3"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_stretch_num_stages" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter name="cxlio_pf3_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dll_entest"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_out_bit0_rst_val"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fastbond_wren_hwtcl"
     value="wren_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_68_k_pf3_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_manual_up_hwtcl"
     value="aib_tx_dcc_manual_up0" />
  <parameter name="cxlio_pf5_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_pld_rx_clk1_dcm_hz"
     value="400000000" />
  <parameter name="hssi_pldadapt_rx_0_fifo_wr_clk_del_sm_scg_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="hssi_ctr_u_pcie_top_virtual_dmwr_support" value="true" />
  <parameter name="hssi_aibnd_rx_0_aib_red_shift_en" value="aib_red_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_manual_dn_hwtcl"
     value="aib_tx_dcc_manual_dn0" />
  <parameter name="hssi_avmm2_if_13_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_en_hwtcl"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_cap_id_nxt_ptr_reg_dsi"
     value="pf3_not_required" />
  <parameter name="hssi_pldadapt_tx_0_word_mark" value="wm_en" />
  <parameter name="hssi_pldadapt_tx_23_chnl_bonding_hwtcl" value="disable" />
  <parameter name="cxlio_pf5_vf_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range2_size_low_media_type_range2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_104_k_pf4_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_pld_clk1_delay_en_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_siov_dvsec_funtion_dependency_link"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_in_bit1_rst_val_hwtcl"
     value="reset_to_one_hfsrin1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_hot_plug_surprise"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_byp_iocsr_unused"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf0_aspm_dis" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outpdrv_r34_hwtcl"
     value="aib_pdrv34_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf3_no_int" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_vf_offset_stride_first_vf_off"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_powerdown_mode" value="false" />
  <parameter name="cxlio_pf3_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_20h_reg_dsp_tx_preset10"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_20h_reg_dsp_tx_preset11"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_device_id_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_172_k_pf7_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_cii_ctrl_k_cfg_update_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff7_k_exvf_msixpba_offset_pf7_attr"
     value="0" />
  <parameter name="cxlio_pf1_msix_table_offset_user_hwtcl" value="0" />
  <parameter name="cxlio_pf1_vf_bar0_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_90_k_pf4_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf4_pasid_cap_privileged_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_comp_cnt_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_15_op_mode_hwtcl" value="rx_dll_enable" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_empty" value="empty_default" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_0_vf_tph_intvec_mode_0"
     value="pf0_vf_tphcap_0_vf_tph_intvec_mode_0_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar0_mask"
     value="0" />
  <parameter name="cxlio_pf2_vf_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_43_k_pf1_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_6_vf_tph_devspecific_mode_6"
     value="pf0_vf_tphcap_6_vf_tph_devspecific_mode_6_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_in_bit3_rst_val_hwtcl"
     value="reset_to_zero_hfsrin3" />
  <parameter name="cxlio_pf6_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_uncor_internal_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_rxfiford_post_ct_sel"
     value="rxfiford_sclk_post_ct" />
  <parameter name="hssi_avmm1_if_13_pldadapt_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter name="cxlio_pf0_msix_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_us_last_chnl" value="us_last_chnl" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_in_bit2_rst_val_hwtcl"
     value="reset_to_one_hfsrin2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_ehp_rx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_dbi_access_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_err_en_nonfatal_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf7_vf_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_free_run_div_clk" value="out_of_reset_sync" />
  <parameter
     name="hssi_pldadapt_rx_0_internal_clk1_sel2_hwtcl"
     value="pma_clks_clk1_mux2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter name="cxlio_pf4_vf_bar3_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf1_ats_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_gb_tx_odwidth" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter name="hssi_pldadapt_tx_15_powerdown_mode" value="false" />
  <parameter name="hssi_pldadapt_tx_15_fifo_width_hwtcl" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen2_ctrl_off_support_mod_ts"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_datasel_gr1_hwtcl"
     value="aib_datasel1_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msi_cap_reg_extnd_msg_data_capable"
     value="pf6_msi_cap_reg_extnd_msg_data_capable_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter name="hssi_aibnd_rx_23_aib_datasel_gr1" value="aib_datasel1_setting1" />
  <parameter name="hssi_aibnd_rx_23_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_pld_pma_eye_monitor_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable"
     value="true" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter name="hssi_pldadapt_tx_0_silicon_rev" value="14nm5" />
  <parameter name="cxlio_pf3_vf_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_ds_bypass_pipeln"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_internal_clk2_sel1"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_7_k_cii_pf_en7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_ras_des_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf3_vf_bar3_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_aibnd_rx_23_aib_inctrl_gr3" value="aib_inctrl3_setting3" />
  <parameter name="cxlio_pf1_msi_enable_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_23_aib_inctrl_gr2" value="aib_inctrl2_setting2" />
  <parameter name="hssi_aibnd_rx_23_aib_inctrl_gr1" value="aib_inctrl1_setting3" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_in_bit3_rst_val"
     value="reset_to_zero_hfsrin3" />
  <parameter name="hssi_aibnd_rx_23_aib_inctrl_gr0" value="aib_inctrl0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_control1_reg_l1_2_pcipm_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_1_k_cii_start_addr1_attr"
     value="0" />
  <parameter name="cxlio_pf5_msix_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_internal_clk2_sel2"
     value="pma_clks_clk2_mux2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_avmm_ctrl_k_rstrdy_resp_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_eieos_cnt_atg4"
     value="false" />
  <parameter name="cxlio_pf1_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_eieos_cnt_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff5_k_exvf_msixtable_bir_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_56_k_pf2_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_dly_pst_hwtcl"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter name="hssi_avmm2_if_13_pcs_hip_cal_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="cxlio_pf1_vf_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_drx_shiften_hwtcl"
     value="aib_red_drx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_tlp_bypass_en_dwc_ctrl0_k_ecrc_strip_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_cont_cal_hwtcl"
     value="aib_tx_dcc_cal_cont" />
  <parameter name="hssi_pldadapt_rx_23_low_latency_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_84_k_pf3_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fastbond_rden"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_7_k_cii_start_addr7_attr"
     value="0" />
  <parameter name="cxlio_pf5_msi_multiple_msg_cap_user_hwtcl" value="5" />
  <parameter name="cxlio_pf7_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_dwc_rx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar2_enable"
     value="disable" />
  <parameter name="hssi_aibnd_rx_23_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter name="opt_cache_formatb_en_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_cfg_sys_serr_dis_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_pld_clk1_sel_hwtcl" value="pld_clk1_dcm" />
  <parameter name="hssi_pldadapt_rx_15_rx_fifo_write_ctrl" value="blklock_ignore" />
  <parameter name="hssi_pldadapt_tx_13_ds_master_hwtcl" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_revclasscode_rid"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_class_code_revision_id_revision_id"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_174_k_pf7_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_con_status_reg_no_soft_rst"
     value="pf2_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter name="cxlio_pf5_vf_msix_pba_bir_user_hwtcl" value="0" />
  <parameter name="cxlio_pf0_sriov_vf_mig_int_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_class_code_revision_id_revision_id"
     value="0" />
  <parameter name="cxlio_pf4_vf_bar2_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_15_bonding_dft_en" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="cxlio_pf7_msi_per_vector_msk_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_word_align_enable" value="enable" />
  <parameter name="hssi_pldadapt_rx_13_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_11_k_pf0_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_write_resp_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msix_pba_ptr_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_r_spare_ctl2_k_r_spare_ctl2"
     value="67108864" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_rcvd_pm_turnoff_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_gb_tx_idwidth" value="idwidth_32" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_rx_shiften_hwtcl"
     value="aib_red_rx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_51_k_pf2_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar2_reg_bar2_type"
     value="pf0_bar2_mem32" />
  <parameter name="cxlio_pf3_vf_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outndrv_r78_hwtcl"
     value="aib_ndrv78_setting0" />
  <parameter name="hssi_pldadapt_rx_13_us_master" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msix_cap_reg_function_mask"
     value="pf7_msix_cap_reg_function_mask_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_phase_2_3"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar1_enable"
     value="disable" />
  <parameter name="cxlio_pf6_ats_relexed_ordering_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_23_aib_datasel_gr0_hwtcl"
     value="aib_datasel0_setting0" />
  <parameter name="hssi_pldadapt_rx_15_stretch_num_stages" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_6_k_cii_pf_en6_attr"
     value="0" />
  <parameter name="hssi_avmm2_if_13_calibration_type" value="one_time" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_tph_req_cap_reg_int_vct_mode_supd"
     value="pf5_tph_req_cap_reg_int_vct_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_104_k_pf4_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_23_dft_hssitestip_dll_dcc_en_hwtcl"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_pipe_mode_hwtcl" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tx_common_mode_k_txcommonmode_disable_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf6_vf_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dll_entest_hwtcl"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter name="hssi_pldadapt_tx_13_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_txferclkoutn_shiften"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter name="cxlio_pf2_bar4_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf1_vf_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_dftmuxsel_hwtcl"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_subs_id0_k_exvf_subsysid_pf1_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_13_pldadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter name="cxlio_pf7_vf_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_tx_13_fifo_double_write"
     value="fifo_double_write_en" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk1_delay_sel" value="delay_path3" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter name="hssi_pldadapt_tx_15_powermode_dc" value="powerup" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter name="cxlio_pf1_vf_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_13_aib_iinclken" value="aib_inclken_setting3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_revclasscode_rid"
     value="0" />
  <parameter name="cxlio_pf1_vf_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_5_vf_subysystem_id_5"
     value="0" />
  <parameter name="cxlio_pf4_vf_bar0_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_13_dfd_dll_dcc_en" value="disable_dfd" />
  <parameter name="cxlio_pf3_bar0_64b_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf6_vf_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_86_k_pf3_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_lockreq_muxsel"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_empty_hwtcl" value="empty_default" />
  <parameter
     name="hssi_avmm1_if_13_hssiadapt_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf6_minus_6db" />
  <parameter
     name="hssi_aibnd_tx_15_aib_outndrv_r34_hwtcl"
     value="aib_ndrv34_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_internal_clk2_sel2_hwtcl"
     value="pma_clks_clk2_mux2" />
  <parameter
     name="hssi_pldadapt_rx_0_aib_clk2_sel_hwtcl"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter name="cxlio_pf5_ats_page_align_req_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_chnl_bonding_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter name="cxlio_pf5_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fastbond_rden"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_xbar_sel_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_0_k_cii_pf_en0_attr"
     value="0" />
  <parameter name="cxlio_pf3_bar0_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf4_vf_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_outndrv_r34_hwtcl"
     value="aib_ndrv34_setting0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outctrl_gr1_hwtcl"
     value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_subs_id1_k_exvf_subsysid_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_50_k_pf2_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf0_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_cfg_link_eq_req_int_en_attr"
     value="false" />
  <parameter name="cxlio_pf7_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_15_dft_hssitestip_dll_dcc_en_hwtcl"
     value="disable_dft" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_byp_iocsr_unused_hwtcl"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_rst"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter name="cxlio_pf3_prs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outctrl_gr0_hwtcl"
     value="aib_outen0_setting1" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_core_updnen"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter name="hssi_pldadapt_rx_13_reconfig_settings" value="{}" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf4_minus_6db" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_pipe_mode" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_rcvr_overflow_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_fifo_wr_clk_sel"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_tsize1_k_exvf_msix_tablesize_pf2_attr"
     value="0" />
  <parameter name="cxlio_pf7_bar4_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_msix_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_30_k_pf1_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf5_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ats_ctl0_k_exvf_ats_pagealignreq_pf0_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter name="cxlio_pf3_msix_pba_offset_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_tsize2_k_exvf_msix_tablesize_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf2_aspm_dis" />
  <parameter name="cxlio_pf0_sriov_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter name="hssi_aibnd_tx_13_redundancy_en" value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_tx_shiften"
     value="aib_red_tx_shift_disable" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_out_bit3_rst_val"
     value="reset_to_zero_hfsrout3" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dll_dft_sel_hwtcl"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_pld_8g_tx_boundary_sel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_cap_id_nxt_ptr_reg_dsi"
     value="pf2_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_usp_rx_preset_hint1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_usp_rx_preset_hint0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf2_sriov_vf_bar0_mem32" />
  <parameter name="hssi_pldadapt_tx_13_ds_last_chnl_hwtcl" value="ds_last_chnl" />
  <parameter name="full_tlp_bypass_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter name="cxlio_flexbus_head2_mem_hwinit_mode_en_user_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_csb_ctrl0_k_mcred_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_14_k_pf0_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="cxlio_pf2_vf_bar5_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_aibnd_rx_13_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_14h_reg_usp_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_14h_reg_usp_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_pcie_slot_imp"
     value="pf0_not_implemented" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_uc_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_replay_number_rollover_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devcapreg_ep_l0_acc_lat"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msix_pba_ptr_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="hssi_aibnd_rx_13_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter name="cxlio_pf2_msi_ext_msg_data_cap_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_13_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter name="hssi_pldadapt_rx_13_hrdrst_align_bypass_hwtcl" value="enable" />
  <parameter name="hssi_aibnd_rx_13_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_pld_rx_clk1_dcm_hz"
     value="400000000" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_full" value="full_pc_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_misc_control_1_off_port_logic_wr_disable"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outndrv_r78_hwtcl"
     value="aib_ndrv78_setting0" />
  <parameter
     name="hssi_pldadapt_rx_15_rxfifowr_post_ct_sel"
     value="rxfifowr_sclk_post_ct" />
  <parameter name="hssi_avmm1_if_23_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter name="cxlio_pf2_vf_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_us_last_chnl_hwtcl" value="us_last_chnl" />
  <parameter name="cxlio_pf5_vf_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_capability_reg_no_eq_needed_support"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_entest"
     value="aib_dllstr_align_test_disable" />
  <parameter name="hssi_pldadapt_rx_0_phcomp_rd_del_hwtcl" value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_config_phy_tx_change"
     value="pf0_full_swing" />
  <parameter name="cxlio_pf1_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_aib_fabric_rx_transfer_clk_hz"
     value="800000000" />
  <parameter name="cxlio_pf5_func_dep_link_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf1_sriov_vf_bar4_mem32" />
  <parameter name="hssi_aibnd_rx_15_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_tph_req_cap_reg_int_vct_mode_supd"
     value="pf0_tph_req_cap_reg_int_vct_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_avmm1_if_0_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl_k_dfd_q1_sel_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_aib_clk1_sel_hwtcl"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter name="cxlio_pf6_vf_msix_table_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_ctrl0_k_compressed_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter name="cxlio_pf4_vf_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf4_no_int" />
  <parameter name="hssi_pldadapt_rx_15_bonding_dft_en" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_jtagid0_k_jtag_id_0_attr"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_l1_1sub_cap_enable"
     value="enable" />
  <parameter name="cxlio_pf5_bar2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_irq_ctrl_k_gpio_irq_attr"
     value="0" />
  <parameter name="cxlio_pf1_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter name="hip_8pf_cfg_space_en_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_hip_aib_ssr_in_polling_bypass"
     value="disable" />
  <parameter name="cxlio_pf2_vf_bar5_mask_hwtcl" value="0" />
  <parameter name="hip_cfg_extcap_en_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf5_not_supported" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sn_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf2_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_tlp_serr_dis_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_phy_rxelecidle_k_rxelecidle_disable_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_ctrl0_k_compressed_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_tx_usertest_sel" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_port_link_ctrl_off_fast_link_mode"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_frmgen_burst_hwtcl"
     value="frmgen_burst_dis" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_pld_pma_pcie_switch_polling_bypass"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_phcomp_rd_del" value="phcomp_rd_del3" />
  <parameter
     name="hssi_aibnd_rx_0_aib_datasel_gr1_hwtcl"
     value="aib_datasel1_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_4_vf_subysystem_id_4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_tph_cap_enable"
     value="disable" />
  <parameter name="powerup_value_hwtcl" value="powerup" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_pld_pma_fpll_num_phase_shifts_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_dwc_tx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_vf_device_id_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter name="cxlio_pf3_sriov_vf_offset_stride_first_vf_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_us_bypass_pipeln_hwtcl"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_pld_pma_fpll_num_phase_shifts_polling_bypass_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf3_bar4_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_aibnd_tx_13_dfd_dll_dcc_en_hwtcl" value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter name="hssi_avmm1_if_23_pcs_cal_reserved" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outctrl_gr2_hwtcl"
     value="aib_outen2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="cfg_avmm_csr_k_partial_bypass_configload_engineer_mode_hwtcl"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_7_k_cii_addr_size7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter name="hssi_pldadapt_rx_23_indv_hwtcl" value="indv_en" />
  <parameter name="cxlio_pf4_sriov_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="cxlio_pf1_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_out_bit1_rst_val"
     value="reset_to_one_hfsrout1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_pasid_reg_privil_mode_supp"
     value="pf0_pasid_reg_privil_mode_supp_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_18_k_pf0_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_bad_tlp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_2_k_pf0_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_is_paired_with" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bist_header_type_latency_cache_line_size_reg_multi_func"
     value="false" />
  <parameter name="cxlio_pf5_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf0_not_in_msix_table" />
  <parameter name="cxlio_pf5_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_stagger_control_k_stag_mode_attr"
     value="5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter name="cxlio_pf5_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_clkdiv_hwtcl"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dwc_ctrl0_k_tx_lane_flip_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_bar3_mask_bit0"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_word_align_enable_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_tsize0_k_exvf_msix_tablesize_pf1_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_powermode_dc" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_cfg_second_pipepll_en"
     value="disable_2nd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1_substates_off_l1sub_t_power_off"
     value="2" />
  <parameter name="cxlio_pf1_bar2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_142_k_pf6_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_ltr_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_12_k_pf0_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_dirclkp_shiften"
     value="aib_red_dirclkp_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter name="cxlio_pf3_vf_msix_table_bir_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_tph_next_ptr"
     value="764" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_txferclkout_shiften_hwtcl"
     value="aib_red_txferclkout_shift_disable" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_sr_sr_reserved_in_en" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_free_run_div_clk_hwtcl"
     value="out_of_reset_sync" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk1_delay_sel" value="delay_path3" />
  <parameter
     name="hssi_pldadapt_tx_23_fifo_double_write"
     value="fifo_double_write_en" />
  <parameter name="hssi_pldadapt_rx_0_lpbk_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf7_no_int" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf5_aspm_dis" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outndrv_r56_hwtcl"
     value="aib_ndrv56_setting0" />
  <parameter name="hssi_pldadapt_rx_0_comp_cnt" value="0" />
  <parameter name="cxlio_pf5_ats_relexed_ordering_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_frmgen_burst" value="frmgen_burst_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_fifo_stop_rd_hwtcl" value="rd_empty" />
  <parameter name="cxlio_pf0_vf_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_1_vf_msix_table_offset_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dwc_ctrl0_k_sris_mode_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar4_reg_bar4_type"
     value="pf0_bar4_mem32" />
  <parameter name="cxlio_pf0_vf_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_virtio_en"
     value="pf6_virtio_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_data_sel_3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff1_k_exvf_msixpba_bir_pf1_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_0_aib_tx_dcc_dft" value="aib_tx_dcc_dft_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf0_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_hrdrst_align_bypass" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl0_k_exvf_tph_sttablelocation_pf0_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_ras_des_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf2_vf_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar0_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_txferclkoutn_shiften_hwtcl"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_msix_pba_ptr_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf0_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_enable"
     value="disable" />
  <parameter name="cxlio_ptm_rqstr_capable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_user_vsec_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_full" value="full_pc_dw" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_cxl_cap_enable"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl1_k_exvf_tph_sttablesize_pf2_attr"
     value="0" />
  <parameter name="cxlio_pf1_bar5_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf2_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff2_k_exvf_msixpba_bir_pf2_attr"
     value="0" />
  <parameter name="cxlio_pf6_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_0_vf_tph_devspecific_mode_0"
     value="pf0_vf_tphcap_0_vf_tph_devspecific_mode_0_false" />
  <parameter name="hssi_pldadapt_rx_23_dv_mode" value="dv_mode_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar5_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_pld_avmm1_clk_rowclk_hz"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fastbond_rden_hwtcl"
     value="rden_ds_fast_us_fast" />
  <parameter name="cxlio_pf1_vf_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dft_sel_hwtcl"
     value="aib_tx_dcc_dft_mode0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_28h_reg_dsp_16g_tx_preset11"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_stretch_num_stages_hwtcl" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_28h_reg_dsp_16g_tx_preset10"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_ehp_rx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar0_reg_bar0_type"
     value="pf1_bar0_mem32" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_pld_avmm2_clk_rowclk_hz_hwtcl"
     value="112500000" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_lockreq_muxsel"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_dftmuxsel"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter name="cxlio_pf4_vf_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter name="cxlio_pf4_vf_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ats_ctl0_k_exvf_ats_pagealignreq_pf2_attr"
     value="false" />
  <parameter name="hssi_avmm2_if_15_pldadapt_hip_mode_hwtcl" value="user_chnl" />
  <parameter name="hssi_pldadapt_tx_23_fifo_stop_rd" value="rd_empty" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_hp_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_2_vf_ats_pagealignedreq_2"
     value="pf0_vf_atscap_2_vf_ats_pagealignedreq_2_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_115_k_pf5_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_pipe_mode_hwtcl" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter name="cxlio_pf0_vf_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_rx_fifo_write_ctrl" value="blklock_ignore" />
  <parameter
     name="hssi_avmm1_if_15_hssiadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msix_table_ptr_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter name="hssi_aibnd_rx_0_powermode_ac" value="rxdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar0_prefetchable"
     value="disable" />
  <parameter name="hssi_ctr_u_aib_top_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter name="cxlio_pf3_sriov_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter name="cxlio_pf3_vf_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_empty_hwtcl" value="empty_default" />
  <parameter name="hssi_aibnd_rx_0_op_mode" value="rx_dll_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter name="cxlio_pf7_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_mask_tx_pll_rst_val_hwtcl"
     value="reset_to_zero_maskpll" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts"
     value="true" />
  <parameter name="hssi_ctr_htol" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz_hwtcl"
     value="800000000" />
  <parameter name="cxlio_pf6_msix_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar0_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_is_paired_with_hwtcl" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_0_fifo_rd_clk_frm_gen_scg_en_hwtcl"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_stagger_control_k_stag_mode_attr"
     value="5" />
  <parameter name="cxlio_pf3_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_msi_ext_msg_data_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_5_k_pf0_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_rx_fastbond_wren" value="wren_ds_del_us_del" />
  <parameter name="cxlio_pf2_sriov_vf_offset_stride_first_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_8_k_pf0_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_core_updnen_hwtcl"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter name="cxlio_pf1_vf_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_146_k_pf6_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_internal_clk2_sel2"
     value="pma_clks_clk2_mux2" />
  <parameter name="cxlio_pf1_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_0_fifo_rd_clk_sel"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_internal_clk2_sel1"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_csb_ctrl0_k_reloadcred_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_1_vf_tph_sttable_size_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable_atg4"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable_atg5"
     value="enable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_core_updnen_hwtcl"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter
     name="hssi_pldadapt_rx_0_clock_del_measure_enable_hwtcl"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_fifo_stop_wr" value="wr_full" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_capabilities_reg_pcie_cap_surprise_down_err_rep_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_21_k_pf0_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_xbar_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter name="cxlio_pf0_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_con_status_reg_no_soft_rst"
     value="pf1_internally_reset" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar3_prefetchable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_mode_hwtcl" value="txphase_comp" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_2_vf_ats_invqueue_depth_2"
     value="0" />
  <parameter name="hssi_ctr_cxl_ialpmmctl_vid_hwtcl" value="7832" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_rx_lane_flip_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter name="hssi_ctr_topology" value="cxl_x16_up" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_tx_lane_flip_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter name="cxlio_pf0_pasid_cap_privileged_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter name="cxlio_pf3_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_24h_reg_usp_32g_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_24h_reg_usp_32g_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_24h_reg_usp_32g_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_24h_reg_usp_32g_tx_preset7"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_us_last_chnl_hwtcl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_63_k_pf2_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_dirclkp_shiften_hwtcl"
     value="aib_red_dirclkp_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable_atg5"
     value="gen5_pf0_continue" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf5_not_in_msix_table" />
  <parameter
     name="hssi_pldadapt_tx_15_frmgen_wordslip_hwtcl"
     value="frmgen_wordslip_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable_atg4"
     value="gen4_pf0_continue" />
  <parameter name="hssi_pldadapt_rx_23_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_dftmuxsel_hwtcl"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_intb_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter
     name="hssi_pldadapt_rx_0_ds_bypass_pipeln"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_hrdrst_rst_sm_dis" value="enable_rx_rst_sm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_rx_shiften"
     value="aib_red_rx_shift_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_lane_rls_quiet_time"
     value="10" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_uc_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_siov_reg3_ims_support"
     value="pf5_siov_reg3_ims_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter name="hssi_avmm2_if_13_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_rst_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff3_k_exvf_msixtable_bir_pf3_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_ctrl_plane_bonding" value="individual" />
  <parameter name="hssi_pldadapt_rx_13_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outctrl_gr1_hwtcl"
     value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_exvf_virtio_en"
     value="disable" />
  <parameter name="hssi_aibnd_rx_13_powermode_dc" value="powerup" />
  <parameter
     name="hssi_pldadapt_rx_23_txfiford_post_ct_sel_hwtcl"
     value="txfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter name="cxlio_pf5_tph_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_trig_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter name="cxlio_pf4_sriov_vf_offset_stride_first_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf5_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter name="hssi_ctr_iopads_powerdown_mode" value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_out_bit0_rst_val"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_pldadapt_tx_23_powermode_freq_hz_pld_tx_clk1_dcm"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_out_bit2_rst_val"
     value="reset_to_zero_hfsrout2" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_pld_8g_eidleinfersel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_entest_hwtcl"
     value="aib_dllstr_align_test_disable" />
  <parameter name="cxlio_pf2_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_fifo_rd_clk_sel"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter name="cxlio_pf6_msi_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fifo_power_mode_hwtcl"
     value="full_width_ps_dw" />
  <parameter name="cxlio_pf1_vf_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter name="hssi_ctr_pcie_capable" value="gen5_capable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_143_k_pf6_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf3_vf_bar3_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter name="cxlio_pf0_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pipe_loopback_control_off_pipe_loopback"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_full" value="full_pc_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter name="cxlio_pf3_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_loopback_mode_hwtcl" value="disable" />
  <parameter name="cxlio_pf5_sriov_vf_mig_int_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_hdpldadapt_csr_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="cxlio_pf2_vf_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_7_k_cii_pf_en7_attr"
     value="0" />
  <parameter name="cxlio_pf3_vf_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter name="cxlio_pf1_vf_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_bar4_64b_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_indv" value="indv_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_6_k_cii_start_addr6_attr"
     value="0" />
  <parameter name="cxlio_pf2_vf_bar0_64b_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_tph_req_cap_reg_tph_st_tab_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_cxl_ldid_en"
     value="ldid_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_ehp_rx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_devcapreg2_tph_cpl_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_csb_mmio_access_ctrl_grant_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_powermode_dc_hwtcl" value="powerup" />
  <parameter name="cxlio_pf0_vf_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outpdrv_r34_hwtcl"
     value="aib_pdrv34_setting0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_datapath_tb_sel_hwtcl"
     value="har_reset_tb" />
  <parameter name="cxlio_pf6_sriov_vf_offset_stride_first_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_sn_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_full" value="full_pc_dw" />
  <parameter
     name="hssi_pldadapt_rx_13_txfifowr_post_ct_sel_hwtcl"
     value="txfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter name="cxlio_pf0_vf_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter name="cxlio_pf4_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_6_k_cii_addr_size6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff0_k_exvf_msixtable_offset_pf0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec_atg4"
     value="927" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msix_pba_ptr_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec_atg5"
     value="927" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_174_k_pf7_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_pwr_on_scale_support"
     value="0" />
  <parameter name="cxlio_pf1_revision_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_8g_sigdet_out_rst_val"
     value="reset_to_zero_sigdet" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf0_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_aib_fabric_rx_sr_clk_in_hz_hwtcl"
     value="900000000" />
  <parameter name="hssi_pldadapt_tx_15_hip_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter name="cxlio_pf1_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_stretch_num_stages" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_csb_opcode_ctrl_lock_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter name="hssi_ctr_u_ctrl_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_tsize0_k_exvf_msix_tablesize_pf0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff4_k_exvf_msixtable_offset_pf4_attr"
     value="0" />
  <parameter name="cxlio_pf0_exp_rom_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_asn_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar2_64b_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_hrdrst_align_bypass" value="enable" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_out_bit1_rst_val_hwtcl"
     value="reset_to_one_hfsrout1" />
  <parameter name="hssi_pldadapt_rx_0_fifo_wr_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_0_k_cii_start_addr0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_tph_req_cap_reg_etph_req_supd"
     value="pf4_tph_req_cap_reg_etph_req_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_dl_protocol_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter name="cxlio_pf7_sriov_vf_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_power_indicator"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_outpdrv_r34_hwtcl"
     value="aib_pdrv34_setting0" />
  <parameter name="cxlio_pf0_vf_msix_cap_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_vf_bar0_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_ds_master" value="ds_master_en" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk1_delay_sel" value="delay_path3" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_rst_hwtcl"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter name="hssi_ctr_pipe_direct_octet1_hwtcl" value="octet1_eight_x1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_28_k_pf1_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_36_k_pf1_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_inctrl_gr2_hwtcl"
     value="aib_inctrl2_setting2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msix_cap_reg_table_sz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_t_common_mode"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_pri_next_ptr"
     value="808" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ptm_ctrl_k_cfg_ptm_auto_update_signal_attr"
     value="false" />
  <parameter name="cxlio_pf7_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msix_pba_ptr_pba_offset"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar5_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_pldadapt_tx_15_ds_last_chnl_hwtcl" value="ds_last_chnl" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_fifo_write_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="cxlio_pf5_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_loopback_mode" value="disable" />
  <parameter name="hssi_pldadapt_tx_23_indv_hwtcl" value="indv_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar4_prefetchable"
     value="disable" />
  <parameter name="cxlio_pf4_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msix_pba_ptr_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_datasel_gr0_hwtcl"
     value="aib_datasel0_setting0" />
  <parameter name="hssi_avmm2_if_0_pldadapt_gate_dis" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_cfg_ram_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf6_no_int" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_6_k_cii_start_addr6_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_txferclkout_shiften"
     value="aib_red_txferclkout_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_num_of_lanes"
     value="num_1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_7_vf_msix_table_offset_7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_ehp_rx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter name="cxlio_pf0_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_siov_dvsec_flags_h"
     value="pf0_siov_dvsec_flags_h_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="6" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_virtio_en"
     value="pf2_virtio_disable" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fifo_write_latency_adjust"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_hrdrst_user_ctl_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_0_internal_clk2_sel1_hwtcl"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter name="hssi_pldadapt_rx_13_rx_usertest_sel_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_siov_dvsec_funtion_dependency_link"
     value="0" />
  <parameter name="cxlio_flexbus_range2_memory_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_28h_reg_usp_rx_preset_hint15"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_jtagid2_k_jtag_id_2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter name="cxlio_pf7_sriov_vf_offset_stride_first_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_pldadapt_tx_15_frmgen_wordslip"
     value="frmgen_wordslip_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_lockreq_muxsel"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_28h_reg_usp_rx_preset_hint14"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ats_ctl1_k_exvf_ats_pagealignreq_pf5_attr"
     value="false" />
  <parameter name="cxlio_pf2_sriov_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_144_k_pf6_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_asn_bypass_pma_pcie_sw_done_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_jtagid3_k_jtag_id_3_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_sr_sr_parity_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_3_vf_subysystem_id_3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar0_reg_bar0_type"
     value="pf0_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_num_of_vf"
     value="0" />
  <parameter name="cxlio_pf5_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter name="cxlio_pf4_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_fifo_stop_rd_hwtcl" value="rd_empty" />
  <parameter name="hssi_pldadapt_rx_13_rx_fifo_write_ctrl" value="blklock_ignore" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range1_size_low_memory_info_valid_range1"
     value="pf0_dvsec_flex_bus_range1_size_low_memory_info_valid_range1_true" />
  <parameter name="hssi_pldadapt_rx_13_bonding_dft_en" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_rcvr_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outpdrv_r12_hwtcl"
     value="aib_pdrv12_setting0" />
  <parameter name="cxlio_pf1_tph_cpl_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_l1_1_pcipm_support"
     value="true" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_control1_reg_l1_1_pcipm_en"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_rx_fifo_align_clr_rst_val_hwtcl"
     value="reset_to_zero_alignclr" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter name="cxlio_pf1_bar5_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf3_vf_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode_atg4"
     value="gen4_pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode_atg5"
     value="gen5_pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_control_link_status_reg_pcie_cap_link_bw_man_int_en"
     value="false" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_13_powermode_ac"
     value="rxdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_aibnd_tx_15_aib_outctrl_gr2_hwtcl"
     value="aib_outen2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_tsize1_k_exvf_msix_tablesize_pf3_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_fifo_rd_clk_scg_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf7_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_151_k_pf6_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_us_last_chnl_hwtcl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_gen3_equalization_disable"
     value="false" />
  <parameter name="cxlio_pf6_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="cxlio_pf2_vf_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf1_minus_6db" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_mode" value="txphase_comp" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_aibnd_rx_23_aib_inctrl_gr0_hwtcl"
     value="aib_inctrl0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_fc_protocol_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_10g_rx_crc32_err_rst_val_hwtcl"
     value="reset_to_zero_crc32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_no_cmd_cpl_support"
     value="false" />
  <parameter name="cxlio_pf4_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf3_minus_6db" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar4_mask"
     value="0" />
  <parameter name="cxlio_pf5_vf_bar0_64b_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_clock_del_measure_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_capability_reg_l1_1_aspm_support"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outndrv_r34_hwtcl"
     value="aib_ndrv34_setting0" />
  <parameter name="cxlio_pf7_revision_id_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_msix_function_mask_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_ats_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf1_pasid_cap_privileged_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_msi_next_ptr"
     value="112" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter name="hssi_pldadapt_rx_13_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_ats_reg_page_aglign_req"
     value="pf3_ats_reg_page_aglign_req_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar0_reg_bar0_type"
     value="pf2_bar0_mem32" />
  <parameter name="hssi_pldadapt_tx_13_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_word_align_hwtcl" value="wa_en" />
  <parameter name="hssi_avmm2_if_15_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter name="hssi_pldadapt_tx_15_tx_datapath_tb_sel" value="har_reset_tb" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_tsize2_k_exvf_msix_tablesize_pf4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset1"
     value="0" />
  <parameter name="cxlio_pf6_msi_ext_msg_data_cap_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_fifo_stop_wr_hwtcl" value="wr_full" />
  <parameter name="cxlio_pf4_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_tlp_bypass_en_dwc_ctrl0_k_ecrc_strip_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter name="cxlio_pf0_num_of_vf_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fifo_rd_clk_sel"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter name="cxlio_num_of_pf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_pld_8g_tx_boundary_sel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_xbar_sel_3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_109_k_pf4_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_1_k_cii_addr_size1_attr"
     value="0" />
  <parameter name="cxlio_pf6_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_inctrl_gr0_hwtcl"
     value="aib_inctrl0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_cvp_cfg_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_chnl_bonding_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_rx_0_word_align" value="wa_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_link_eq_req_int_en_attr"
     value="false" />
  <parameter name="cxlio_pf2_bar2_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_xbar_sel_3_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_gb_tx_odwidth" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_ctrl0_k_patcntr_en_attr"
     value="false" />
  <parameter name="cxlio_pf5_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_devcapreg2_tph_cpl_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="6" />
  <parameter name="hssi_pldadapt_rx_23_word_align_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_tph_req_cap_reg_int_vct_mode_supd"
     value="pf6_tph_req_cap_reg_int_vct_mode_supd_false" />
  <parameter name="hssi_aibnd_tx_15_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outctrl_gr2_hwtcl"
     value="aib_outen2_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_pldadapt_rx_15_powermode_freq_hz_pld_rx_clk1_dcm"
     value="400000000" />
  <parameter name="hssi_ctr_is_cvp_enable" value="false" />
  <parameter name="cxlio_pf5_class_code_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_hdpldadapt_csr_clk_hz" value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_hrdrst_dcd_cal_done_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pipe_loopback_control_off_pipe_loopback"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_2_k_cii_addr_size2_attr"
     value="0" />
  <parameter name="cxlio_pf2_bar0_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_rx_0_asn_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_106_k_pf4_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_vf_offset_stride_first_vf_off"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_status_reg_no_eq_needed_rcvd"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_ltd_b_rst_val_hwtcl"
     value="reset_to_one_ltdb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter name="cxlio_pf7_vf_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf7_not_capable" />
  <parameter name="hssi_pldadapt_tx_15_frmgen_mfrm_length_hwtcl" value="2048" />
  <parameter name="hssi_pldadapt_tx_23_fifo_wr_clk_scg_en" value="disable" />
  <parameter name="hssi_pldadapt_tx_15_reconfig_settings" value="{}" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_inctrl_gr3_hwtcl"
     value="aib_inctrl3_setting3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_electromech_interlock"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_core_dn_prgmnvrt"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter name="cxlio_pf5_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_dftmuxsel_hwtcl"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter name="cxlio_pf6_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vc_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_xbar_sel_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_ehp_tx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_clock_del_measure_enable_hwtcl"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_datapath_tb_sel_hwtcl"
     value="pcs_chnl_tb" />
  <parameter name="hssi_pldadapt_tx_15_hdpldadapt_pld_tx_clk2_dcm_hz" value="0" />
  <parameter name="cxlio_pf0_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_pfull_hwtcl" value="10" />
  <parameter name="cxlio_pf3_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_test_clk_pll_en_n"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter name="cxlio_pf0_msi_multiple_msg_cap_user_hwtcl" value="5" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_sriov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_msi_enable"
     value="disable" />
  <parameter name="cxlio_pf7_vf_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff1_k_exvf_msixtable_bir_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter name="cxlio_pf3_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_electromech_interlock"
     value="false" />
  <parameter name="hssi_avmm1_if_15_pldadapt_read_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_acs_next_ptr"
     value="328" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_cvp_cfg_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_avmm1_if_0_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff4_k_exvf_msixpba_offset_pf4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_125_k_pf5_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_23_silicon_rev" value="14nm5" />
  <parameter name="hssi_pldadapt_tx_13_gb_tx_odwidth_hwtcl" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_en"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_cvp_cfg_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_acs_capabilities_ctrl_reg_acs_at_block"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_core_updnen"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_csb_msg_dropped_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf2_vf_bar4_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_pma_aib_tx_clk_expected_setting" value="x2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf0_not_capable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="hssi_ctr_u_ial_top_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_prs_ext_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_fifo_rd_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_acs_capabilities_ctrl_reg_acs_at_block"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_test_clk_pll_en_n_hwtcl"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_sr_sr_hip_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_link_auto_bw_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf3_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_ats_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf2_revision_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf6_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter name="cxlio_pf6_vf_bar5_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_pldadapt_rx_15_bonding_dft_en_hwtcl" value="dft_dis" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_manual_dn"
     value="aib_tx_dcc_manual_dn0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl1_k_dfd_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_dsp_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_dsp_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_82_k_pf3_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_rst_prgmnvrt"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_ph01_en_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_status_reg_rx_enh_link_behavior_ctrl"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_ph01_en_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter name="cxlio_pf5_vf_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_155_k_pf7_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_24h_reg_dsp_32g_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_24h_reg_dsp_32g_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_24h_reg_dsp_32g_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_24h_reg_dsp_32g_tx_preset7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_exp_rom_base_addr_reg_exp_rom_base_address"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff6_k_exvf_msixtable_offset_pf6_attr"
     value="0" />
  <parameter name="cxlio_pf4_prs_cap_enable_user_hwtcl" value="0" />
  <parameter name="h2d_arb_ctrl_k_h2drsp_throttle_en_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter name="cxlio_pf2_ats_relexed_ordering_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fpll_shared_direct_async_in_sel_hwtcl"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_tag_support"
     value="tag_10bit" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_pasid_reg_pasid_max_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_0_vf_subysystem_id_0"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outndrv_r12_hwtcl"
     value="aib_ndrv12_setting0" />
  <parameter name="hssi_pldadapt_rx_15_osc_clk_scg_en" value="disable" />
  <parameter name="cxlio_pf7_vf_bar1_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_fifo_mode" value="phase_comp" />
  <parameter
     name="hssi_pldadapt_rx_13_fifo_rd_clk_sel"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_drop_vendor0_msg"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_num_of_lanes"
     value="num_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_59_k_pf2_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf5_no_int" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_dftmuxsel_hwtcl"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_power_controller"
     value="false" />
  <parameter name="cxlio_pf3_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_clock_del_measure_enable_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_170_k_pf7_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_pld_pma_fpll_cnt_sel_polling_bypass_hwtcl"
     value="disable" />
  <parameter name="hssi_aibnd_rx_13_redundancy_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode"
     value="pf0_next_rec_speed" />
  <parameter
     name="hssi_pldadapt_rx_15_fifo_wr_clk_del_sm_scg_en_hwtcl"
     value="enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_ehp_tx_correctable_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf6_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_ehp_rx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_prs_ext_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_us_last_chnl_hwtcl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl3_k_trig0_sel_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_phy_slot_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_ats_reg_ro_support"
     value="pf4_ats_reg_ro_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter name="hssi_aibnd_tx_15_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter
     name="hssi_aibnd_tx_0_aib_outctrl_gr1_hwtcl"
     value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_ph01_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_avmm2_if_13_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_pldadapt_tx_23_fifo_rd_clk_sel_hwtcl"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_powermode_ac_hwtcl"
     value="rxdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_capabilities_7_vf_msix_tablesz_7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_6_k_cii_start_addr6_attr"
     value="0" />
  <parameter name="cxlio_pf0_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_outndrv_r56_hwtcl"
     value="aib_ndrv56_setting0" />
  <parameter name="hssi_avmm2_if_23_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_2_k_cii_addr_size2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_mlf_tlp_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar4_reg_bar4_type"
     value="pf0_bar4_mem32" />
  <parameter name="cxlio_pf2_pasid_cap_privileged_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_reset_ctrl1_k_clrhip_not_rst_sticky_attr"
     value="false" />
  <parameter name="cxlio_pf4_bar1_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf0_vf_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_new_dll"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msix_table_ptr_table_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_halfcode"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter name="hssi_pldadapt_tx_0_frmgen_wordslip" value="frmgen_wordslip_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter name="cxlio_pf0_rb_err_rptr_user_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_15_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_130_k_pf5_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_frmgen_wordslip_hwtcl"
     value="frmgen_wordslip_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_2_k_cii_start_addr2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_rcvr_overflow_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter name="cxlio_pf7_msix_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar4_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl1_k_xbar0_sel_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_ctrl0_k_encrypted_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_inta_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar3_prefetchable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_13_sup_mode" value="user_mode" />
  <parameter
     name="hssi_pldadapt_rx_0_fifo_double_read_hwtcl"
     value="fifo_double_read_en" />
  <parameter name="cxlio_pf3_vf_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_pld_clk1_delay_sel_hwtcl"
     value="delay_path3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_10_k_pf0_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dll_dft_sel"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar4_reg_bar4_type"
     value="pf3_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_core_dn_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_pldadapt_tx_0_ds_bypass_pipeln"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_pld_aib_loopback_en_attr"
     value="false" />
  <parameter name="cxlio_pf2_vf_msix_pba_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_pld_pma_fpll_num_phase_shifts_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode"
     value="pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_fpll_shared_direct_async_in_sel_hwtcl"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter name="hssi_pldadapt_tx_0_compin_sel_hwtcl" value="compin_master" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_us_master" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_47_k_pf2_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="hssi_avmm1_if_0_pldadapt_uc_blocking_enable" value="enable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_iinasyncen_hwtcl"
     value="aib_inasyncen_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter name="cxlio_pf4_vf_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_csb_msg_dropped_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf7_msi_ext_msg_data_cap_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_ims_sup_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_6_vf_msix_table_bir_6"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_pld_tx_clk1_dcm_hz"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ehp_ctrl1_k_outstanding_crd_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf1_not_capable" />
  <parameter name="cxlio_pf0_vf_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar0_reg_bar0_type"
     value="pf5_bar0_mem32" />
  <parameter name="device_family" value="Agilex" />
  <parameter name="hssi_avmm1_if_23_pldadapt_uc_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_word_align_hwtcl" value="wa_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_aibnd_rx_23_aib_datasel_gr2_hwtcl"
     value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_7_k_cii_addr_size7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_core_dn_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_fc_protocol_err_sts_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk1_delay_en" value="enable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_manual_up"
     value="aib_tx_dcc_manual_up0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_7_k_cvp_irq_en"
     value="cvp_ctrl_7_k_cvp_irq_en_false" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msix_pba_ptr_pba_bir"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_duplex_mode_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter name="hssi_pldadapt_tx_0_dv_bond" value="dv_bond_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_user_vsec_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_asn_wait_for_dll_reset_cnt" value="64" />
  <parameter name="hssi_pldadapt_rx_15_ds_master_hwtcl" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter name="cxlio_pf1_msi_multiple_msg_cap_user_hwtcl" value="5" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter name="cxlio_pf5_vf_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_out_bit0_rst_val_hwtcl"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf6_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_cap_id_nxt_ptr_reg_dsi"
     value="pf5_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_vsecras_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf2_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf1_not_in_msix_table" />
  <parameter name="cxlio_pf0_vf_tph_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_capability_reg_no_eq_needed_support"
     value="false" />
  <parameter name="ialpmmctl_vid_engineer_mode_hwtcl" value="32902" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_ats_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_15_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_rst_prgmnvrt"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter name="cxlio_pf0_func_dep_link_user_hwtcl" value="0" />
  <parameter name="cxlio_pf0_vf_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_us_master_hwtcl" value="us_master_en" />
  <parameter name="hssi_avmm1_if_23_pcs_cal_done" value="avmm1_cal_done_assert" />
  <parameter name="hssi_pldadapt_rx_0_hrdrst_user_ctl_en_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_ber_margining_ctrl"
     value="aib_ber_margining_setting0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_core_dn_prgmnvrt"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_2_pcipm_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1_substates_off_l1sub_t_power_off"
     value="2" />
  <parameter name="cxlio_pf6_vf_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_replay_number_rollover_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_manual_up"
     value="aib_tx_dcc_manual_up0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_6_vf_tph_intvec_mode_6"
     value="pf0_vf_tphcap_6_vf_tph_intvec_mode_6_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_intc_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_fifo_rd_clk_ins_sm_scg_en_hwtcl"
     value="enable" />
  <parameter name="cxlio_pf5_vf_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_aibnd_tx_23_powermode_freq_hz_aib_hssi_tx_transfer_clk"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_175_k_pf7_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter name="cxlio_pf5_vf_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_113_k_pf5_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_ds_bypass_pipeln"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar2_reg_bar2_type"
     value="pf3_bar2_mem32" />
  <parameter
     name="hssi_aibnd_tx_0_aib_iinclken_hwtcl"
     value="aib_inclken_setting3" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_dwc_rx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="is_engineer_mode" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_sn_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf6_vf_ats_page_align_req_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_word_mark" value="wm_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_aer_rc_err_int_en_attr"
     value="false" />
  <parameter name="cxlio_pf2_vf_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_mode" value="txphase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_fifo_power_mode_hwtcl"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_137_k_pf6_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_hrdrst_dcd_cal_done_bypass" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_10h_reg_usp_rx_preset_hint3"
     value="7" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_lockreq_muxsel_hwtcl"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_10h_reg_usp_rx_preset_hint2"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter name="cxlio_pf3_pasid_cap_privileged_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_en_iocsr_unused_hwtcl"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff1_k_exvf_msixpba_offset_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_virtio_en"
     value="pf5_virtio_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf0_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter name="hssi_pldadapt_tx_13_bonding_dft_en" value="dft_dis" />
  <parameter name="hssi_pldadapt_rx_23_chnl_bonding_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_fifo_mode" value="phase_comp" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_ltr_rst_val_hwtcl"
     value="reset_to_zero_ltr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_jtagid2_k_jtag_id_2_attr"
     value="0" />
  <parameter name="cxlio_pf6_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msi_cap_reg_per_vector_msk_cap"
     value="pf3_msi_cap_reg_per_vector_msk_cap_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_us_bypass_pipeln_hwtcl"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_lockreq_muxsel_hwtcl"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="cxlio_pf0_bar3_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf3_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_2_th_val"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_us_last_chnl" value="us_last_chnl" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_hip_aib_ssr_in_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_drx_shiften"
     value="aib_red_drx_shift_disable" />
  <parameter
     name="hssi_pldadapt_tx_13_us_bypass_pipeln"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fastbond_rden_hwtcl"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_77_k_pf3_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_cvp_mode"
     value="cvp_disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_fifo_mode" value="phase_comp" />
  <parameter name="hssi_ctr_cxl_pialup_virtual_cvp_bar_num_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar4_mask"
     value="0" />
  <parameter name="cxlio_pf0_bar0_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_95_k_pf4_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_compin_sel_hwtcl" value="compin_master" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_deskew_ctrl_k_dskw_force_done_p2_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl1_k_xbar1_sel_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_pipe_msgbuf_overflow_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter name="hssi_aibnd_tx_23_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_rx_usertest_sel" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_err_en_correct_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter name="cxlio_pf1_ats_relexed_ordering_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_129_k_pf5_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_0_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter
     name="hssi_pldadapt_rx_0_hrdrst_rst_sm_dis_hwtcl"
     value="enable_rx_rst_sm" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk1_delay_en_hwtcl" value="enable" />
  <parameter name="hssi_avmm2_if_0_pldadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff7_k_exvf_msixtable_offset_pf7_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_dirclkn_shiften_hwtcl"
     value="aib_red_dirclkn_shift_disable" />
  <parameter name="top_topology_hwtcl" value="CXLx16" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_pcie_slot_imp"
     value="pf0_not_implemented" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_attention_indicator_button"
     value="false" />
  <parameter name="device_die_revisions" value="MAIN_FM8_REVA,HSSI_RNR_REVB" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_1_k_cii_addr_size1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_3_vf_tph_sttable_loc_3"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_bypass_ctrl_1_control"
     value="14680064" />
  <parameter name="cxlio_pf2_vf_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_cvp_cfg_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter name="cxlio_pf4_msix_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_20h_reg_usp_tx_preset11"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_rx_15_asn_wait_for_fifo_flush_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_20h_reg_usp_tx_preset10"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_ctrl0_k_encrypted_attr"
     value="false" />
  <parameter name="cxlio_pf7_vf_bar2_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_pipe_mode_hwtcl" value="disable_pipe" />
  <parameter name="hssi_pldadapt_tx_13_word_mark_hwtcl" value="wm_en" />
  <parameter
     name="hssi_aibnd_tx_15_aib_datasel_gr2_hwtcl"
     value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf2_minus_6db" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_reset_ctrl1_k_clrhip_not_rst_sticky_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_cont_cal_iocsr_unused"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_gb_rx_odwidth" value="odwidth_32" />
  <parameter name="cxlio_pf2_vf_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_datasel_gr3_hwtcl"
     value="aib_datasel3_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_28h_reg_dsp_16g_tx_preset8"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_23_k_pf1_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_28h_reg_dsp_16g_tx_preset9"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_94_k_pf4_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_redo_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_redo_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fifo_read_latency_adjust"
     value="disable" />
  <parameter name="hssi_aibnd_tx_0_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter name="cxlio_pf5_vf_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_fifo_write_latency_adjust"
     value="disable" />
  <parameter name="cxlio_pf4_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_support_mod_ts"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fifo_write_latency_adjust"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_fifo_double_write"
     value="fifo_double_write_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_0_vf_ats_globalinv_support_0"
     value="pf0_vf_atscap_0_vf_ats_globalinv_support_0_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_dfd_mux_adpt_0to7"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar1_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_ds_master" value="ds_master_en" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msix_pba_ptr_pba_offset"
     value="0" />
  <parameter name="cxlio_pf1_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="hssi_pldadapt_rx_23_hip_mode_hwtcl" value="user_chnl" />
  <parameter name="hssi_avmm2_if_23_pldadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_175_k_pf7_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_ph01_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pfvf_sel_vsec_enable_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_rst_prgmnvrt"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_pldadapt_tx_13_ctrl_plane_bonding_hwtcl"
     value="individual" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf0_minus_6db" />
  <parameter
     name="hssi_pldadapt_rx_23_aib_clk2_sel"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_hdpldadapt_speed_grade" value="dash_3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_tlp_bypass_en_dwc_ctrl0_k_ecrc_strip_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_virtio_en"
     value="pf3_virtio_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_49_k_pf2_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_en_hwtcl"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_146_k_pf6_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_empty" value="empty_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_lane_stagger_interval"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_tx_usertest_sel_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf7_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_sris_mode_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_redo_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_redo_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_loopback_mode" value="disable" />
  <parameter name="pld_clkfreq_user_hwtcl" value="400MHz" />
  <parameter name="hssi_pldadapt_tx_23_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fastbond_wren"
     value="wren_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_devcapreg2_tph_cpl_support"
     value="0" />
  <parameter name="hssi_avmm1_if_13_calibration_type" value="one_time" />
  <parameter name="cxlio_pf1_bar3_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_23_gb_tx_odwidth" value="odwidth_32" />
  <parameter name="cxlio_cfg_ext_vc_next_ptr_user_hwtcl" value="560" />
  <parameter
     name="hssi_aibnd_rx_0_aib_ber_margining_ctrl_hwtcl"
     value="aib_ber_margining_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_18h_reg_dsp_rx_preset_hint7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter name="hssi_aibnd_tx_15_aib_hssi_tx_transfer_clk_hz_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_rcvr_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_drx_shiften_hwtcl"
     value="aib_red_drx_shift_disable" />
  <parameter name="hssi_pldadapt_tx_0_bonding_dft_en" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_18h_reg_dsp_rx_preset_hint6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_l1_2_pcipm_support"
     value="true" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk1_delay_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl1_k_exvf_tph_sttablesize_pf2_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_out_bit3_rst_val_hwtcl"
     value="reset_to_zero_hfsrout3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_pld_8g_tx_boundary_sel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_pasid_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf3_bar4_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf5_vf_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_6_vf_revision_id_6"
     value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_5_k_cii_start_addr5_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_read_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_slot_power_limit_value"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ehp_ctrl1_k_outstanding_crd_attr"
     value="0" />
  <parameter name="cxlio_pf1_class_code_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf7_minus_6db" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar0_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_dy_ctl_static_hwtcl"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter name="cxlio_pf4_sriov_vf_subsys_dev_id_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_bar3_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf1_vf_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter name="hssi_pldadapt_rx_0_pma_hclk_scg_en" value="enable" />
  <parameter name="hssi_ctr_u_pcie_top_powerdown_mode" value="false" />
  <parameter name="cxlio_pf7_vf_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_outctrl_gr0_hwtcl"
     value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_tph_req_cap_reg_etph_req_supd"
     value="pf7_tph_req_cap_reg_etph_req_supd_false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_new_dll"
     value="aib_dllstr_align_new_dll_setting0" />
  <parameter name="cxlio_pf3_vf_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_reset_csr_k_pld_crs_en"
     value="reset_csr_k_pld_crs_en_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range2_size_low_memory_range2_size_low"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_core_dn_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter name="cxlio_pf0_exp_rom_enable_user_hwtcl" value="Disable" />
  <parameter name="hssi_avmm2_if_0_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter name="hssi_aibnd_tx_13_aib_tx_dcc_en_hwtcl" value="aib_tx_dcc_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_112_k_pf5_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_is_paired_with_hwtcl" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_xbar_sel_0_attr"
     value="0" />
  <parameter name="cxlio_pf0_msix_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msi_cap_reg_mul_msg_cap"
     value="5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1_substates_off_l1sub_t_power_off"
     value="2" />
  <parameter name="hssi_pldadapt_rx_0_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_aib_fabric_rx_transfer_clk_hz"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_dtx_shiften_hwtcl"
     value="aib_red_dtx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_user_vsec_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_func_dep_link_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_msix_cap_reg_table_sz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_63_k_pf2_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf7_aer_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ats_ctl1_k_exvf_ats_pagealignreq_pf7_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_root_control_root_capabilities_reg_pcie_cap_crs_sw_visibility"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_tx_precode_req"
     value="false" />
  <parameter name="cxlio_pf5_bar5_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_dsp_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_dsp_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_tph_req_cap_reg_etph_req_supd"
     value="pf2_tph_req_cap_reg_etph_req_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_gen3_equalization_disable_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_gen3_equalization_disable_atg5"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_pma_aib_tx_clk_expected_setting" value="x2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_vf_device_id_vf_device_id"
     value="0" />
  <parameter name="cxlio_cfg_ext_ats_next_ptr_user_hwtcl" value="792" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_out_bit2_rst_val"
     value="reset_to_zero_hfsrout2" />
  <parameter name="hssi_pldadapt_rx_23_fifo_rd_clk_scg_en" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_rxfiford_post_ct_sel_hwtcl"
     value="rxfiford_sclk_post_ct" />
  <parameter name="hssi_pldadapt_rx_15_pld_clk1_delay_sel" value="delay_path3" />
  <parameter
     name="hssi_aibnd_tx_23_aib_outndrv_r34_hwtcl"
     value="aib_ndrv34_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_18_k_pf0_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_stop_wr_hwtcl" value="n_wr_full" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf7_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_ctl_k_cvp_bar_used_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf0_no_int" />
  <parameter name="hssi_pldadapt_rx_23_ds_master" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_2_k_encryped"
     value="cvp_ctrl_2_k_encryped_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_tsize3_k_exvf_msix_tablesize_pf7_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_pfull_hwtcl" value="10" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_115_k_pf5_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_13_aib_inctrl_gr1" value="aib_inctrl1_setting3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_78_k_pf3_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_13_aib_inctrl_gr0" value="aib_inctrl0_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter name="hssi_aibnd_rx_13_aib_inctrl_gr3" value="aib_inctrl3_setting3" />
  <parameter name="hssi_aibnd_rx_13_aib_inctrl_gr2" value="aib_inctrl2_setting2" />
  <parameter
     name="hssi_avmm1_if_23_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_3_vf_tph_exttphreq_3"
     value="pf0_vf_tphcap_3_vf_tph_exttphreq_3_false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_cont_cal"
     value="aib_tx_dcc_cal_cont" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_pld_avmm1_clk_rowclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter name="cxlio_pf3_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen2_ctrl_off_support_mod_ts"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_linkreq_fullrst"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_indv" value="indv_en" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_in_bit0_rst_val_hwtcl"
     value="reset_to_one_hfsrin0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_attention_indicator"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_81_k_pf3_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_prs_ext_cap_enable"
     value="disable" />
  <parameter name="hssi_avmm2_if_0_pcs_cal_reserved" value="0" />
  <parameter name="cxlio_pf1_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_1_k_cii_pf_en1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_vsecras_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_hrdrst_rst_sm_dis" value="enable_tx_rst_sm" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_siov_dvsec_flags_h"
     value="pf3_siov_dvsec_flags_h_false" />
  <parameter name="hssi_ctr_u_rnr_aibaux_top_wrp_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_2ch_reg_dsp_32g_tx_preset14"
     value="0" />
  <parameter name="cxlio_pf4_ats_relexed_ordering_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_2ch_reg_dsp_32g_tx_preset15"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_2ch_reg_dsp_32g_tx_preset12"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_2ch_reg_dsp_32g_tx_preset13"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_3_vf_msix_table_bir_3"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar5_mask"
     value="0" />
  <parameter name="enable_example_design_sim_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_err_en_correct_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable"
     value="pf0_continue" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_24h_reg_dsp_rx_preset_hint12"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_24h_reg_dsp_rx_preset_hint13"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_121_k_pf5_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar2_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_hrdrst_dll_lock_bypass_hwtcl"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_loopback_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_fc_protocol_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_pld_tx_clk1_dcm_hz_hwtcl"
     value="400000000" />
  <parameter name="cxlio_pf1_sriov_vf_mig_int_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_mask_tx_pll_rst_val"
     value="reset_to_zero_maskpll" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_10h_reg_dsp_tx_preset3"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_byp_iocsr_unused_hwtcl"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_10h_reg_dsp_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_fifo_wr_clk_del_sm_scg_en_hwtcl"
     value="enable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_dftmuxsel_hwtcl"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msi_cap_reg_mul_msg_cap"
     value="5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_mask_tx_pll_rst_val"
     value="reset_to_zero_maskpll" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_ats_reg_global_inval_suppport"
     value="pf3_ats_reg_global_inval_suppport_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_control1_reg_l1_2_aspm_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_pldadapt_tx_13_frmgen_burst_hwtcl"
     value="frmgen_burst_dis" />
  <parameter name="hssi_pldadapt_tx_0_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter name="hssi_pldadapt_tx_23_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_capability_reg_comm_mode_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_pld_tx_clk1_dcm_hz"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_virtio_en"
     value="pf7_virtio_disable" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_in_bit3_rst_val_hwtcl"
     value="reset_to_zero_hfsrin3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter name="hssi_aibnd_rx_23_silicon_rev" value="14nm5" />
  <parameter name="hssi_aibnd_tx_13_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter name="cxlio_pf3_vf_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_prbs_flags_sr_enable_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf4_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_txfifowr_post_ct_sel"
     value="txfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_sriov_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf3_sriov_vf_mig_int_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_fifo_rd_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_core_rst_width"
     value="16" />
  <parameter name="cxlio_pf3_pasid_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter name="cxlio_pf5_vf_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_fpll_shared_direct_async_in_sel_hwtcl"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_pcie_slot_imp"
     value="pf0_not_implemented" />
  <parameter name="hssi_pldadapt_rx_13_pld_clk1_inv_en" value="disable" />
  <parameter name="hssi_pldadapt_rx_0_hdpldadapt_pld_rx_clk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_in_bit1_rst_val"
     value="reset_to_one_hfsrin1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_dbi_access_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_tph_cap_enable"
     value="disable" />
  <parameter name="hssi_ctr_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_out_bit0_rst_val_hwtcl"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_xbar_sel_3_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_txferclkout_shiften_hwtcl"
     value="aib_red_txferclkout_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf4_not_in_msix_table" />
  <parameter name="hssi_pldadapt_tx_0_fifo_stop_wr_hwtcl" value="wr_full" />
  <parameter name="cxlio_pf0_vf_msix_table_bir_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_vf_msix_tablesize_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff0_k_exvf_msixtable_bir_pf0_attr"
     value="0" />
  <parameter name="cxlio_pf3_vf_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar4_reg_bar4_type"
     value="pf4_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_aib_fabric_rx_sr_clk_in_hz"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_cii_ctrl_k_cii_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_fifo_wr_clk_del_sm_scg_en" value="enable" />
  <parameter name="hssi_pldadapt_rx_15_dv_mode_hwtcl" value="dv_mode_dis" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_pld_txelecidle_rst_val_hwtcl"
     value="reset_to_zero_txelec" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_pldadapt_rx_23_fifo_wr_clk_sel"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter name="hssi_pldadapt_tx_13_bonding_dft_en_hwtcl" value="dft_dis" />
  <parameter name="hssi_pldadapt_tx_15_phcomp_rd_del_hwtcl" value="phcomp_rd_del3" />
  <parameter name="cxlio_pf1_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_ds_master_hwtcl" value="ds_master_en" />
  <parameter name="hssi_avmm1_if_15_pcs_cal_done" value="avmm1_cal_done_assert" />
  <parameter
     name="hssi_aibnd_tx_0_aib_ddrctrl_gr0_hwtcl"
     value="aib_ddr0_setting1" />
  <parameter name="hssi_pldadapt_tx_0_hrdrst_rst_sm_dis" value="enable_tx_rst_sm" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter name="hssi_aibnd_rx_13_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff2_k_exvf_msixpba_bir_pf2_attr"
     value="0" />
  <parameter name="cxlio_pf1_pasid_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_1_k_cii_start_addr1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_ptm_autoupdate"
     value="autoupdate_10ms" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_dirclkp_shiften_hwtcl"
     value="aib_red_dirclkp_shift_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_pipepll_error_timeout"
     value="65535" />
  <parameter name="cxlio_pf2_vf_bar2_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_reconfig_settings" value="{}" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_prs_ext_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_outctrl_gr0_hwtcl"
     value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_cap_id_nxt_ptr_reg_dsi"
     value="pf6_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_pldadapt_rx_0_fifo_wr_clk_del_sm_scg_en_hwtcl"
     value="enable" />
  <parameter name="cxlio_pf6_msix_pba_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outndrv_r78_hwtcl"
     value="aib_ndrv78_setting0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outndrv_r34_hwtcl"
     value="aib_ndrv34_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_69_k_pf3_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sriov_num_vf_non_ari"
     value="0" />
  <parameter name="hssi_aibnd_rx_15_redundancy_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_14h_reg_usp_rx_preset_hint5"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_14h_reg_usp_rx_preset_hint4"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_166_k_pf7_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_byp_mode"
     value="hrc_mode" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk1_inv_en" value="disable" />
  <parameter name="hssi_aibnd_tx_13_redundancy_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf1_sriov_vf_bar2_mem32" />
  <parameter name="hssi_pldadapt_tx_0_us_master_hwtcl" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff7_k_exvf_msixtable_bir_pf7_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_asn_wait_for_pma_pcie_sw_done_cnt"
     value="64" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_aib_fabric_rx_transfer_clk_hz_hwtcl"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_slot_power_limit_value"
     value="0" />
  <parameter name="cxlio_pf7_vf_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf1_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_pld_pma_reser_out_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_hrdrst_rx_osc_clk_scg_en_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl_k_dfd_q0_sel_attr"
     value="0" />
  <parameter name="xcvr_reconfig_user_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_capability_reg_l1_1_pcipm_support"
     value="true" />
  <parameter name="hssi_pldadapt_rx_0_stretch_num_stages" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl3_k_trig1_sel_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_aib_fabric_rx_sr_clk_in_hz"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_pcie_int_msg_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_txfiford_post_ct_sel_hwtcl"
     value="txfiford_sclk_post_ct" />
  <parameter name="hssi_pldadapt_tx_15_fifo_width" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff6_k_exvf_msixpba_bir_pf6_attr"
     value="0" />
  <parameter name="cxlio_pf0_vf_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_sriov_enable_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_15_op_mode_hwtcl" value="tx_dcc_enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_clk_csr_k_clock_control"
     value="0" />
  <parameter name="hip_cxl_cache_en_hwtcl" value="1" />
  <parameter name="hssi_pldadapt_tx_15_gb_tx_idwidth_hwtcl" value="idwidth_32" />
  <parameter name="hssi_pldadapt_tx_23_hdpldadapt_csr_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_80_k_pf3_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tx_common_mode_k_txcommonmode_disable_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter name="hssi_pldadapt_tx_13_fifo_rd_clk_frm_gen_scg_en" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_dwc_rx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_selflock"
     value="aib_dllstr_align_selflock_enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_bar3_mask_bit0"
     value="false" />
  <parameter name="cxlio_pf4_vf_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_aibnd_rx_0_aib_inctrl_gr1_hwtcl"
     value="aib_inctrl1_setting3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_dv_mode" value="dv_mode_dis" />
  <parameter
     name="hssi_pldadapt_tx_15_us_bypass_pipeln"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_ltd_b_rst_val"
     value="reset_to_one_ltdb" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_selflock_hwtcl"
     value="aib_tx_selflock_enable" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_pld_8g_eidleinfersel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_vc_next_ptr"
     value="560" />
  <parameter name="cxlio_pf5_sriov_vf_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_stagger_control_k_stag_mode_attr"
     value="5" />
  <parameter name="cxlio_pf0_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_8g_sigdet_out_rst_val"
     value="reset_to_zero_sigdet" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf2_not_supported" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_flp_inst_iapctl2_ialinvratelnkdn"
     value="iapctl2_ialinvratelnkdn_true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_hrdrst_user_ctl_en" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_flp_inst_hybrid_x4_width"
     value="disable_x4" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_dftmuxsel"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_fastbond_rden_hwtcl"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_avmm2_if_23_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset2"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_indv" value="indv_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_tph_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_pipe_mode_hwtcl" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter name="cxlio_pf3_msi_multiple_msg_cap_user_hwtcl" value="5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_cfg_ram_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_bar1_mask_bit0"
     value="false" />
  <parameter name="hssi_aibnd_tx_23_aib_iinclken" value="aib_inclken_setting3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl1_k_xbar2_sel_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_hps_ctrl_en_hwtcl"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter name="hssi_avmm2_if_13_pldadapt_gate_dis" value="disable" />
  <parameter name="hssi_pldadapt_tx_23_bonding_dft_val_hwtcl" value="dft_0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_l1_2_aspm_support"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_3_vf_msix_pba_offset_3"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_duplex_mode" value="enable" />
  <parameter name="hssi_pldadapt_rx_0_low_latency_en" value="disable" />
  <parameter name="hssi_aibnd_rx_15_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_dbi_access_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_dv_gen" value="dv_gen_dis" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_dy_ctl_static_hwtcl"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_pld_pma_pcie_switch_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_pasid_cap_enable"
     value="disable" />
  <parameter name="hssi_avmm1_if_15_calibration_type" value="one_time" />
  <parameter name="hssi_pldadapt_rx_15_sclk_sel" value="sclk1_rowclk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar0_reg_bar0_type"
     value="pf6_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_2_th_val"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_73_k_pf3_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_fifo_rd_clk_sel_hwtcl"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter name="cxlio_pf4_flags_h_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_173_k_pf7_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_aer_next_ptr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pfvf_sel_vsec_enable_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_tsize2_k_exvf_msix_tablesize_pf4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_siov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff0_k_exvf_msixpba_offset_pf0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_us_bypass_pipeln"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_core_up_prgmnvrt"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter name="hssi_avmm2_if_23_pcs_arbiter_ctrl" value="avmm2_arbiter_uc_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_control1_reg_t_common_mode"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_ptile_header_fmt"
     value="enable" />
  <parameter
     name="hssi_pldadapt_tx_23_fifo_double_write_hwtcl"
     value="fifo_double_write_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range1_size_low_memory_range1_size_low"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf6_sriov_vf_bar2_mem32" />
  <parameter name="hssi_pldadapt_tx_15_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_14h_reg_dsp_rx_preset_hint5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_eieos_cnt_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_ats_reg_inval_queue_dep"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_eieos_cnt_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_14h_reg_dsp_rx_preset_hint4"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_1_vf_tph_intvec_mode_1"
     value="pf0_vf_tphcap_1_vf_tph_intvec_mode_1_false" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_pld_10g_tx_bitslip_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_cfg_pldpll_disable"
     value="enable" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_10g_rx_crc32_err_rst_val_hwtcl"
     value="reset_to_zero_crc32" />
  <parameter name="cxlio_pf1_vf_bar5_enable_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_0_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter name="hssi_aibnd_rx_0_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter name="hssi_aibnd_rx_0_aib_datasel_gr1" value="aib_datasel1_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf3_msi_vec_1" />
  <parameter name="hssi_aibnd_rx_0_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msix_table_ptr_table_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf6_not_in_msix_table" />
  <parameter
     name="hssi_avmm2_if_23_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="hssi_pldadapt_tx_13_comp_cnt_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_0_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar2_reg_bar2_type"
     value="pf2_bar2_mem32" />
  <parameter name="cxlio_pf0_vf_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_13_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_ats_reg_global_inval_suppport"
     value="pf4_ats_reg_global_inval_suppport_false" />
  <parameter name="hssi_aibnd_rx_0_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec_atg5"
     value="927" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_rst_prgmnvrt"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec_atg4"
     value="927" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_1_k_cii_pf_en1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar0_64b_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_chnl_bonding" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_frmgen_pyld_ins_hwtcl"
     value="frmgen_pyld_ins_dis" />
  <parameter name="hssi_pldadapt_rx_13_pma_hclk_scg_en_hwtcl" value="enable" />
  <parameter name="cxlio_pf7_vf_bar4_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_aibnd_tx_23_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter name="cxlio_pf2_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_aib_fabric_tx_sr_clk_in_hz"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_dl_protocol_err_sts_en_attr"
     value="false" />
  <parameter name="hssi_aibnd_tx_15_aib_tx_dcc_en" value="aib_tx_dcc_enable" />
  <parameter name="hssi_aibnd_tx_0_op_mode" value="tx_dcc_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_selectable_deemph_bit_mux"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_inta_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_sclk_sel_hwtcl" value="sclk1_rowclk" />
  <parameter name="hssi_pldadapt_rx_23_pma_hclk_scg_en" value="enable" />
  <parameter name="cxlio_pf7_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_core_updnen"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_devvendid_deviceid"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fastbond_wren_hwtcl"
     value="wren_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="cxlio_pf4_msi_ext_msg_data_cap_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_13_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fifo_read_latency_adjust"
     value="disable" />
  <parameter name="hssi_aibnd_tx_13_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter name="hssi_aibnd_tx_13_aib_outctrl_gr3" value="aib_outen3_setting1" />
  <parameter name="hssi_aibnd_tx_13_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_pldpll_rsten_warm"
     value="disable" />
  <parameter name="cxlio_pf2_pasid_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_23_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter name="hssi_aibnd_tx_15_aib_tx_dcc_byp" value="aib_tx_dcc_byp_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_status_reg_no_eq_needed_rcvd"
     value="false" />
  <parameter name="hssi_ctr_u_pcie_top_sim_mode" value="disable" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter name="hssi_pldadapt_rx_23_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter name="hssi_pldadapt_tx_23_loopback_mode" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_124_k_pf5_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_13_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter name="hssi_aibnd_tx_13_aib_datasel_gr3" value="aib_datasel3_setting1" />
  <parameter name="hssi_aibnd_tx_13_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter name="hssi_aibnd_tx_13_aib_datasel_gr1" value="aib_datasel1_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_28h_reg_usp_16g_tx_preset11"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msix_cap_reg_table_sz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_28h_reg_usp_16g_tx_preset10"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_aib_fabric_rx_sr_clk_in_hz_hwtcl"
     value="900000000" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_pld_pma_eye_monitor_polling_bypass_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf2_sriov_vf_mig_int_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_capabilities_4_vf_msix_tablesz_4"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_frmgen_pipeln_hwtcl"
     value="frmgen_pipeln_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_virtio_en"
     value="pf1_virtio_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf6_not_supported" />
  <parameter name="hssi_pldadapt_rx_0_lpbk_mode" value="disable" />
  <parameter name="hssi_pldadapt_rx_13_bonding_dft_val_hwtcl" value="dft_0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msix_table_ptr_table_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_hrdrst_rx_osc_clk_scg_en_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_sriov_cap_vf_mig_cap"
     value="pf2_sriov_cap_vf_mig_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter name="cxlio_pf2_tph_cpl_support_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_6_vf_tph_sttable_size_6"
     value="0" />
  <parameter name="device_die_types" value="Unknown" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf7_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_pipe_enable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_siov_dvsec_flags_h"
     value="pf7_siov_dvsec_flags_h_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_6_vf_tph_exttphreq_6"
     value="pf0_vf_tphcap_6_vf_tph_exttphreq_6_false" />
  <parameter
     name="hssi_avmm1_if_13_hssiadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_acs_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf7_vf_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_out_bit1_rst_val_hwtcl"
     value="reset_to_one_hfsrout1" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_new_dll"
     value="aib_dllstr_align_new_dll_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_hps_ctrl_en"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff6_k_exvf_msixpba_offset_pf6_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_powermode_dc" value="powerup" />
  <parameter name="hssi_pldadapt_tx_23_sh_err" value="sh_err_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_duplex_mode_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_rcvr_overflow_err_sts_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_dbi_access_err_en_attr"
     value="false" />
  <parameter name="hssi_ctr_cxl_pialup_sup_mode_hwtcl" value="user_mode" />
  <parameter name="hssi_pldadapt_rx_15_fifo_rd_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_capabilities_1_vf_msix_tablesz_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl2_k_exvf_tph_sttablesize_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_exvf_virtio_en"
     value="disable" />
  <parameter name="cxlio_pf6_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_5_k_pf0_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_gb_rx_idwidth" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_cont_cal_hwtcl"
     value="aib_tx_dcc_cal_cont" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_csb_ctrl0_k_tlp_serr_dis_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_asn_bypass_pma_pcie_sw_done_hwtcl"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_outpdrv_r34_hwtcl"
     value="aib_pdrv34_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msix_table_ptr_table_bir"
     value="0" />
  <parameter
     name="hssi_avmm2_if_0_pcs_calibration_feature_en"
     value="avmm2_pcs_calibration_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_rxfiford_post_ct_sel_hwtcl"
     value="rxfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter name="cxlio_pf5_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dft_hwtcl"
     value="aib_tx_dcc_dft_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_gen3_equalization_disable_atg5"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fifo_power_mode"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_gen3_equalization_disable_atg4"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dy_ctlsel_hwtcl"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode_atg5"
     value="gen5_pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode_atg4"
     value="gen4_pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_161_k_pf7_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar1_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf1_prs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_internal_clk1_sel2"
     value="pma_clks_clk1_mux2" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_clkdiv_hwtcl"
     value="aib_tx_clkdiv_setting1" />
  <parameter
     name="hssi_pldadapt_rx_23_internal_clk1_sel1"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter name="cxlio_pf6_num_of_vf_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_ats_relexed_ordering_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msi_cap_reg_per_vector_msk_cap"
     value="pf4_msi_cap_reg_per_vector_msk_cap_false" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_pld_avmm2_clk_rowclk_hz"
     value="112500000" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_sr_sr_hip_en" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_tph_req_cap_reg_st_table_loc"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_supported_page_size"
     value="0" />
  <parameter name="hssi_aibnd_rx_13_op_mode_hwtcl" value="rx_dll_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_stretch_num_stages" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_dsp_rx_preset_hint3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_dsp_rx_preset_hint2"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_pipe_mode" value="disable_pipe" />
  <parameter name="hssi_pldadapt_rx_15_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_aer_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf6_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_dftmuxsel_hwtcl"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter name="cxlio_pf6_msix_function_mask_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_clkdiv_hwtcl"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode"
     value="pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_0_k_cii_pf_en0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_corrected_internal_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_frmgen_pipeln_hwtcl"
     value="frmgen_pipeln_en" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_out_bit2_rst_val_hwtcl"
     value="reset_to_zero_hfsrout2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf3_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_pldadapt_rx_0_internal_clk2_sel2_hwtcl"
     value="pma_clks_clk2_mux2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_7_k_cvp_write_mask_ctl"
     value="cvp_ctrl_7_k_cvp_write_mask_ctl_false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_halfcode"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_7_k_pf0_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_fifo_mode" value="phase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_data_sel_2_attr"
     value="0" />
  <parameter name="hssi_ctr_u_ial_top_r_wptr_delay" value="one_cycle" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_data_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_irq_ctrl_k_irq_misc_ctrl_attr"
     value="0" />
  <parameter name="hssi_avmm2_if_15_pldadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_pasid_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_fifo_stop_wr_hwtcl" value="n_wr_full" />
  <parameter name="hssi_pldadapt_rx_0_word_align_enable_hwtcl" value="enable" />
  <parameter name="hssi_pldadapt_rx_13_loopback_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_33_k_pf1_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_irq_ctrl_k_irq_misc_ctrl_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_24h_reg_usp_32g_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_24h_reg_usp_32g_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_24h_reg_usp_32g_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_24h_reg_usp_32g_tx_preset7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_control1_reg_t_common_mode"
     value="0" />
  <parameter name="cxlio_pf5_bar2_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_aibnd_rx_13_aib_outndrv_r12" value="aib_ndrv12_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_redo"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_avmm1_if_15_hssiadapt_sr_sr_free_run_div_clk"
     value="out_of_reset_sync" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_control1_reg_l1_2_th_val"
     value="0" />
  <parameter name="cxlio_pf2_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devcapreg_flr_cap"
     value="pf0_devcapreg_flr_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_prs_ext_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_134_k_pf6_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_halfcode_hwtcl"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter name="cxlio_pf5_msix_bir_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_tlp_serr_dis_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter name="cxlio_pf4_vf_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_con_status_reg_no_soft_rst"
     value="pf4_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_cfg_ram_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl0_k_exvf_tph_sttablelocation_pf1_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_byp_iocsr_unused_hwtcl"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dwc_ctrl0_k_sris_mode_attr"
     value="false" />
  <parameter name="hssi_avmm2_if_23_pcs_cal_reserved" value="0" />
  <parameter name="hssi_avmm2_if_13_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter name="cxlio_pf4_vf_msix_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_0_aib_tx_dcc_en_hwtcl" value="aib_tx_dcc_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_surprise_down_err_sts_en_attr"
     value="false" />
  <parameter name="cxlio_pf1_msi_ext_msg_data_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl1_k_xbar3_sel_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter name="cxlio_pf0_vf_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf0_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dwc_ctrl0_k_tx_lane_flip_en_attr"
     value="false" />
  <parameter name="cxlio_pf3_vf_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_halfcode_hwtcl"
     value="aib_tx_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_ds_bypass_pipeln"
     value="ds_bypass_pipeln_dis" />
  <parameter name="cxlio_pf7_vf_ats_page_align_req_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_osc_clk_scg_en" value="disable" />
  <parameter name="pipedirectmode_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_loopback_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_hdpldadapt_pld_tx_clk2_dcm_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset2"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff5_k_exvf_msixpba_offset_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf1_aspm_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar2_64b_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_fifo_rd_clk_frm_gen_scg_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_csb_mmio_access_ctrl_grant_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_5_k_pf0_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_mode" value="rxphase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fifo_power_mode_hwtcl"
     value="full_width_ps_dw" />
  <parameter name="cxlio_pf7_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_test_clk_pll_en_n"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter name="cxlio_pf1_msix_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="disable" />
  <parameter name="cxlio_pf0_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_15_pcs_calibration_feature_en"
     value="avmm1_pcs_calibration_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="cxlio_pf3_msix_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_ecc_ctrl_k_par_sts_uc_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_tx_shiften_hwtcl"
     value="aib_red_tx_shift_disable" />
  <parameter name="cxlio_pf3_msix_bir_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_us_last_chnl_hwtcl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_io_decode"
     value="io32" />
  <parameter name="hssi_pldadapt_tx_0_comp_cnt_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter name="cxlio_pf1_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_0_fifo_wr_clk_sel"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter name="hssi_pldadapt_tx_0_frmgen_burst_hwtcl" value="frmgen_burst_dis" />
  <parameter name="cxlio_pf1_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_ep_native"
     value="native" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf5_aspm_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_4_k_cii_start_addr4_attr"
     value="0" />
  <parameter name="cxlio_pf2_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_selflock"
     value="aib_tx_selflock_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_6_k_pf0_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_vf_device_id_vf_device_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fifo_double_write_hwtcl"
     value="fifo_double_write_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_122_k_pf5_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf3_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_rx_fifo_write_ctrl" value="blklock_ignore" />
  <parameter
     name="hssi_avmm1_if_23_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_intd_en_attr"
     value="false" />
  <parameter name="hssi_avmm2_if_0_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter name="cxlio_pf1_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msix_table_ptr_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_acs_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf5_revision_id_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_full" value="full_pc_dw" />
  <parameter name="hssi_avmm2_if_0_pldadapt_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_cfg_link_eq_req_int_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_empty_hwtcl" value="empty_default" />
  <parameter name="hssi_pldadapt_tx_23_comp_cnt" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter name="cxlio_pf0_vf_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_pfull_hwtcl" value="10" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_full_hwtcl" value="full_pc_dw" />
  <parameter name="cxlio_pf3_siov_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_mode" value="txphase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sriov_num_vf_non_ari"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_us_last_chnl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_eieos_cnt_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_eieos_cnt_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf2_sriov_vf_bar0_mem32" />
  <parameter name="cxlio_pf5_bar3_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_pldadapt_rx_13_hrdrst_dll_lock_bypass" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="cxlio_pf0_bar0_64b_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_empty_hwtcl" value="empty_dw" />
  <parameter
     name="hssi_pldadapt_tx_23_aib_clk2_sel_hwtcl"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="hssi_pldadapt_rx_0_gb_rx_odwidth_hwtcl" value="odwidth_32" />
  <parameter name="cxlio_pf1_sriov_vf_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter name="cxlio_pf1_vf_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="hssi_pldadapt_rx_23_free_run_div_clk" value="out_of_reset_sync" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar4_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_aib_clk2_sel_hwtcl"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_dbi_access_err_en_attr"
     value="false" />
  <parameter name="rcrbbar_en_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_hp_pme_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_tph_req_cap_reg_st_table_loc"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_bar5_mask_bit0"
     value="false" />
  <parameter name="hssi_aibnd_tx_0_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_ctrl1_k_devbrd_type_attr"
     value="0" />
  <parameter name="cxlio_pf5_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_cfg_sel_reset_deassert"
     value="pll_lock_deassert" />
  <parameter name="hssi_pldadapt_rx_13_us_last_chnl" value="us_last_chnl" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk2_sel" value="pld_clk2_dcm" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_clk_csr_k_clkreq_hysterisis"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_38_k_pf1_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_misc_control_1_off_port_logic_wr_disable"
     value="false" />
  <parameter name="cxlio_pf5_msix_pba_offset_user_hwtcl" value="0" />
  <parameter name="cxlio_pf0_sriov_vf_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter name="hssi_aibnd_tx_23_powermode_dc_hwtcl" value="powerup" />
  <parameter name="cxlio_pf1_vf_bar2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_stagger_control_k_stag_dlycnt_attr"
     value="6" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msix_table_ptr_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_head2_cap_viral_capable"
     value="pf0_dvsec_head2_cap_viral_capable_true" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_10_k_pf0_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter name="cxlio_flexbus_head2_viral_cap_user_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_1_k_pf0_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_mode" value="rxphase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_csb_opcode_ctrl_lock_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_ialpmmctl_vmeb15"
     value="104" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_dsp_rx_preset_hint0"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_outndrv_r56_hwtcl"
     value="aib_ndrv56_setting0" />
  <parameter name="hssi_pldadapt_rx_15_fifo_stop_rd_hwtcl" value="rd_empty" />
  <parameter
     name="hssi_pldadapt_tx_13_fifo_double_write_hwtcl"
     value="fifo_double_write_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_dsp_rx_preset_hint1"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_rst_hwtcl"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="cxlio_pf7_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_err_en_fatal_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fastbond_wren"
     value="wren_ds_del_us_del" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_cii_ctrl_k_cii_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_bonding_dft_en_hwtcl" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar4_reg_bar4_type"
     value="pf6_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_ehp_rx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_core_dn_prgmnvrt"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_bonding_dft_val_hwtcl" value="dft_0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range1_size_low_memory_class_range1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_ehp_ctrl1_k_tx_rd_th_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_cfg_sys_serr_dis_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_revclasscode_class_codes"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_10h_reg_dsp_rx_preset_hint2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_10h_reg_dsp_rx_preset_hint3"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter name="cxlio_pf4_pasid_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_pipe_msgbuf_overflow_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_fifo_double_read_hwtcl"
     value="fifo_double_read_en" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_txferclkout_shiften"
     value="aib_red_txferclkout_shift_disable" />
  <parameter name="hssi_pldadapt_tx_13_us_master" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_con_status_reg_no_soft_rst"
     value="pf7_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_root_control_root_capabilities_reg_pcie_cap_crs_sw_visibility"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_24h_reg_dsp_tx_preset13"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_loopback_mode" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_24h_reg_dsp_tx_preset12"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter name="cxlio_flexbus_range1_memory_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_bar1_k_cvp_bar_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen2_ctrl_off_auto_lane_flip_ctrl_en"
     value="false" />
  <parameter name="cxlio_pf7_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_core_dn_prgmnvrt"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_bar0_k_cvp_bar_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="disable" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_sr_sr_hip_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar4_mask"
     value="0" />
  <parameter name="cxlio_pf4_vf_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_15_hssiadapt_sr_sr_reserved_out_en"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_csb_msg_dropped_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_empty" value="empty_default" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter name="hssi_avmm1_if_pldadapt_uc_blocking_hwtcl" value="enable" />
  <parameter name="cxlio_pf6_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_pma_hclk_scg_en_hwtcl" value="enable" />
  <parameter name="cxlio_pf5_vf_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_maxpayload_size"
     value="max_payload_128" />
  <parameter name="cxlio_enable_multi_func_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_2_vf_tph_sttable_loc_2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outpdrv_r78_hwtcl"
     value="aib_pdrv78_setting0" />
  <parameter name="hssi_pldadapt_rx_0_asn_en_hwtcl" value="disable" />
  <parameter name="hssi_aibnd_tx_15_aib_tx_dcc_dft" value="aib_tx_dcc_dft_disable" />
  <parameter name="hssi_pldadapt_rx_15_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter name="hssi_aibnd_tx_15_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outpdrv_r12_hwtcl"
     value="aib_pdrv12_setting0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_outpdrv_r56_hwtcl"
     value="aib_pdrv56_setting0" />
  <parameter name="hssi_pldadapt_rx_13_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_class_code_revision_id_program_interface"
     value="0" />
  <parameter name="hssi_aibnd_rx_23_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter name="hssi_aibnd_rx_23_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter name="hssi_aibnd_rx_23_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter name="hssi_pldadapt_rx_15_hdpldadapt_pld_rx_clk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar5_mask"
     value="0" />
  <parameter name="cxlio_pf7_vf_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_ltr_next_ptr"
     value="816" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_port_link_ctrl_off_fast_link_mode"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter name="cxlio_num_of_pf_user_hwtcl" value="1" />
  <parameter name="hssi_pldadapt_rx_15_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_mrl_sensor"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_hp_int_en_attr"
     value="false" />
  <parameter name="cxlio_pf1_vf_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_34_k_pf1_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf5_vf_msix_cap_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf0_msix_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_rcvd_pm_to_ack_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_7_vf_tph_exttphreq_7"
     value="pf0_vf_tphcap_7_vf_tph_exttphreq_7_false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_dly_pst_hwtcl"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter name="cxlio_pf3_bar5_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf2_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outpdrv_r78_hwtcl"
     value="aib_pdrv78_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1_substates_off_l1sub_t_pclkack_low"
     value="3" />
  <parameter name="cxlio_pf0_cpl_to_disable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter name="cxlio_pf6_vf_bar2_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_aibnd_tx_15_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl2_k_exvf_tph_sttablelocation_pf4_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_clock_del_measure_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter name="cxlio_pf4_vf_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_vf_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fastbond_rden"
     value="rden_ds_fast_us_fast" />
  <parameter name="hssi_pldadapt_tx_0_duplex_mode" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_msi_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_pld_8g_tx_boundary_sel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_18h_reg_dsp_rx_preset_hint6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_7_k_cii_pf_en7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_18h_reg_dsp_rx_preset_hint7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ats_ctl0_k_exvf_ats_pagealignreq_pf0_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_58_k_pf2_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_pempty_hwtcl" value="2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl3_k_exvf_tph_sttablelocation_pf7_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_frmgen_pyld_ins"
     value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_ctrl0_k_dfd_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_rsvdp_11"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_139_k_pf6_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar4_reg_bar4_type"
     value="pf7_bar4_mem32" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fifo_write_latency_adjust_hwtcl"
     value="disable" />
  <parameter name="cxlio_flexbus_range2_memory_size_low_hwtcl" value="0" />
  <parameter name="cxlio_pf0_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_iinasyncen_hwtcl"
     value="aib_inasyncen_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_ecc_ctrl_k_ecc_sts_cor_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf0_msi_vec_1" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_pld_avmm2_clk_rowclk_hz_hwtcl"
     value="112500000" />
  <parameter name="cxlio_pf7_prs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_control1_reg_l1_2_aspm_en"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_fifo_width" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter name="hssi_pldadapt_rx_0_pld_clk1_sel_hwtcl" value="pld_clk1_dcm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_ats_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_rx_13_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_cxl_next_ptr"
     value="1360" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf3_not_in_msix_table_vf" />
  <parameter name="cxlio_pf1_vf_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_cap_id_nxt_ptr_reg_dsi"
     value="pf2_not_required" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_drx_shiften"
     value="aib_red_drx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_6_k_pf0_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_1_vf_ats_invqueue_depth_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff2_k_exvf_msixtable_bir_pf2_attr"
     value="0" />
  <parameter name="cxlio_pf5_vf_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter name="hssi_pldadapt_rx_0_pld_clk1_delay_en_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_rcvd_pm_turnoff_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_ehp_ctrl1_k_outstanding_crd_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_pempty_hwtcl" value="2" />
  <parameter name="cxlio_pf7_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_ctrl0_k_dfd_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter name="disable_value_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_siov_dvsec_flags_h"
     value="pf6_siov_dvsec_flags_h_false" />
  <parameter name="cxlio_pf3_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_selflock_hwtcl"
     value="aib_tx_selflock_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_hrc_dfd_grp1_sel"
     value="0" />
  <parameter name="cxlio_pf6_bar5_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_compin_sel" value="compin_master" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_mode_hwtcl" value="rxphase_comp" />
  <parameter name="hssi_avmm2_if_13_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_aib_clk1_sel_hwtcl"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter name="cxlio_pf1_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter name="hssi_pldadapt_rx_13_sclk_sel" value="sclk1_rowclk" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_in_bit0_rst_val_hwtcl"
     value="reset_to_one_hfsrin0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_frmgen_bypass_hwtcl"
     value="frmgen_bypass_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_153_k_pf6_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_txfifowr_post_ct_sel_hwtcl"
     value="txfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_powermode_ac_hwtcl"
     value="txdatapath_high_speed_pwr" />
  <parameter name="hssi_aibnd_rx_13_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter
     name="hssi_avmm1_if_0_hssiadapt_sr_sr_free_run_div_clk"
     value="out_of_reset_sync" />
  <parameter
     name="hssi_aibnd_rx_13_aib_inctrl_gr1_hwtcl"
     value="aib_inctrl1_setting3" />
  <parameter
     name="hssi_avmm1_if_13_hssiadapt_sr_sr_free_run_div_clk"
     value="out_of_reset_sync" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_dlink_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar1_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_7_k_pf0_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_sris_mode_attr"
     value="false" />
  <parameter name="cxlio_pf2_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_ds_bypass_pipeln_hwtcl"
     value="ds_bypass_pipeln_dis" />
  <parameter name="cxlio_pf3_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_tx_precoding_on"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_ehp_rx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar0_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dft_hwtcl"
     value="aib_tx_dcc_dft_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ats_ctl1_k_exvf_ats_pagealignreq_pf6_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter name="cxlio_pf0_vf_bar5_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf4_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_153_k_pf6_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="cxlio_pf3_vf_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_avmm2_if_13_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_pld_avmm1_clk_rowclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_sr_hip_mode" value="disable_hip" />
  <parameter name="hssi_pldadapt_rx_15_word_align_enable" value="enable" />
  <parameter
     name="hssi_pldadapt_tx_15_aib_clk2_sel"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf7_not_supported" />
  <parameter name="hssi_aibnd_rx_13_aib_outndrv_r78" value="aib_ndrv78_setting2" />
  <parameter
     name="hssi_pldadapt_rx_13_asn_wait_for_pma_pcie_sw_done_cnt"
     value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_hot_plug_surprise"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_4_vf_revision_id_4"
     value="1" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_sr_powerdown_mode" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="6" />
  <parameter name="cxlio_pf1_msi_per_vector_msk_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_138_k_pf6_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_class_code_revision_id_subclass_code"
     value="0" />
  <parameter name="cxlio_pf5_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_pout_shiften"
     value="aib_red_pout_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_85_k_pf3_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_sriov_cap_vf_mig_int"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_user_vsec_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_pipe_mode" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf5_sriov_vf_bar4_mem32" />
  <parameter name="cxlio_pf4_sriov_vf_mig_int_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_pld_tx_clk1_dcm_hz"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_csb_ctrl0_k_tlp_serr_dis_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_3_k_pf0_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter name="cxlio_pf1_vf_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_46_k_pf2_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_siov_next_ptr"
     value="1304" />
  <parameter name="hssi_pldadapt_tx_13_low_latency_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_phy_rxtermination_k_rxtermination_attr"
     value="127" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_core_up_prgmnvrt"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fastbond_rden_hwtcl"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_1_vf_tph_devspecific_mode_1"
     value="pf0_vf_tphcap_1_vf_tph_devspecific_mode_1_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter name="cxlio_pf4_bar5_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_23_frmgen_burst" value="frmgen_burst_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_0_vf_msix_table_offset_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl2_k_exvf_tph_sttablesize_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar2_enable"
     value="disable" />
  <parameter name="cxlio_pf2_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_jtagid0_k_jtag_id_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_150_k_pf6_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_2_k_pf0_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_in_bit3_rst_val"
     value="reset_to_zero_hfsrin3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_ctrl1_k_vsec_next_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_port_force_off_support_part_lanes_rxei_exit"
     value="false" />
  <parameter name="hssi_avmm2_if_23_pldadapt_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_hrdrst_rst_sm_dis_hwtcl"
     value="enable_tx_rst_sm" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_tx_shiften_hwtcl"
     value="aib_red_tx_shift_disable" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_mask_tx_pll_rst_val_hwtcl"
     value="reset_to_zero_maskpll" />
  <parameter name="cxlio_pf3_msi_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff6_k_exvf_msixtable_bir_pf6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_dl_protocol_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_fifo_stop_rd" value="rd_empty" />
  <parameter name="cxlio_pf1_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter name="cxlio_pf0_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_hip_aib_ssr_in_polling_bypass"
     value="disable" />
  <parameter name="cxlio_pf1_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_dly_pst"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter name="cxlio_pf7_msix_function_mask_user_hwtcl" value="0" />
  <parameter name="cxlio_pf0_flags_h_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_test_clk_pll_en_n"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_pempty" value="2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf0_minus_6db" />
  <parameter
     name="hssi_pldadapt_rx_0_fifo_rd_clk_ins_sm_scg_en_hwtcl"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_7_vf_msix_pba_bir_7"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter name="hssi_pldadapt_tx_0_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_exvf_virtio_en"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_stretch_num_stages_hwtcl" value="two_stage" />
  <parameter name="hssi_pldadapt_tx_15_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="cxlio_pf2_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_num_of_vf"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_21_k_pf0_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_stretch_num_stages_hwtcl" value="two_stage" />
  <parameter name="flxbusptctl_driftbuf_en_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_pm_next_ptr"
     value="80" />
  <parameter name="cxlio_pf7_bar4_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_hdpldadapt_pld_tx_clk2_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pipe_loopback_control_off_pipe_loopback"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_manual_dn"
     value="aib_tx_dcc_manual_dn0" />
  <parameter
     name="hssi_pldadapt_rx_23_fifo_rd_clk_ins_sm_scg_en_hwtcl"
     value="enable" />
  <parameter
     name="hssi_pldadapt_rx_13_aib_clk1_sel_hwtcl"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter name="cxlio_pf4_msix_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_rcvr_overflow_err_sts_en_attr"
     value="false" />
  <parameter name="cxlio_tag_support_user_hwtcl" value="2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_mcred_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_powermode_dc" value="powerup" />
  <parameter name="cxlio_pf5_num_of_vf_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk1_inv_en_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_15_stretch_num_stages" value="two_stage" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_mode_hwtcl" value="txphase_comp" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outctrl_gr2_hwtcl"
     value="aib_outen2_setting1" />
  <parameter
     name="hssi_pldadapt_rx_23_ctrl_plane_bonding_hwtcl"
     value="individual" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_data_sel_0_attr"
     value="0" />
  <parameter name="cxlio_pf3_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar2_reg_bar2_type"
     value="pf6_bar2_mem32" />
  <parameter
     name="hssi_aibnd_rx_23_aib_datasel_gr1_hwtcl"
     value="aib_datasel1_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_byp_hwtcl"
     value="aib_tx_dcc_byp_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_1_k_cii_pf_en1_attr"
     value="0" />
  <parameter name="cxlio_pf4_vf_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_cont_cal"
     value="aib_tx_dcc_cal_cont" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_5_vf_ats_globalinv_support_5"
     value="pf0_vf_atscap_5_vf_ats_globalinv_support_5_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_ras_des_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_3_vf_ats_invqueue_depth_3"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_dis_chkplllock_b4_corerst"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_69_k_pf3_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf4_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_sriov_cap_vf_mig_int"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_aib_fabric_tx_sr_clk_in_hz_hwtcl"
     value="900000000" />
  <parameter name="cxlio_pf2_vf_msix_tablesize_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_rx_fifo_align_clr_rst_val_hwtcl"
     value="reset_to_zero_alignclr" />
  <parameter name="hssi_pldadapt_rx_23_hdpldadapt_pld_rx_clk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_103_k_pf4_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_attention_indicator_button"
     value="false" />
  <parameter name="cxlio_flexbus_range2_media_type_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar5_enable"
     value="disable" />
  <parameter name="cxlio_pf6_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_slot_power_limit_scale"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar3_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sriov_num_vf_non_ari"
     value="0" />
  <parameter name="cxlio_pf0_siov_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_hrdrst_rx_osc_clk_scg_en_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_duplex_mode_hwtcl" value="enable" />
  <parameter name="hssi_pldadapt_tx_23_hrdrst_dcd_cal_done_bypass" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_bad_tlp_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outndrv_r34_hwtcl"
     value="aib_ndrv34_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_2_k_pf0_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_flexbus_range2_memory_info_valid_user_hwtcl" value="1" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_mode_hwtcl" value="rxphase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_tlp_bypass_en_dwc_ctrl0_k_ecrc_strip_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset2"
     value="0" />
  <parameter name="cxlio_pf1_msix_enable_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_15_sup_mode" value="user_mode" />
  <parameter
     name="hssi_pldadapt_rx_0_aib_clk1_sel"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_72_k_pf3_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_exvf_virtio_en"
     value="disable" />
  <parameter name="hssi_avmm1_if_15_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_siov_dvsec_funtion_dependency_link"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_pld_clk1_delay_sel" value="delay_path3" />
  <parameter name="hssi_pldadapt_rx_15_pma_hclk_scg_en" value="enable" />
  <parameter name="hssi_aibnd_rx_23_op_mode_hwtcl" value="rx_dll_enable" />
  <parameter name="hssi_pldadapt_tx_0_dv_gen_hwtcl" value="dv_gen_dis" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="cxlio_pf5_vf_bar5_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar0_enable"
     value="disable" />
  <parameter name="cxlio_pf0_vf_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_con_status_reg_no_soft_rst"
     value="pf7_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_rcvr_overflow_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_core_updnen"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fifo_write_latency_adjust"
     value="disable" />
  <parameter name="cxlio_pf6_vf_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_sriov_cap_vf_mig_cap"
     value="pf3_sriov_cap_vf_mig_cap_false" />
  <parameter
     name="hssi_avmm1_if_23_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_165_k_pf7_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf6_not_in_msix_table_vf" />
  <parameter name="hssi_pldadapt_tx_23_chnl_bonding" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter name="hssi_aibnd_rx_13_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_num_of_vf"
     value="0" />
  <parameter name="cxlio_pf0_pasid_max_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_acs_capabilities_ctrl_reg_acs_at_block"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_pcie_int_msg_num"
     value="0" />
  <parameter name="cxlio_pf2_msi_multiple_msg_cap_user_hwtcl" value="5" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_3_k_cii_start_addr3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_dy_ctl_static_hwtcl"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1_substates_off_l1sub_t_l1_2"
     value="4" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_pld_pma_fpll_cnt_sel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_revclasscode_rid"
     value="1" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_aib_fabric_rx_sr_clk_in_hz"
     value="900000000" />
  <parameter
     name="hssi_aibnd_rx_15_dft_hssitestip_dll_dcc_en_hwtcl"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff1_k_exvf_msixtable_offset_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_status_reg_rx_enh_link_behavior_ctrl"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_tx_precode_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_6_k_pf0_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf7_sriov_vf_mig_cap_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_fifo_width_hwtcl" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar2_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_powermode_dc_hwtcl" value="powerup" />
  <parameter name="hssi_aibnd_rx_15_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_exvf_acs_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_rx_15_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="disable" />
  <parameter name="hssi_aibnd_rx_15_aib_datasel_gr1" value="aib_datasel1_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf0_no_int" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter name="cxlio_pf1_flags_h_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_in_bit1_rst_val"
     value="reset_to_one_hfsrin1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msix_cap_reg_function_mask"
     value="pf1_msix_cap_reg_function_mask_false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar3_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_hrdrst_user_ctl_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_126_k_pf5_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar2_reg_bar2_type"
     value="pf5_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf4_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_5_k_cii_pf_en5_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter name="hssi_pldadapt_tx_23_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_32_k_pf1_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msix_cap_reg_function_mask"
     value="pf5_msix_cap_reg_function_mask_false" />
  <parameter name="cxlio_flexbus_range1_interleave_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff2_k_exvf_msixpba_offset_pf2_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_pld_clk1_delay_sel_hwtcl"
     value="delay_path3" />
  <parameter name="hssi_pldadapt_tx_13_phcomp_rd_del_hwtcl" value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter name="cxlio_pf1_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_bar3_mask_bit0"
     value="false" />
  <parameter name="hssi_aibnd_tx_0_aib_tx_halfcode" value="aib_tx_halfcode_enable" />
  <parameter name="hssi_aibnd_tx_13_aib_ddrctrl_gr0" value="aib_ddr0_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_ats_reg_ro_support"
     value="pf0_ats_reg_ro_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_pld_clk1_inv_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_vf_offset_stride_first_vf_off"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_cii_ctrl_k_cfg_update_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_0_k_cii_addr_size0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_73_k_pf3_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_capabilities_reg_pcie_cap_surprise_down_err_rep_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_28h_reg_usp_16g_tx_preset8"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_frmgen_pyld_ins" value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_28h_reg_usp_16g_tx_preset9"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_160_k_pf7_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_us_bypass_pipeln_hwtcl"
     value="us_bypass_pipeln_dis" />
  <parameter name="hssi_pldadapt_tx_0_frmgen_mfrm_length" value="2048" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_7_vf_tph_intvec_mode_7"
     value="pf0_vf_tphcap_7_vf_tph_intvec_mode_7_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_cvp_cfg_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ehp_ctrl0_k_ehp_control_reg_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_loopback_mode" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter name="cxlio_pf3_bar3_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk2_sel" value="pld_clk2_dcm" />
  <parameter name="hssi_pldadapt_tx_23_indv" value="indv_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_ctrl1_k_vsec_next_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_powerdown_mode" value="false" />
  <parameter name="cxlio_pf7_bar0_mask_hwtcl" value="0" />
  <parameter name="cxlio_cfg_ext_msix_next_ptr_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_func_dep_link_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_rcvd_pm_turnoff_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_full" value="full_pc_dw" />
  <parameter name="cxlio_pf1_vf_bar4_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf3_vf_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_pld_avmm1_clk_rowclk_hz"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_14h_reg_usp_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_14h_reg_usp_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_dft_hssitestip_dll_dcc_en_hwtcl"
     value="disable_dft" />
  <parameter name="hssi_pldadapt_rx_13_ds_last_chnl_hwtcl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_157_k_pf7_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_out_bit1_rst_val"
     value="reset_to_one_hfsrout1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_class_code_revision_id_subclass_code"
     value="0" />
  <parameter name="csr_k_clock_control_engineer_mode_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter name="cxlio_pf3_vf_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_dwc_rx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk1_inv_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_40_k_pf1_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_status_reg_tx_precode_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_low_latency_en_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_13_compin_sel_hwtcl" value="compin_master" />
  <parameter
     name="hssi_avmm1_if_0_pcs_calibration_feature_en"
     value="avmm1_pcs_calibration_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_10h_reg_dsp_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_7_vf_tph_sttable_loc_7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_10h_reg_dsp_tx_preset2"
     value="0" />
  <parameter name="cxlio_pf7_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fifo_write_ctrl_hwtcl"
     value="blklock_ignore" />
  <parameter name="cxlio_pf6_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_rst_hwtcl"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter
     name="hssi_aibnd_rx_15_powermode_ac_hwtcl"
     value="rxdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_revclasscode_class_codes"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_exvf_acs_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf2_vf_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_xbar_sel_2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_msix_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_vf_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_out_bit2_rst_val"
     value="reset_to_zero_hfsrout2" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_mask_tx_pll_rst_val_hwtcl"
     value="reset_to_zero_maskpll" />
  <parameter name="device" value="AGIB027R29A1E2VR3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter name="cxlio_pf5_msi_ext_msg_data_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_slot_power_limit_scale"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar2_enable"
     value="disable" />
  <parameter name="cxlio_pf6_vf_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_3_vf_ats_pagealignedreq_3"
     value="pf0_vf_atscap_3_vf_ats_pagealignedreq_3_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar3_reg_bar3_mem_io"
     value="pf0_bar3_mem" />
  <parameter name="cxlio_pf2_msix_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_manual_up_hwtcl"
     value="aib_tx_dcc_manual_up0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msix_pba_ptr_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_ats_reg_ro_support"
     value="pf1_ats_reg_ro_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_core_updnen_hwtcl"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter name="cxlio_pf2_vf_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dll_entest"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_lockreq_muxsel_hwtcl"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar2_enable"
     value="disable" />
  <parameter name="cxlio_pf6_vf_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_datasel_gr2_hwtcl"
     value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_ats_reg_inval_queue_dep"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_auto_lane_flip_ctrl_en"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk1_delay_en_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msi_cap_reg_extnd_msg_data_capable"
     value="pf7_msi_cap_reg_extnd_msg_data_capable_false" />
  <parameter name="hssi_pldadapt_rx_13_pld_clk1_delay_en_hwtcl" value="enable" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fifo_power_mode"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_cxl_bypass_reset_entry_bypass_idle_check_hwtcl"
     value="pf0_reset_entry_bypass_reset_entry_bypass_idle_check_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_bad_dllp_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff1_k_exvf_msixtable_bir_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf3_vf_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_pout_shiften_hwtcl"
     value="aib_red_pout_shift_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_root_control_root_capabilities_reg_pcie_cap_crs_sw_visibility"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_ctrl0_k_encrypted_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_mode_hwtcl" value="txphase_comp" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_cont_cal_iocsr_unused_hwtcl"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_rcvd_pm_to_ack_en_attr"
     value="false" />
  <parameter name="cxlio_pf5_vf_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar2_enable"
     value="disable" />
  <parameter name="hssi_avmm2_if_0_hssiadapt_hip_mode" value="disable_hip" />
  <parameter name="cxlio_pf5_vf_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_dftmuxsel"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_frmgen_bypass_hwtcl"
     value="frmgen_bypass_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter
     name="hssi_avmm1_if_0_hssiadapt_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_txferclkoutn_shiften_hwtcl"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter name="cxlio_pf1_pasid_cap_execute_permission_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bist_header_type_latency_cache_line_size_reg_multi_func"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_status_reg_tx_precoding_on"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf4_sriov_vf_bar0_mem32" />
  <parameter name="hssi_pldadapt_tx_13_hip_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_2_k_cii_pf_en2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_csb_ctrl0_k_fixedcred_attr"
     value="false" />
  <parameter name="cxlio_pf2_msi_per_vector_msk_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_internal_clk1_sel2_hwtcl"
     value="pma_clks_clk1_mux2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_ats_reg_page_aglign_req"
     value="pf4_ats_reg_page_aglign_req_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_attention_indicator_button"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_inctrl_gr1_hwtcl"
     value="aib_inctrl1_setting3" />
  <parameter name="hssi_pldadapt_tx_23_stretch_num_stages_hwtcl" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_control_link_status_reg_pcie_cap_link_bw_man_int_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_ds_bypass_pipeln_hwtcl"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_acs_capabilities_ctrl_reg_acs_at_block"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar2_reg_bar2_type"
     value="pf0_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_fifo_rd_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_out_bit0_rst_val_hwtcl"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_aibnd_rx_15_powermode_freq_hz_aib_hssi_rx_transfer_clk"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_28h_reg_dsp_tx_preset14"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_28h_reg_dsp_tx_preset15"
     value="0" />
  <parameter name="cxlio_pf0_cxl_cap_enable_user_hwtcl" value="enable" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fifo_write_ctrl_hwtcl"
     value="blklock_ignore" />
  <parameter name="hssi_pldadapt_tx_15_duplex_mode" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_pme_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_0ch_reg_dsp_rx_preset_hint0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_0ch_reg_dsp_rx_preset_hint1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_5_k_jtag_id_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_data_sel_2_attr"
     value="0" />
  <parameter name="pld_sbep_portid_k_pld_sbep_id_hwtcl" value="145" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_0ch_reg_dsp_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_0ch_reg_dsp_tx_preset1"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fifo_power_mode"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_tph_req_cap_reg_int_vct_mode_supd"
     value="pf3_tph_req_cap_reg_int_vct_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_pld_avmm2_clk_rowclk_hz_hwtcl"
     value="112500000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl2_k_exvf_tph_sttablesize_pf4_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_core_dn_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter name="hssi_pldadapt_rx_0_pld_clk1_inv_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ats_ctl0_k_exvf_ats_pagealignreq_pf2_attr"
     value="false" />
  <parameter name="cxlio_cfg_ext_ltr_next_ptr_user_hwtcl" value="816" />
  <parameter name="hssi_pldadapt_tx_13_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter name="cxlio_pf5_pasid_cap_execute_permission_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter name="hssi_aibnd_tx_0_redundancy_en_hwtcl" value="disable" />
  <parameter
     name="hssi_avmm1_if_15_hssiadapt_sr_sr_osc_clk_scg_en"
     value="disable" />
  <parameter name="cxlio_pf0_msi_ext_msg_data_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_fc_protocol_err_sts_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_dv_mode" value="dv_mode_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_64_k_pf2_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_enable"
     value="disable" />
  <parameter name="top_cxl_link_speed_user_hwtcl" value="Gen5" />
  <parameter name="cxlio_pf1_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_en"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter name="cxlio_pf3_ats_relexed_ordering_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter name="cxlio_flexbus_range2_memory_class_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_sriov_misc_ctrl_k_nonsriov_mode_attr"
     value="255" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_8g_sigdet_out_rst_val_hwtcl"
     value="reset_to_zero_sigdet" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_phase_2_3_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_phase_2_3_atg5"
     value="false" />
  <parameter name="cxlio_pf7_tph_cpl_support_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_15_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_tsize3_k_exvf_msix_tablesize_pf7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_ehp_rx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_84_k_pf3_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_fifo_stop_wr" value="n_wr_full" />
  <parameter name="hssi_pldadapt_rx_23_us_master" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_revclasscode_rid"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_ph01_en_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl2_k_exvf_tph_sttablelocation_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_ph01_en_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_2_k_pf0_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_internal_clk2_sel2"
     value="pma_clks_clk2_mux2" />
  <parameter
     name="hssi_pldadapt_rx_0_internal_clk2_sel1"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_ecc_ctrl_k_nparity_ecc_attr"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="cxlio_pf7_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_1_pcipm_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable"
     value="pf0_continue" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff4_k_exvf_msixtable_offset_pf4_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_datasel_gr1_hwtcl"
     value="aib_datasel1_setting1" />
  <parameter name="cxlio_pf5_vf_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_attention_indicator_button"
     value="false" />
  <parameter name="opt_tx_big_buffer_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_virtio_en"
     value="pf0_virtio_disable" />
  <parameter name="is_rnrb" value="1" />
  <parameter
     name="hssi_pldadapt_rx_0_free_run_div_clk_hwtcl"
     value="out_of_reset_sync" />
  <parameter name="hssi_ctr_pld_txrx_clk_hz_hwtcl" value="pld_800mhz" />
  <parameter name="cxlio_pf0_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_prs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_surprise_down_err_sts_attr"
     value="false" />
  <parameter name="cxlio_pf7_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_3_k_cii_start_addr3_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fifo_read_latency_adjust"
     value="disable" />
  <parameter name="cxlio_pf1_vf_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_test_clk_pll_en_n_hwtcl"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar1_prefetchable"
     value="disable" />
  <parameter name="cxlio_pf6_vf_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_core_up_prgmnvrt"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_pld_tx_clk1_dcm_hz_hwtcl"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_6_k_cii_addr_size6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_169_k_pf7_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_exvf_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_pfull" value="10" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_csb_mmio_access_ctrl_grant_attr"
     value="0" />
  <parameter name="cxlio_pf2_device_id_user_hwtcl" value="0" />
  <parameter name="hssi_avmm2_if_23_func_mode" value="c3adpt_pmadir" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_prefetch_decode"
     value="pref64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_devcapreg2_tph_cpl_support"
     value="0" />
  <parameter name="cxlio_pf7_ims_sup_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_rd_clk_ins_sm_scg_en" value="enable" />
  <parameter name="cxlio_pf7_vf_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_4_k_cii_pf_en4_attr"
     value="0" />
  <parameter name="cxlio_pf7_msi_multiple_msg_cap_user_hwtcl" value="5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_class_code_revision_id_subclass_code"
     value="0" />
  <parameter name="cxlio_pf4_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_uncor_internal_err_sts_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_gb_rx_idwidth_hwtcl" value="idwidth_32" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_pld_rx_clk1_dcm_hz"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_siov_reg3_ims_support"
     value="pf0_siov_reg3_ims_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_revclasscode_class_codes"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_sh_err_hwtcl" value="sh_err_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_electromech_interlock"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_outctrl_gr3_hwtcl"
     value="aib_outen3_setting1" />
  <parameter name="hssi_pldadapt_tx_0_hdpldadapt_speed_grade" value="dash_3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_20h_reg_usp_rx_preset_hint10"
     value="7" />
  <parameter name="hssi_pldadapt_tx_23_is_paired_with" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_20h_reg_usp_rx_preset_hint11"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf1_vf_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_port_link_ctrl_off_fast_link_mode"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_test_clk_pll_en_n_hwtcl"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_60_k_pf2_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_usp_rx_preset_hint3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_usp_rx_preset_hint2"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_prs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_pipe_msgbuf_overflow_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_en_iocsr_unused_hwtcl"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="cxlio_pf0_vf_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outpdrv_r56_hwtcl"
     value="aib_pdrv56_setting0" />
  <parameter name="hssi_pldadapt_rx_13_rx_datapath_tb_sel" value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_5_vf_tph_sttable_size_5"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_cont_cal_iocsr_unused"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_ltr_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_txferclkout_shiften_hwtcl"
     value="aib_red_txferclkout_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_flp_inst_sosctl_srisen"
     value="sosctl_srisen_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_102_k_pf4_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter name="chemem_ctrl_k_perframe_slice_en_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_ds_bypass_pipeln_hwtcl"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter name="cxlio_pf0_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_compin_sel_hwtcl" value="compin_master" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_bad_tlp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl0_k_exvf_tph_sttablesize_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl0_k_exvf_tph_sttablelocation_pf0_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_pld_clk1_delay_sel" value="delay_path3" />
  <parameter name="hssi_pldadapt_rx_13_fifo_stop_wr" value="n_wr_full" />
  <parameter name="cxlio_pf2_vf_msix_table_bir_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_bar3_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl2_k_exvf_tph_sttablesize_pf4_attr"
     value="0" />
  <parameter name="cxlio_pf0_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fastbond_rden"
     value="rden_ds_fast_us_fast" />
  <parameter name="cxlio_pf6_bar2_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_tx_fifo_power_mode" value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_exvf_ats_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf2_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_rst_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter name="hssi_pldadapt_tx_0_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_aibnd_tx_15_aib_datasel_gr0_hwtcl"
     value="aib_datasel0_setting0" />
  <parameter name="flxbusptctl_driftbuf_en_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_hp_pme_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_capabilities_3_vf_msix_tablesz_3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_link_eq_req_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_ats_reg_ro_support"
     value="pf3_ats_reg_ro_support_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter name="cxlio_pf6_vf_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_rst_prgmnvrt"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_59_k_pf2_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_hrdrst_rx_osc_clk_scg_en_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf1_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter name="cxlio_pf1_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_cfg_pme_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_tph_req_cap_reg_etph_req_supd"
     value="pf1_tph_req_cap_reg_etph_req_supd_false" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_write_resp_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_96_k_pf4_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_exvf_ats_cap_enable"
     value="disable" />
  <parameter name="hssi_avmm1_if_0_pldadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_pldadapt_tx_0_hrdrst_rst_sm_dis_hwtcl"
     value="enable_tx_rst_sm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_con_status_reg_no_soft_rst"
     value="pf5_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_ats_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_23_aib_tx_clkdiv" value="aib_tx_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_sriov_cap_vf_mig_int"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts_atg5"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts_atg4"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter name="cxlio_pf5_vf_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="disable" />
  <parameter name="cxlio_pf2_vf_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf3_msi_vec_1" />
  <parameter name="cxlio_pf0_vf_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_0_vf_tph_exttphreq_0"
     value="pf0_vf_tphcap_0_vf_tph_exttphreq_0_false" />
  <parameter name="cxlio_pf0_vf_bar2_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf0_vf_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fastbond_rden_hwtcl"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_eieos_cnt"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_dwc_rx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_addr_a2a3_data_pack"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_18_k_pf0_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_class_code_revision_id_base_class_code"
     value="0" />
  <parameter name="hssi_aibnd_rx_23_sup_mode_hwtcl" value="user_mode" />
  <parameter name="hssi_pldadapt_tx_0_loopback_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_13_aib_datasel_gr2_hwtcl"
     value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_phase_2_3"
     value="false" />
  <parameter name="hssi_avmm1_if_23_pldadapt_read_blocking_enable" value="enable" />
  <parameter name="cxlio_pf4_num_of_vf_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_2_aspm_en"
     value="false" />
  <parameter name="hssi_ctr_cxl_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="6" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_halfcode_hwtcl"
     value="aib_tx_halfcode_enable" />
  <parameter name="hssi_pldadapt_tx_23_hip_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_capability_reg_l1_2_pcipm_support"
     value="true" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_14h_reg_dsp_rx_preset_hint5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_14h_reg_dsp_rx_preset_hint4"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_internal_clk1_sel2_hwtcl"
     value="pma_clks_clk1_mux2" />
  <parameter name="cxlio_cfg_ext_tph_next_ptr_user_hwtcl" value="764" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="cxlio_pf6_class_code_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_vf_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_prs_ext_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_acs_capabilities_ctrl_reg_acs_src_valid"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_asn_bypass_pma_pcie_sw_done"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dft_sel_hwtcl"
     value="aib_tx_dcc_dft_mode0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_core_dn_prgmnvrt"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_sriov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_selflock"
     value="aib_dllstr_align_selflock_enable" />
  <parameter name="hssi_pldadapt_tx_0_fifo_stop_wr" value="wr_full" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_bonding_dft_val_hwtcl" value="dft_0" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_pfull" value="10" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_prs_ext_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_rxfifowr_post_ct_sel"
     value="rxfifowr_sclk_post_ct" />
  <parameter name="cxlio_pf6_sriov_vf_mig_cap_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_vf_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_7_k_cii_start_addr7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf1_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_exvf_acs_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf0_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_en_iocsr_unused"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="cxlio_pf4_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_49_k_pf2_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_powermode_ac"
     value="rxdatapath_high_speed_pwr" />
  <parameter
     name="hssi_pldadapt_tx_23_fpll_shared_direct_async_in_sel"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk2_sel_hwtcl" value="pld_clk2_dcm" />
  <parameter name="hssi_avmm2_if_13_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_ats_reg_page_aglign_req"
     value="pf2_ats_reg_page_aglign_req_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_rx_prbs_flags_sr_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_pwr_on_value_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_cap_id_nxt_ptr_reg_dsi"
     value="pf0_not_required" />
  <parameter
     name="hssi_aibnd_tx_13_aib_outpdrv_r56_hwtcl"
     value="aib_pdrv56_setting0" />
  <parameter name="cxlio_pf5_pasid_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_1_vf_msix_table_bir_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_siov_dvsec_funtion_dependency_link"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter name="cxlio_pf6_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_acs_capabilities_ctrl_reg_acs_src_valid"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_fifo_wr_clk_del_sm_scg_en" value="enable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_hps_ctrl_en_hwtcl"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter name="hssi_ctr_cxl_ialpmmctl_vmeb15_hwtcl" value="104" />
  <parameter name="cxlio_pf2_vf_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_pld_avmm2_clk_rowclk_hz_hwtcl"
     value="112500000" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff0_k_exvf_msixtable_offset_pf0_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_replay_timer_timeout_err_sts_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_duplex_mode_hwtcl" value="enable" />
  <parameter name="cxlio_pf0_msi_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf2_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_6_k_pf0_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_lockreq_muxsel"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fastbond_rden"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_mlf_tlp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_full_hwtcl" value="full_pc_dw" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dll_dft_sel_hwtcl"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter name="cxlio_cfg_ext_ptm_next_ptr_user_hwtcl" value="1280" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_intc_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_ecc_ctrl_k_ecc_aib_sel_attr"
     value="0" />
  <parameter name="cxlio_pf2_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_empty" value="empty_default" />
  <parameter
     name="hssi_pldadapt_tx_0_fpll_shared_direct_async_in_sel"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter name="hybrid_x4_width_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_bonding_dft_en" value="dft_dis" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_in_bit1_rst_val"
     value="reset_to_one_hfsrin1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_108_k_pf4_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_en"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ats_ctl1_k_exvf_ats_pagealignreq_pf5_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter name="cxlio_pf2_vf_bar4_type_user_hwtcl" value="Disabled" />
  <parameter name="top_cxl_op_mode_hwtcl" value="IO+Cache+Mem" />
  <parameter
     name="hssi_pldadapt_rx_15_fifo_double_read"
     value="fifo_double_read_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf1_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_select_deemph_var_mux"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_mode_hwtcl" value="rxphase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dll_dft_sel"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_dsp_rx_preset_hint3"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter name="hssi_pldadapt_rx_0_rx_datapath_tb_sel" value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_dsp_rx_preset_hint2"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_pld_pma_fpll_cnt_sel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_aibnd_tx_0_aib_datasel_gr1_hwtcl"
     value="aib_datasel1_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_24_k_pf1_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_2_vf_msix_pba_offset_2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_ecrc_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="cxlio_pf5_vf_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_class_code_revision_id_subclass_code"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_avmm2_if_15_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="cxlio_pf6_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_full_hwtcl" value="full_pc_dw" />
  <parameter
     name="hssi_pldadapt_rx_23_fifo_rd_clk_sel_hwtcl"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter name="hssi_pldadapt_tx_15_tx_usertest_sel" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar0_reg_bar0_type"
     value="pf3_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_class_code_revision_id_subclass_code"
     value="0" />
  <parameter name="cxlio_pf1_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_devvendid_deviceid"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter name="hssi_avmm1_if_0_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_virtio_en"
     value="pf6_virtio_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_cii_ctrl_k_cfg_update_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_pld_10g_tx_bitslip_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_avmm1_if_23_hssiadapt_sr_sr_osc_clk_scg_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_107_k_pf4_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter name="cxlio_pf2_vf_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_msi_cap_enable"
     value="disable" />
  <parameter name="hssi_ctr_u_ial_top_rnr_ialup_flp_inst_iapctl2_vid" value="7832" />
  <parameter name="cxlio_pf5_vf_bar1_enable_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_0_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter name="cxlio_pf4_siov_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_25_k_pf1_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_106_k_pf4_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_in_bit1_rst_val"
     value="reset_to_one_hfsrin1" />
  <parameter
     name="hssi_pldadapt_rx_23_asn_wait_for_dll_reset_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_gen3_equalization_disable"
     value="false" />
  <parameter name="cxlio_pf4_class_code_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter name="cxlio_pf6_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter name="hssi_avmm2_if_15_topology" value="disabled_block" />
  <parameter name="cxlio_pf7_vf_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_linkreq_partialrst"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_virtio_en"
     value="pf7_virtio_disable" />
  <parameter
     name="hssi_pldadapt_rx_23_asn_wait_for_fifo_flush_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_147_k_pf6_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msi_cap_reg_mul_msg_cap"
     value="5" />
  <parameter name="device_revision" value="10nm8arnrb" />
  <parameter name="cxlio_pf0_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_replay_number_rollover_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_msi_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_18h_reg_usp_tx_preset7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_18h_reg_usp_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_dlink_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf0_vf_bar2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_3_k_cii_pf_en3_attr"
     value="0" />
  <parameter name="cxlio_pf2_msix_enable_user_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_0_silicon_rev" value="14nm5" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_sr_sr_parity_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_21_k_pf0_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_15_func_mode" value="c3adpt_pmadir" />
  <parameter name="hssi_pldadapt_rx_23_compin_sel_hwtcl" value="compin_master" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_status_reg_tx_precode_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_dwc_rx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_rcvd_pm_to_ack_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fifo_power_mode_hwtcl"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_data_sel_1_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_fifo_width" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_tph_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_15_powerdown_mode" value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_fifo_rd_clk_sel_hwtcl"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_capability_reg_l1_2_pcipm_support"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_prs_ext_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_fifo_wr_clk_scg_en_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_0_low_latency_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_exvf_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_hdpldadapt_speed_grade" value="dash_3" />
  <parameter
     name="hssi_avmm2_if_15_pcs_calibration_feature_en"
     value="avmm2_pcs_calibration_dis" />
  <parameter name="hssi_pldadapt_rx_0_rx_usertest_sel_hwtcl" value="disable" />
  <parameter name="hssi_aibnd_tx_23_aib_hssi_tx_transfer_clk_hz_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_23_powermode_freq_hz_aib_hssi_rx_transfer_clk"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter name="hssi_avmm2_if_15_calibration_type" value="one_time" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff5_k_exvf_msixpba_offset_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_0_vf_ats_invqueue_depth_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msix_table_ptr_table_bir"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_no_eq_needed_rcvd"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_bad_dllp_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_rcvr_err_sts_en_attr"
     value="false" />
  <parameter name="cxlio_pf2_vf_bar1_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf6_vf_bar2_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar5_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_frmgen_pyld_ins_hwtcl"
     value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_data_sel_2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_l1_1sub_cap_enable"
     value="enable" />
  <parameter name="hssi_pldadapt_tx_23_bonding_dft_en" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_5_k_cii_addr_size5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_7_k_pf0_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_manual_up_hwtcl"
     value="aib_tx_dcc_manual_up0" />
  <parameter name="hssi_pldadapt_tx_23_silicon_rev" value="14nm5" />
  <parameter name="hssi_pldadapt_tx_13_hrdrst_user_ctl_en" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_tph_req_cap_reg_st_table_loc"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter name="cxlio_pf2_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_hrdrst_dcd_cal_done_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msi_cap_reg_per_vector_msk_cap"
     value="pf1_msi_cap_reg_per_vector_msk_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter name="cxlio_pf1_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_capability_reg_l1_2_aspm_support"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_cfg_bw_mgt_int_en_attr"
     value="false" />
  <parameter name="cxlio_pf6_vf_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_pld_10g_tx_bitslip_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_stagger_control_k_stag_dlycnt_attr"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter name="cxlio_pf1_msix_pba_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_class_code_revision_id_revision_id"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_word_align_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_155_k_pf7_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_0_k_cii_start_addr0_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dll_dft_sel_hwtcl"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter name="cxlio_pf3_msix_function_mask_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_3_vf_msix_table_offset_3"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz_hwtcl"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_4_k_cii_addr_size4_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_mode" value="rxphase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_aib_clk2_sel"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dft_sel_hwtcl"
     value="aib_tx_dcc_dft_mode0" />
  <parameter name="cxlio_pf7_vf_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_ltd_b_rst_val"
     value="reset_to_one_ltdb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_60_k_pf2_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_4_vf_tph_sttable_loc_4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter name="hssi_avmm1_if_15_topology" value="disabled_block" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_wr_clk_scg_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf5_vf_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_rxeq_ph01_en_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_rxeq_ph01_en_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter name="hssi_avmm2_if_13_pcs_cal_reserved" value="0" />
  <parameter name="hssi_pldadapt_rx_13_low_latency_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar2_reg_bar2_type"
     value="pf2_bar2_mem32" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dll_entest_hwtcl"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_cfg_ram_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_ber_margining_ctrl"
     value="aib_ber_margining_setting0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_new_dll"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_prs_ext_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf6_vf_bar5_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_dl_protocol_err_sts_en_attr"
     value="false" />
  <parameter name="hssi_aibnd_rx_13_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf1_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter name="cxlio_pf5_aer_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf5_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_6_k_jtag_id_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_exvf_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_compin_sel" value="compin_master" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_ltd_b_rst_val_hwtcl"
     value="reset_to_one_ltdb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl1_k_dfd_patcntr_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_aibnd_tx_15_aib_outpdrv_r56_hwtcl"
     value="aib_pdrv56_setting0" />
  <parameter name="hssi_pldadapt_rx_15_hrdrst_dll_lock_bypass" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf0_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_capability_reg_l1_1_aspm_support"
     value="false" />
  <parameter name="cxlio_pf3_vf_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_txfifowr_post_ct_sel"
     value="txfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_cap_id_nxt_ptr_reg_dsi"
     value="pf5_not_required" />
  <parameter name="cxlio_pf3_vf_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_rst"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter name="hssi_aibnd_rx_13_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter name="hssi_pldadapt_rx_15_fifo_rd_clk_ins_sm_scg_en" value="enable" />
  <parameter name="cxlio_pf7_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_1_pcipm_en"
     value="false" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_uc_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_replay_number_rollover_err_sts_en_attr"
     value="false" />
  <parameter name="cxlio_pf2_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts_atg4"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec_atg4"
     value="927" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts_atg5"
     value="true" />
  <parameter name="cxlio_pf5_ims_sup_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dwc_ctrl0_k_pld_crs_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf4_sriov_vf_bar2_mem32" />
  <parameter name="hssi_aibnd_tx_23_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec_atg5"
     value="927" />
  <parameter name="hssi_pldadapt_tx_15_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf7_vf_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_internal_clk1_sel2"
     value="pma_clks_clk1_mux2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_ehp_tx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="cxlio_pf7_vf_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_internal_clk1_sel1"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_aer_cntrl_reg_aer_ecrc_gen_capable"
     value="pf0_aer_cntrl_reg_aer_ecrc_gen_capable_false" />
  <parameter name="cxlio_pf0_vf_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_prs_ext_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_class_code_revision_id_base_class_code"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_hdpldadapt_csr_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar5_mask"
     value="0" />
  <parameter
     name="hssi_avmm1_if_15_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ptm_ctrl_k_cfg_ptm_auto_update_signal_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter name="cxlio_pf3_msix_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_irq_ctrl_k_irq_misc_ctrl_attr"
     value="0" />
  <parameter name="cxlio_pf6_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_pempty_hwtcl" value="2" />
  <parameter
     name="hssi_pldadapt_rx_13_ctrl_plane_bonding_hwtcl"
     value="individual" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_in_bit3_rst_val_hwtcl"
     value="reset_to_zero_hfsrin3" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_drx_shiften"
     value="aib_red_drx_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter name="cxlio_pf2_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_tx_usertest_sel_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter name="hssi_aibnd_rx_13_aib_outpdrv_r12" value="aib_pdrv12_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_137_k_pf6_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_15_powermode_dc" value="powerup" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_7_vf_msix_pba_offset_7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_trig_sel_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="cxlio_pf2_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_98_k_pf4_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_2_vf_ats_globalinv_support_2"
     value="pf0_vf_atscap_2_vf_ats_globalinv_support_2_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_empty_hwtcl" value="empty_dw" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_rx_shiften_hwtcl"
     value="aib_red_rx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar4_reg_bar4_type"
     value="pf1_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_siov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_core_dn_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter name="hssi_avmm1_if_15_pldadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar4_enable"
     value="disable" />
  <parameter name="cxlio_pf0_vf_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_drop_vendor1_msg"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_virtio_en"
     value="pf0_virtio_disable" />
  <parameter name="hssi_pldadapt_rx_15_is_paired_with" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sriov_num_vf_non_ari"
     value="0" />
  <parameter name="cxlio_pf7_bar3_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_sr_hip_mode" value="disable_hip" />
  <parameter name="cxlio_cfg_ext_siov_next_ptr_user_hwtcl" value="1304" />
  <parameter name="hssi_pldadapt_tx_13_bonding_dft_val_hwtcl" value="dft_0" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_pld_rx_clk1_dcm_hz_hwtcl"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_19_k_pf0_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_out_bit1_rst_val"
     value="reset_to_one_hfsrout1" />
  <parameter name="cxlio_pf7_vf_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dy_ctlsel"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dy_ctl_static"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter name="hssi_pldadapt_rx_15_low_latency_en_hwtcl" value="disable" />
  <parameter name="hssi_ctr_u_phy_top_u_phy_octet0_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_revclasscode_class_codes"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_1_k_cii_start_addr1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_word_align_enable" value="enable" />
  <parameter name="cxlio_pf5_bar3_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_fifo_stop_rd" value="rd_empty" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_user_vsec_offset"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_phcomp_rd_del_hwtcl" value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_tph_req_cap_reg_dev_spec_mode_supd"
     value="pf0_tph_req_cap_reg_dev_spec_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_7_k_cii_start_addr7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_con_status_reg_no_soft_rst"
     value="pf4_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_4_k_cii_start_addr4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter name="hssi_pldadapt_tx_0_tx_fifo_read_latency_adjust" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_sriov_cap_vf_mig_cap"
     value="pf4_sriov_cap_vf_mig_cap_false" />
  <parameter
     name="hssi_aibnd_tx_15_powermode_ac"
     value="txdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_fifo_stop_rd" value="rd_empty" />
  <parameter name="cxlio_pf3_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter name="cxlio_pf5_vf_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_ats_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_pld_rx_clk1_dcm_hz_hwtcl"
     value="400000000" />
  <parameter name="hssi_avmm1_if_13_func_mode" value="c3adpt_pmadir" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_halfcode_hwtcl"
     value="aib_tx_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter name="cxlio_pf3_vf_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outpdrv_r56_hwtcl"
     value="aib_pdrv56_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_7_vf_ats_invqueue_depth_7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_power_indicator"
     value="false" />
  <parameter name="hssi_avmm2_if_0_pcs_cal_done" value="avmm2_cal_done_assert" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_5_k_cii_pf_en5_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf2_msi_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_word_mark_hwtcl" value="wm_en" />
  <parameter name="hssi_pldadapt_rx_0_bonding_dft_en" value="dft_dis" />
  <parameter name="hssi_pldadapt_rx_13_duplex_mode" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fifo_read_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_sriov_cap_vf_mig_int"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_capabilities_0_vf_msix_tablesz_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_ats_reg_global_inval_suppport"
     value="pf5_ats_reg_global_inval_suppport_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar4_reg_bar4_type"
     value="pf3_bar4_mem32" />
  <parameter name="cxlio_pf1_num_of_vf_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_xbar_sel_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf6_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_prefetch_decode"
     value="pref64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_num_of_pf"
     value="num_0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ats_ctl0_k_exvf_ats_pagealignreq_pf1_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_pfull_hwtcl" value="10" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf6_aspm_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset3"
     value="0" />
  <parameter name="cxlio_pf6_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_txferclkout_shiften_hwtcl"
     value="aib_red_txferclkout_shift_disable" />
  <parameter name="hssi_pldadapt_rx_13_word_align_hwtcl" value="wa_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_intb_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_23_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset0"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_fifo_rd_clk_scg_en_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_0_powermode_dc" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_pasid_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_is_paired_with" value="z1578b" />
  <parameter name="hssi_aibnd_rx_0_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_manual_dn_hwtcl"
     value="aib_tx_dcc_manual_dn0" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_sr_powerdown_mode" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_attention_indicator"
     value="false" />
  <parameter name="cxlio_flexbus_range2_interleave_size_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_bar3_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_us_master" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf4_aspm_dis" />
  <parameter name="hssi_pldadapt_tx_13_hip_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_2_th_sca"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_cap_reg_ari_acs_fun_grp_cap"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_pld_avmm2_clk_rowclk_hz_hwtcl"
     value="112500000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_2_vf_tph_sttable_size_2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_fifo_rd_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_revclasscode_rid"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_hip_aib_ssr_in_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_sr_sr_reserved_in_en" value="enable" />
  <parameter name="cxlio_pf3_vf_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_pma_aib_tx_clk_expected_setting" value="x2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_142_k_pf6_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_comp_cnt_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pld_sbep_portid_k_pld_sbep_id"
     value="145" />
  <parameter name="hssi_pldadapt_tx_23_frmgen_mfrm_length_hwtcl" value="2048" />
  <parameter name="hip_cfg_space_en_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_pma_aib_tx_clk_expected_setting" value="x2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fifo_power_mode_hwtcl"
     value="full_width_ps_dw" />
  <parameter name="cxlio_pf3_revision_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_ptm_next_ptr"
     value="1280" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_selflock_hwtcl"
     value="aib_dllstr_align_selflock_enable" />
  <parameter name="cxlio_pf3_vf_msix_cap_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_vf_bar0_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf6_vf_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sriov_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_word_align_enable_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sriov_enable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_15_redundancy_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_95_k_pf4_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk1_delay_en" value="enable" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_pld_avmm2_clk_rowclk_hz_hwtcl"
     value="112500000" />
  <parameter name="opcode_lock_k_opcode_lock_engineer_mode_hwtcl" value="1" />
  <parameter name="cxlio_pf1_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="hssi_pldadapt_rx_0_ds_last_chnl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_trig_sel_0_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_sr_sup_mode" value="user_mode" />
  <parameter name="hssi_avmm2_if_15_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_ber_margining_ctrl"
     value="aib_ber_margining_setting0" />
  <parameter name="cxlio_pf3_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_core_up_prgmnvrt"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_pout_shiften"
     value="aib_red_pout_shift_disable" />
  <parameter name="hssi_pldadapt_rx_13_powermode_dc" value="powerup" />
  <parameter name="hssi_pldadapt_rx_23_asn_en" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_ehp_tx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_slot_power_limit_scale"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_dirclkn_shiften_hwtcl"
     value="aib_red_dirclkn_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_4_k_cii_addr_size4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_tsize0_k_exvf_msix_tablesize_pf1_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_dtx_shiften_hwtcl"
     value="aib_red_dtx_shift_disable" />
  <parameter name="hssi_pldadapt_rx_23_duplex_mode" value="enable" />
  <parameter name="cxlio_pf1_msix_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_sriov_cap_vf_mig_int"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_exvf_acs_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf5_sriov_vf_mig_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_3_k_cii_addr_size3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_4_k_cii_addr_size4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_pld_pma_fpll_num_phase_shifts_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_us_bypass_pipeln"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf6_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_ehp_ctrl0_k_ehp_control_reg_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_5_vf_msix_table_bir_5"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_core_updnen_hwtcl"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_18h_reg_usp_rx_preset_hint6"
     value="7" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_18h_reg_usp_rx_preset_hint7"
     value="7" />
  <parameter name="cxlio_pf2_sriov_vf_revision_id_user_hwtcl" value="1" />
  <parameter name="cxlio_pf6_vf_bar0_64b_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter name="hssi_avmm2_if_13_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar2_reg_bar2_type"
     value="pf4_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter name="cxlio_pf0_vf_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_acs_capabilities_ctrl_reg_acs_at_block"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_4_vf_msix_table_bir_4"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_stagger_control_k_stag_mode_attr"
     value="5" />
  <parameter
     name="hssi_pldadapt_rx_23_txfifowr_post_ct_sel"
     value="txfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_40_k_pf1_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_inctrl_gr3_hwtcl"
     value="aib_inctrl3_setting3" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outpdrv_r34_hwtcl"
     value="aib_pdrv34_setting0" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_out_bit1_rst_val_hwtcl"
     value="reset_to_one_hfsrout1" />
  <parameter name="cxlio_pf2_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_user_vsec_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf0_vf_msix_pba_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter name="cxlio_pf0_vf_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_siov_dvsec_funtion_dependency_link"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_78_k_pf3_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outpdrv_r78_hwtcl"
     value="aib_pdrv78_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_5_vf_msix_pba_offset_5"
     value="0" />
  <parameter name="cxlio_pf5_msix_pba_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msi_cap_reg_mul_msg_cap"
     value="5" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_us_master_hwtcl" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff3_k_exvf_msixpba_bir_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_selflock_hwtcl"
     value="aib_dllstr_align_selflock_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_rx_fifo_align_clr_rst_val"
     value="reset_to_zero_alignclr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf7_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_jtagid1_k_jtag_id_1_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_asn_wait_for_dll_reset_cnt_hwtcl" value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_inta_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_1_vf_msix_pba_bir_1"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_us_last_chnl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_mlf_tlp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf7_no_int" />
  <parameter name="cxlio_pf4_sriov_vf_device_id_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_13_powerdown_mode" value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_asn_wait_for_pma_pcie_sw_done_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_aibnd_tx_0_aib_datasel_gr2_hwtcl"
     value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_ptm_autoupdate"
     value="autoupdate_10ms" />
  <parameter name="cxlio_pf4_vf_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_rx_0_asn_wait_for_fifo_flush_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_20_k_pf0_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_7_k_pf0_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_lpbk_mode" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_fifo_width_hwtcl" value="fifo_double_width" />
  <parameter
     name="hssi_pldadapt_rx_0_fifo_rd_clk_sel_hwtcl"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter name="cxlio_pf2_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_vf_device_id_vf_device_id"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_word_align" value="wa_en" />
  <parameter
     name="hssi_aibnd_tx_0_aib_outctrl_gr3_hwtcl"
     value="aib_outen3_setting1" />
  <parameter name="cxlio_pf0_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_dirclkp_shiften"
     value="aib_red_dirclkp_shift_disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_pout_shiften"
     value="aib_red_pout_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_1_vf_tph_sttable_loc_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="silicon_rev_hwtcl" value="10nm8arnrb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_hw_mode_override_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter name="cxlio_pf3_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_phy_rxelecidle_k_rxelecidle_disable_attr"
     value="0" />
  <parameter name="cxlio_pf7_bar4_mask_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_sr_sr_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz_hwtcl"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf4_not_capable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_hps_ctrl_en_hwtcl"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter name="cxlio_pf2_vf_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_capability_reg_no_eq_needed_support"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_acs_capabilities_ctrl_reg_acs_src_valid"
     value="disable" />
  <parameter name="cxlio_pf5_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_1_aspm_en"
     value="false" />
  <parameter name="hssi_avmm1_if_15_pcs_arbiter_ctrl" value="avmm1_arbiter_uc_sel" />
  <parameter name="hssi_pldadapt_rx_0_duplex_mode" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_devvendid_deviceid"
     value="0" />
  <parameter name="false_value_hwtcl" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_exp_rom_base_addr_reg_exp_rom_base_address"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_bw_mgt_int_en_attr"
     value="false" />
  <parameter name="cxlio_pf6_bar5_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf1_vf_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_fifo_rd_clk_frm_gen_scg_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_subs_id1_k_exvf_subsysid_pf2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter name="cxlio_pf2_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter name="cxlio_pf6_vf_ats_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_dv_bond" value="dv_bond_dis" />
  <parameter name="cxlio_pf2_vf_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_tsize1_k_exvf_msix_tablesize_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar0_reg_bar0_type"
     value="pf5_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_phy_slot_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_siov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dwc_ctrl0_k_rx_lane_flip_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_148_k_pf6_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf4_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_head2_cap_dvsecid"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_pld_8g_eidleinfersel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf4_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_1_aspm_en"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_4_vf_tph_devspecific_mode_4"
     value="pf0_vf_tphcap_4_vf_tph_devspecific_mode_4_false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter name="cxlio_pf0_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_halfcode_hwtcl"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter name="hssi_aibnd_rx_15_aib_inctrl_gr1" value="aib_inctrl1_setting3" />
  <parameter name="hssi_aibnd_rx_15_aib_inctrl_gr0" value="aib_inctrl0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_cfg_ram_correctable_err_en_attr"
     value="false" />
  <parameter name="hssi_aibnd_rx_13_silicon_rev" value="14nm5" />
  <parameter name="hssi_aibnd_rx_15_aib_inctrl_gr3" value="aib_inctrl3_setting3" />
  <parameter name="hssi_aibnd_rx_15_aib_inctrl_gr2" value="aib_inctrl2_setting2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_85_k_pf3_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter name="hssi_avmm2_if_15_pcs_cal_reserved" value="0" />
  <parameter name="cxlio_pf5_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_2_aspm_en"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dy_ctlsel_hwtcl"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_cfg_ram_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_en_iocsr_unused"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outndrv_r12_hwtcl"
     value="aib_ndrv12_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_111_k_pf5_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_74_k_pf3_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_drop_vendor1_msg"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_pld_pma_eye_monitor_polling_bypass"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_clock_del_measure_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_core_dn_prgmnvrt"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter name="hssi_avmm1_if_23_topology" value="disabled_block" />
  <parameter name="cxlio_pf0_vf_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ats_ctl0_k_exvf_ats_pagealignreq_pf1_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter name="hssi_avmm2_if_23_topology" value="disabled_block" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_cont_cal_hwtcl"
     value="aib_tx_dcc_cal_cont" />
  <parameter
     name="hssi_pldadapt_rx_23_txfiford_post_ct_sel"
     value="txfiford_sclk_post_ct" />
  <parameter name="cxlio_pf0_bar1_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk1_sel_hwtcl" value="pld_clk1_dcm" />
  <parameter
     name="hssi_pldadapt_tx_13_pma_aib_tx_clk_expected_setting_hwtcl"
     value="x2" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_hps_ctrl_en"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl0_k_exvf_tph_sttablelocation_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msix_cap_reg_function_mask"
     value="pf2_msix_cap_reg_function_mask_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msi_cap_reg_extnd_msg_data_capable"
     value="pf5_msi_cap_reg_extnd_msg_data_capable_false" />
  <parameter name="hssi_pldadapt_rx_23_hrdrst_dll_lock_bypass" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar2_64b_enable"
     value="disable" />
  <parameter name="cxlio_pf5_prs_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_23_aib_hssi_tx_transfer_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_en_hwtcl"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_tx_precoding_on"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_hrdrst_user_ctl_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_147_k_pf6_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msi_cap_reg_extnd_msg_data_capable"
     value="pf4_msi_cap_reg_extnd_msg_data_capable_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_cii_ctrl_k_cfg_update_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter name="cxlio_pf0_exp_rom_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter name="hssi_aibnd_tx_0_aib_hssi_tx_transfer_clk_hz_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_pempty" value="2" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_rst_hwtcl"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter name="cxlio_pf4_vf_tph_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_tx_usertest_sel" value="disable" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_empty_hwtcl" value="empty_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_phy_rxtermination_k_rxtermination_attr"
     value="127" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devcapreg_rb_err_rptr"
     value="pf0_devcapreg_rb_err_rptr_false" />
  <parameter name="cxlio_pf1_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_tph_req_cap_reg_st_table_loc"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_tph_req_cap_reg_int_vct_mode_supd"
     value="pf4_tph_req_cap_reg_int_vct_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_num_of_vf"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter name="cxlio_pf4_vf_bar4_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_vf_bar2_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_ds_master_hwtcl" value="ds_master_en" />
  <parameter name="cxlio_pf6_vf_bar4_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_pldadapt_tx_0_frmgen_mfrm_length_hwtcl" value="2048" />
  <parameter name="hssi_aibnd_tx_0_aib_hssi_tx_transfer_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_virtio_en"
     value="pf5_virtio_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_csb_msg_dropped_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf7_bar5_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_aibnd_tx_23_redundancy_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf3_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf0_not_in_msix_table_vf" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_dly_pst_hwtcl"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_perst_lo_filt_time"
     value="10" />
  <parameter name="hssi_aibnd_rx_15_powermode_dc" value="powerup" />
  <parameter name="cxlio_pf7_siov_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_status_reg_rsvdp_11"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_exp_rom_base_addr_reg_rom_bar_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_acs_cap_enable"
     value="disable" />
  <parameter name="integer_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_4_vf_tph_exttphreq_4"
     value="pf0_vf_tphcap_4_vf_tph_exttphreq_4_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_hdpldadapt_speed_grade" value="dash_3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_vf_offset_stride_first_vf_off"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cvp_mode"
     value="cvp_disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_pasid_cap_enable"
     value="disable" />
  <parameter name="cxlio_ptm_local_clock_granularity_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_pma_aib_tx_clk_expected_setting_hwtcl"
     value="x2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_internal_clk1_sel1_hwtcl"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_ehp_rx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_fifo_rd_clk_frm_gen_scg_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_in_bit2_rst_val"
     value="reset_to_one_hfsrin2" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_full" value="full_pc_dw" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cfg_avmm_csr_k_partial_bypass_configload"
     value="cfg_avmm_csr_k_partial_bypass_configload_false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_test_clk_pll_en_n_hwtcl"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_in_bit0_rst_val_hwtcl"
     value="reset_to_one_hfsrin0" />
  <parameter name="hssi_avmm1_if_13_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_dl_protocol_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_devcapreg2_tph_cpl_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_selflock_hwtcl"
     value="aib_dllstr_align_selflock_enable" />
  <parameter name="hssi_aibnd_tx_15_aib_tx_dcc_en_hwtcl" value="aib_tx_dcc_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_5_k_cii_addr_size5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_exp_rom_base_addr_reg_rom_bar_enable"
     value="disable" />
  <parameter name="hssi_avmm2_if_0_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_pempty_hwtcl" value="2" />
  <parameter name="cxlio_pf3_vf_bar2_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_low_latency_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec"
     value="2047" />
  <parameter name="hssi_aibnd_rx_23_op_mode" value="rx_dll_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf4_not_capable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl0_k_exvf_tph_sttablesize_pf1_attr"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_class_code_revision_id_revision_id"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_loopback_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_port_force_off_support_part_lanes_rxei_exit"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_aib_fabric_rx_sr_clk_in_hz"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_prs_ext_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_13_aib_hssi_tx_transfer_clk_hz_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_outctrl_gr3_hwtcl"
     value="aib_outen3_setting1" />
  <parameter
     name="hssi_aibnd_tx_13_aib_ddrctrl_gr0_hwtcl"
     value="aib_ddr0_setting1" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_pempty" value="2" />
  <parameter name="cxlio_pf4_vf_bar0_mask_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_hip_mode" value="disable_hip" />
  <parameter name="hssi_pldadapt_rx_0_rx_fifo_power_mode" value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar5_mask"
     value="0" />
  <parameter name="cxlio_pf5_vf_msix_table_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_aibnd_rx_0_aib_inctrl_gr2_hwtcl"
     value="aib_inctrl2_setting2" />
  <parameter name="hssi_aibnd_tx_0_dfd_dll_dcc_en_hwtcl" value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff7_k_exvf_msixpba_offset_pf7_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_23_aib_ddrctrl_gr0" value="aib_ddr0_setting1" />
  <parameter
     name="hssi_pldadapt_rx_13_rxfifowr_post_ct_sel_hwtcl"
     value="rxfifowr_sclk_post_ct" />
  <parameter name="hssi_aibnd_rx_0_aib_inctrl_gr0" value="aib_inctrl0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_tsize0_k_exvf_msix_tablesize_pf0_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_aib_inctrl_gr1" value="aib_inctrl1_setting3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_vf_offset_stride_first_vf_off"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk1_inv_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter name="cxlio_pf4_tph_cpl_support_user_hwtcl" value="0" />
  <parameter name="hssi_avmm2_if_13_pcs_arbiter_ctrl" value="avmm2_arbiter_uc_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_159_k_pf7_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_15_aib_tx_clkdiv" value="aib_tx_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_cvp_mode"
     value="cvp_disabled" />
  <parameter
     name="hssi_aibnd_rx_0_dft_hssitestip_dll_dcc_en_hwtcl"
     value="disable_dft" />
  <parameter name="hssi_aibnd_rx_0_aib_inctrl_gr2" value="aib_inctrl2_setting2" />
  <parameter name="hssi_aibnd_rx_0_aib_inctrl_gr3" value="aib_inctrl3_setting3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_us_last_chnl_hwtcl" value="us_last_chnl" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_lockreq_muxsel"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_new_dll"
     value="aib_dllstr_align_new_dll_setting0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_dly_pst"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter name="cxlio_cfg_ext_pasid_next_ptr_user_hwtcl" value="1148" />
  <parameter name="hssi_avmm1_if_13_pldadapt_gate_dis" value="disable" />
  <parameter name="cxlio_pf5_vf_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf3_minus_6db" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter name="cxlio_pf2_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_us_last_chnl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_12_k_pf0_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_indv_hwtcl" value="indv_en" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fifo_read_latency_adjust"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_root_control_root_capabilities_reg_pcie_cap_crs_sw_visibility"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_prs_ext_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf3_vf_bar1_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter name="cxlio_dvsecid_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_exvf_acs_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_gb_rx_idwidth_hwtcl" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_8g_sigdet_out_rst_val_hwtcl"
     value="reset_to_zero_sigdet" />
  <parameter
     name="hssi_pldadapt_rx_15_internal_clk1_sel2"
     value="pma_clks_clk1_mux2" />
  <parameter
     name="hssi_pldadapt_rx_15_internal_clk1_sel1"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_ats_reg_ro_support"
     value="pf5_ats_reg_ro_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter name="cxlio_pf7_vf_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_us_bypass_pipeln"
     value="us_bypass_pipeln_dis" />
  <parameter name="cxlio_pf3_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf2_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_aibnd_rx_13_aib_datasel_gr1_hwtcl"
     value="aib_datasel1_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_num_of_lanes"
     value="num_1" />
  <parameter name="hssi_pldadapt_rx_23_asn_wait_for_dll_reset_cnt" value="64" />
  <parameter name="cxlio_pf2_vf_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf3_ats_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_asn_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_107_k_pf4_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf5_msix_function_mask_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_pld_pma_fpll_num_phase_shifts_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_halfcode"
     value="aib_tx_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf0_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_io_decode"
     value="io32" />
  <parameter name="hssi_pldadapt_rx_13_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_sriov_cap_vf_mig_cap"
     value="pf7_sriov_cap_vf_mig_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_3_k_pf0_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec"
     value="2047" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_dirclkp_shiften"
     value="aib_red_dirclkp_shift_disable" />
  <parameter name="cxlio_pf7_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_pld_pma_eye_monitor_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_control1_reg_l1_2_th_sca"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter name="hssi_avmm1_if_0_pcs_hip_cal_en" value="disable" />
  <parameter name="hssi_avmm1_if_23_pcs_hip_cal_en" value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_datasel_gr3_hwtcl"
     value="aib_datasel3_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_data_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_ehp_ctrl1_k_tx_rd_th_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_24h_reg_usp_rx_preset_hint12"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_24h_reg_usp_rx_preset_hint13"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_control1_reg_l1_1_pcipm_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_18_k_pf0_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter name="hssi_avmm2_if_15_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter name="hssi_aibnd_rx_15_powerdown_mode" value="false" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_pempty" value="2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf1_minus_6db" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_irq_ctrl_k_cvp_irq_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_cfg_ram_correctable_err_en_attr"
     value="false" />
  <parameter name="hssi_aibnd_tx_0_aib_iinclken" value="aib_inclken_setting3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_cap_id_nxt_ptr_reg_dsi"
     value="pf6_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter name="cxlio_pf3_ims_sup_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_4_vf_msix_pba_offset_4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sriov_num_vf_non_ari"
     value="0" />
  <parameter name="cxlio_pf1_func_dep_link_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf5_minus_6db" />
  <parameter name="hssi_pldadapt_tx_13_pipe_mode_hwtcl" value="disable_pipe" />
  <parameter name="cxlio_pf0_class_code_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_exvf_acs_cap_enable"
     value="disable" />
  <parameter name="hssi_avmm2_if_0_func_mode" value="c3adpt_pmadir" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_in_bit3_rst_val"
     value="reset_to_zero_hfsrin3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar5_enable"
     value="disable" />
  <parameter name="cxlio_pf5_msi_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_ialpmmctl_vid"
     value="7832" />
  <parameter name="opt_chemem_flow_err_det_en_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_core_updnen_hwtcl"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_pld_avmm2_clk_rowclk_hz_hwtcl"
     value="112500000" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dft_sel"
     value="aib_tx_dcc_dft_mode0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_172_k_pf7_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_csb_mmio_access_ctrl_grant_attr"
     value="0" />
  <parameter name="powerdown_false_hwtcl" value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_cont_cal"
     value="aib_tx_dcc_cal_cont" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter name="opt_d2h_req23_en_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msi_cap_reg_mul_msg_cap"
     value="5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter name="cxlio_pf2_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter name="cxlio_pf1_sriov_vf_mig_cap_user_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_13_topology" value="disabled_block" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_sriov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter name="cxlio_enable_sriov_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_pld_avmm1_clk_rowclk_hz"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_pld_pma_fpll_cnt_sel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_150_k_pf6_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter name="hssi_avmm1_if_0_pcs_arbiter_ctrl" value="avmm1_arbiter_uc_sel" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_num_of_vf"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_asn_wait_for_pma_pcie_sw_done_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar5_prefetchable"
     value="disable" />
  <parameter name="cxlio_pf6_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_sriov_cap_vf_mig_int"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_ptm_autoupdate"
     value="autoupdate_10ms" />
  <parameter name="cxlio_pf1_msix_function_mask_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_devvendid_deviceid"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_powermode_freq_hz_pld_tx_clk1_dcm"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_reset_entry_bypass_reset_entry_bypass_idle_check"
     value="pf0_reset_entry_bypass_reset_entry_bypass_idle_check_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_deskew_ctrl_k_dskw_force_done_p1_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_txfiford_post_ct_sel_hwtcl"
     value="txfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_exvf_acs_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf7_vf_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_dwc_rx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf7_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_ltd_b_rst_val_hwtcl"
     value="reset_to_one_ltdb" />
  <parameter name="hssi_avmm2_if_15_pcs_arbiter_ctrl" value="avmm2_arbiter_uc_sel" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_new_dll_hwtcl"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="cxlio_pf7_vf_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_15_pldadapt_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_dfd_mux_hrc"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_sh_err_hwtcl" value="sh_err_dis" />
  <parameter name="cxlio_pf7_msi_enable_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_15_aib_outctrl_gr3" value="aib_outen3_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_jtagid0_k_jtag_id_0_attr"
     value="0" />
  <parameter name="cxlio_pf1_ims_sup_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_68_k_pf3_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf3_not_in_msix_table_vf" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_test_clk_pll_en_n"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_out_bit2_rst_val"
     value="reset_to_zero_hfsrout2" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dy_ctlsel"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter name="hssi_pldadapt_tx_13_dv_gen_hwtcl" value="dv_gen_dis" />
  <parameter name="hssi_aibnd_tx_0_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter name="hssi_aibnd_rx_13_powerdown_mode" value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_head2_cap_hdm_count"
     value="2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_0_vf_msix_table_bir_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_ats_reg_page_aglign_req"
     value="pf1_ats_reg_page_aglign_req_false" />
  <parameter name="hssi_aibnd_tx_15_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_6_k_cii_addr_size6_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_15_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter name="hssi_aibnd_tx_15_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter name="cxlio_pf2_tph_cap_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_acs_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_indv_hwtcl" value="indv_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_data_sel_3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_us_bypass_pipeln_hwtcl"
     value="us_bypass_pipeln_dis" />
  <parameter name="hssi_ctr_pipe_direct_octet1" value="octet1_eight_x1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_0ch_reg_usp_tx_preset0"
     value="0" />
  <parameter name="hssi_ctr_pipe_direct_octet0" value="octet0_eight_x1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_0ch_reg_usp_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter name="cxlio_total_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_dtx_shiften"
     value="aib_red_dtx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_redo"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_56_k_pf2_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_dv_gen_hwtcl" value="dv_gen_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ptm_adj_msb_k_cfg_ptm_local_clock_adj_msb_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_fifo_wr_clk_sel_hwtcl"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter name="cxlio_pf2_vf_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_capabilities_reg_pcie_cap_surprise_down_err_rep_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_ats_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_chnl_bonding_hwtcl" value="disable" />
  <parameter name="cxlio_pf4_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_6_k_cii_addr_size6_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_23_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode_atg4"
     value="gen4_pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode_atg5"
     value="gen5_pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf6_aspm_dis" />
  <parameter name="hssi_aibnd_tx_0_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_ds_bypass_pipeln_hwtcl"
     value="ds_bypass_pipeln_dis" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_sr_sr_reserved_in_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_duplex_mode_hwtcl" value="enable" />
  <parameter name="hssi_pldadapt_tx_23_hrdrst_user_ctl_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_pipe_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_3_vf_ats_globalinv_support_3"
     value="pf0_vf_atscap_3_vf_ats_globalinv_support_3_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sn_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_halfcode"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_ltr_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_pld_clk1_delay_en" value="enable" />
  <parameter
     name="hssi_pldadapt_rx_23_rxfiford_post_ct_sel"
     value="rxfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_virtio_en"
     value="pf1_virtio_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_pld_pma_fpll_cnt_sel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_91_k_pf4_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf0_msix_pba_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter name="cxlio_pf4_sriov_vf_revision_id_user_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_1_k_pf0_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl1_k_exvf_tph_sttablelocation_pf2_attr"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_control1_reg_l1_2_pcipm_en"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_sh_err_hwtcl" value="sh_err_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_ltr_rst_val"
     value="reset_to_zero_ltr" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1_substates_off_l1sub_t_pclkack_low"
     value="3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter name="cxlio_pf7_sriov_vf_mig_int_user_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_write_resp_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_prefetch_decode"
     value="pref64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter name="hssi_avmm2_if_23_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_pld_txelecidle_rst_val"
     value="reset_to_zero_txelec" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_cap_id_nxt_ptr_reg_dsi"
     value="pf7_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_pipe_msgbuf_overflow_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_rst_prgmnvrt"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_replay_number_rollover_err_sts_en_attr"
     value="false" />
  <parameter name="hssi_avmm2_if_23_pldadapt_gate_dis" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_uc_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter name="cxlio_pf2_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar2_reg_bar2_type"
     value="pf7_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_cfg_aer_rc_err_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_comm_mode_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_rst"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_0ch_reg_usp_rx_preset_hint1"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_0ch_reg_usp_rx_preset_hint0"
     value="7" />
  <parameter
     name="hssi_aibnd_rx_15_aib_red_shift_en_hwtcl"
     value="aib_red_shift_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_dfd_reset_n"
     value="reset_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_txferclkoutn_shiften"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter name="cxlio_pf2_ims_sup_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_irq_ctrl_k_gpio_irq_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz_hwtcl"
     value="800000000" />
  <parameter name="hssi_pldadapt_tx_0_ds_master_hwtcl" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_cap_reg_ari_acs_fun_grp_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msix_cap_reg_function_mask"
     value="pf4_msix_cap_reg_function_mask_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_core_up_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter name="hssi_aibnd_rx_23_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter name="hssi_pldadapt_rx_15_hrdrst_rst_sm_dis" value="enable_rx_rst_sm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_prs_ext_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf0_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter name="hssi_pldadapt_tx_0_chnl_bonding" value="disable" />
  <parameter name="cxlio_pf0_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_devvendid_deviceid"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf6_not_capable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff3_k_exvf_msixtable_offset_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_pout_shiften_hwtcl"
     value="aib_red_pout_shift_disable" />
  <parameter name="hssi_avmm1_if_13_pldadapt_read_blocking_enable" value="enable" />
  <parameter name="hssi_pldadapt_rx_23_fifo_width_hwtcl" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter name="hssi_pldadapt_rx_0_fifo_width_hwtcl" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_0_vf_msix_pba_bir_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_ehp_tx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff6_k_exvf_msixtable_bir_pf6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_t_common_mode"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_frmgen_burst" value="frmgen_burst_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_7_k_cii_start_addr7_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_us_master_hwtcl" value="us_master_en" />
  <parameter name="hssi_aibnd_tx_23_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_sr_sup_mode" value="user_mode" />
  <parameter name="cxlio_pf1_vf_bar0_mask_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_sr_powerdown_mode" value="powerup" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_10g_rx_crc32_err_rst_val"
     value="reset_to_zero_crc32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range1_size_low_memory_active_range1"
     value="pf0_dvsec_flex_bus_range1_size_low_memory_active_range1_true" />
  <parameter
     name="hssi_pldadapt_tx_23_aib_clk2_sel"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_read_blocking_enable" value="enable" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk1_sel_hwtcl" value="pld_clk1_dcm" />
  <parameter name="cxlio_flexbus_range1_memory_active_user_hwtcl" value="1" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_dy_ctl_static"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_28h_reg_dsp_rx_preset_hint14"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_28h_reg_dsp_rx_preset_hint15"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf7_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter name="hssi_aibnd_rx_23_aib_outndrv_r78" value="aib_ndrv78_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf5_not_capable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_sr_sup_mode" value="user_mode" />
  <parameter
     name="hssi_aibnd_tx_0_aib_outctrl_gr2_hwtcl"
     value="aib_outen2_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_tph_req_cap_reg_dev_spec_mode_supd"
     value="pf3_tph_req_cap_reg_dev_spec_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf3_not_capable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_revclasscode_class_codes"
     value="0" />
  <parameter name="cxlio_pf7_msi_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf1_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_18h_reg_usp_rx_preset_hint7"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_18h_reg_usp_rx_preset_hint6"
     value="7" />
  <parameter name="hssi_pldadapt_rx_13_chnl_bonding" value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_dftmuxsel_hwtcl"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range2_size_high_memory_range2_size_high"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="cxlio_pri_cap_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_msi_per_vector_msk_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_dy_ctlsel_hwtcl"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_subs_id2_k_exvf_subsysid_pf5_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_23_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_ecc_ctrl_k_ecc_sts_uc_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_cii_ctrl_k_pfdata_vf_virtio_en_attr"
     value="false" />
  <parameter name="hssi_avmm2_if_0_pcs_hip_cal_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_1_k_pf0_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf5_sriov_vf_bar4_mem32" />
  <parameter name="cxlio_pf2_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter name="hip_cxl_mem_en_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_16_k_pf0_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_23_aib_outndrv_r12" value="aib_ndrv12_setting2" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_rst"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter name="hssi_aibnd_tx_23_aib_tx_dcc_en_hwtcl" value="aib_tx_dcc_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_control_link_status_reg_pcie_cap_link_auto_bw_int_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter name="octet1_active_lanes_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_outpdrv_r34_hwtcl"
     value="aib_pdrv34_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_devvendid_deviceid"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fifo_write_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_dtx_shiften"
     value="aib_red_dtx_shift_disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dft_sel"
     value="aib_tx_dcc_dft_mode0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_internal_clk2_sel2_hwtcl"
     value="pma_clks_clk2_mux2" />
  <parameter name="cxlio_pf6_vf_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_23_hssiadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf1_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_117_k_pf5_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outpdrv_r78_hwtcl"
     value="aib_pdrv78_setting0" />
  <parameter name="cxlio_pf0_ims_sup_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk1_inv_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset2"
     value="0" />
  <parameter name="cxlio_pf7_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_gb_rx_odwidth_hwtcl" value="odwidth_32" />
  <parameter
     name="hssi_avmm1_if_13_pcs_calibration_feature_en"
     value="avmm1_pcs_calibration_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_15_k_pf0_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar4_reg_bar4_type"
     value="pf6_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_116_k_pf5_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar0_reg_bar0_type"
     value="pf7_bar0_mem32" />
  <parameter name="hssi_pldadapt_rx_13_low_latency_en_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dll_dft_sel_hwtcl"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter name="hssi_aibnd_rx_23_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ats_ctl1_k_exvf_ats_pagealignreq_pf4_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_en_hwtcl"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter name="hssi_aibnd_tx_0_aib_tx_clkdiv" value="aib_tx_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable"
     value="pf0_continue" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_pipe_msgbuf_overflow_en_attr"
     value="false" />
  <parameter name="cxlio_pf0_vendor_id_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_word_align_enable_hwtcl" value="enable" />
  <parameter name="cxlio_pf7_func_dep_link_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_err_en_fatal_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter name="hssi_ctr_pcie_pld_data_width" value="wide" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_4_k_cii_pf_en4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_capability_reg_pwr_on_scale_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msix_pba_ptr_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_pwr_on_value_support"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_powermode_dc" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_3_k_cii_pf_en3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_7_k_cii_pf_en7_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_gb_tx_odwidth_hwtcl" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_in_bit2_rst_val"
     value="reset_to_one_hfsrin2" />
  <parameter name="cxlio_pf6_sriov_vf_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_100_k_pf4_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_pasid_next_ptr"
     value="1148" />
  <parameter name="cxlio_pf5_msi_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_2_th_sca"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf5_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_2_vf_msix_table_bir_2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_ehp_rx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_pld_clk1_delay_en" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_pld_10g_tx_bitslip_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_156_k_pf7_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_con_status_reg_no_soft_rst"
     value="pf6_internally_reset" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_rst_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_hrc_dfd_grp3_sel"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_gb_tx_idwidth_hwtcl" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter name="cxlio_pf4_bar2_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_pldadapt_rx_15_low_latency_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dft_sel"
     value="aib_tx_dcc_dft_mode0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_width" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_capability_reg_pwr_on_scale_support"
     value="0" />
  <parameter name="user_mode_value_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec"
     value="2047" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_pld_pma_fpll_num_phase_shifts_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_in_bit1_rst_val_hwtcl"
     value="reset_to_one_hfsrin1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_ep_native"
     value="native" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_class_code_revision_id_revision_id"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_chnl_bonding" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_rst_prgmnvrt"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter name="hssi_pldadapt_tx_15_is_paired_with_hwtcl" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_0_k_cii_addr_size0_attr"
     value="0" />
  <parameter name="cxlio_pf5_flags_h_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msix_table_ptr_table_bir"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_asn_wait_for_pma_pcie_sw_done_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_dly_pst_hwtcl"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_ecrc_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_tsize1_k_exvf_msix_tablesize_pf2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf6_minus_6db" />
  <parameter
     name="hssi_pldadapt_tx_13_fpll_shared_direct_async_in_sel"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_hps_ctrl_en"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_cont_cal_iocsr_unused"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fifo_read_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter name="cxlio_pf0_aer_ecrc_chk_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_comp_cnt_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter name="cxlio_pf1_vf_msix_tablesize_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_gb_rx_odwidth_hwtcl" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="cxlio_pf6_vf_bar2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar2_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_outctrl_gr0_hwtcl"
     value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_aibnd_tx_13_aib_iinclken_hwtcl"
     value="aib_inclken_setting3" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_cxl_pialup_virtual_ptile_header_fmt_hwtcl"
     value="enable" />
  <parameter name="hssi_pldadapt_rx_23_is_paired_with_hwtcl" value="z1578b" />
  <parameter name="cxlio_pf3_sriov_vf_revision_id_user_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_manual_up_hwtcl"
     value="aib_tx_dcc_manual_up0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_tph_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_gb_rx_idwidth_hwtcl" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_asn_wait_for_dll_reset_cnt" value="64" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_chemem_ctrl_k_perframe_slice_en"
     value="chemem_ctrl_k_perframe_slice_en_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_jtagid3_k_jtag_id_3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_hdpldadapt_csr_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msix_pba_ptr_pba_offset"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_compin_sel" value="compin_master" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ats_ctl1_k_exvf_ats_pagealignreq_pf6_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_core_up_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_rcvd_pm_turnoff_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff0_k_exvf_msixtable_bir_pf0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_bw_mgt_int_en_attr"
     value="false" />
  <parameter name="cxlio_pf7_vf_bar5_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf4_vf_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_139_k_pf6_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk2_sel_hwtcl" value="pld_clk2_dcm" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_10g_rx_crc32_err_rst_val"
     value="reset_to_zero_crc32" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk2_sel" value="pld_clk2_dcm" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_msi_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_aer_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_pldadapt_rx_23_rxfifowr_post_ct_sel_hwtcl"
     value="rxfifowr_sclk_post_ct" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dy_ctlsel_hwtcl"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter name="hssi_aibnd_rx_23_redundancy_en" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar3_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_byp_iocsr_unused_hwtcl"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_cfg_ram_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter name="cxlio_pf7_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar2_reg_bar2_type"
     value="pf6_bar2_mem32" />
  <parameter name="hssi_pldadapt_rx_15_ds_master" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ehp_ctrl0_k_ehp_control_reg_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_offset_stride_first_vf_off"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf4_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_29_k_pf1_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_hdpldadapt_pld_tx_clk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_ep_native"
     value="native" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_manual_dn_hwtcl"
     value="aib_tx_dcc_manual_dn0" />
  <parameter
     name="hssi_pldadapt_rx_23_asn_bypass_pma_pcie_sw_done"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_90_k_pf4_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_pin_perst_is_full_rst"
     value="full_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_hot_plug_capable"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_tx_shiften_hwtcl"
     value="aib_red_tx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter name="cxlio_pf0_pasid_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl3_k_exvf_tph_sttablelocation_pf6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_jtagid0_k_jtag_id_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_lockreq_muxsel_hwtcl"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_siov_reg3_ims_support"
     value="pf6_siov_reg3_ims_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_ctrl0_k_patcntr_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff1_k_exvf_msixtable_offset_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msi_cap_reg_per_vector_msk_cap"
     value="pf2_msi_cap_reg_per_vector_msk_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_ats_reg_ro_support"
     value="pf7_ats_reg_ro_support_false" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf5_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_pasid_reg_exec_permi_supp"
     value="pf0_pasid_reg_exec_permi_supp_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msix_cap_reg_table_sz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff5_k_exvf_msixtable_offset_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_71_k_pf3_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_gb_rx_idwidth_hwtcl" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_hip_mode" value="disable_hip" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_msi_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_ds_master" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_24h_reg_usp_16g_tx_preset7"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_pld_txelecidle_rst_val"
     value="reset_to_zero_txelec" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_24h_reg_usp_16g_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_pld_txelecidle_rst_val_hwtcl"
     value="reset_to_zero_txelec" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_24h_reg_usp_16g_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar4_reg_bar4_type"
     value="pf5_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_24h_reg_usp_16g_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_rxeq_ph01_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_virtio_en"
     value="pf2_virtio_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_4_vf_msix_pba_bir_4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter name="cxlio_pf4_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outctrl_gr0_hwtcl"
     value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_no_cmd_cpl_support"
     value="false" />
  <parameter name="cxlio_pf6_flags_h_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_ltr_rst_val"
     value="reset_to_zero_ltr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf3_aspm_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter name="cxlio_pf4_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msi_cap_reg_extnd_msg_data_capable"
     value="pf1_msi_cap_reg_extnd_msg_data_capable_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_phase_2_3_atg4"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_bonding_dft_val" value="dft_0" />
  <parameter name="hssi_pldadapt_tx_15_ds_last_chnl" value="ds_last_chnl" />
  <parameter name="hssi_pldadapt_tx_15_hdpldadapt_speed_grade" value="dash_3" />
  <parameter
     name="hssi_aibnd_rx_23_aib_ber_margining_ctrl"
     value="aib_ber_margining_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_surprise_down_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_phase_2_3_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_phy_slot_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ats_ctl0_k_exvf_ats_pagealignreq_pf3_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_tph_req_cap_reg_etph_req_supd"
     value="pf3_tph_req_cap_reg_etph_req_supd_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_phase_2_3_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_phase_2_3_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_replay_timer_timeout_err_sts_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_fifo_mode" value="phase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_con_status_reg_no_soft_rst"
     value="pf5_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter name="cxlio_pf0_vf_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_lpbk_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_slot_power_limit_scale"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_cvp_cfg_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_xbar_sel_2_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_15_aib_iinclken" value="aib_inclken_setting3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_28_k_pf1_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_ehp_tx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_hip_aib_ssr_in_polling_bypass_hwtcl"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter name="hssi_pldadapt_tx_15_hrdrst_user_ctl_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_msix_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_dy_ctlsel"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter
     name="hssi_ctr_u_phy_top_pcie_capable_octet0"
     value="octet0_gen3_capable" />
  <parameter name="cxlio_pf0_vf_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_phy_top_pcie_capable_octet1"
     value="octet1_gen3_capable" />
  <parameter name="cxlio_cfg_ext_msi_next_ptr_user_hwtcl" value="112" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dwc_ctrl0_k_pld_aib_loopback_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter name="hssi_avmm2_if_23_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter name="cxlio_pf6_siov_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_28h_reg_dsp_32g_tx_preset8"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_28h_reg_dsp_32g_tx_preset9"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_pld_avmm2_clk_rowclk_hz_hwtcl"
     value="112500000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_pma_aib_tx_clk_expected_setting_hwtcl"
     value="x2" />
  <parameter name="hssi_pldadapt_tx_0_hrdrst_user_ctl_en" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_0_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_fifo_double_read_hwtcl"
     value="fifo_double_read_en" />
  <parameter
     name="hssi_avmm1_if_0_pldadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_en"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_comm_mode_support"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fifo_rd_clk_sel_hwtcl"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter name="hssi_pldadapt_rx_23_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter name="cxl_function_mode_user_hwtcl" value="Full TLP Bypass" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf0_not_capable" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_in_bit0_rst_val"
     value="reset_to_one_hfsrin0" />
  <parameter name="cxlio_pf7_vf_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_frmgen_wordslip"
     value="frmgen_wordslip_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter name="cxlio_pf6_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_109_k_pf4_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_core_dn_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_en_hwtcl"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_4_vf_msix_table_offset_4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_slot_power_limit_value"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_inctrl_gr0_hwtcl"
     value="aib_inctrl0_setting1" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_rst_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf0_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_clkdiv"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_ctrl0_k_patcntr_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_rcvr_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ctrl_toolkit_debug_mode"
     value="toolkit_debug_mode_disable" />
  <parameter name="cxlio_pf6_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_86_k_pf3_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_asn_wait_for_fifo_flush_cnt" value="64" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fifo_write_latency_adjust"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_hdpldadapt_pld_tx_clk2_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_dirclkp_shiften_hwtcl"
     value="aib_red_dirclkp_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_0_k_cii_start_addr0_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_dly_pst"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_exp_rom_base_addr_reg_exp_rom_base_address"
     value="0" />
  <parameter name="hssi_avmm2_if_13_topology" value="disabled_block" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_ctrl0_k_patcntr_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_ctrl0_k_encrypted_attr"
     value="false" />
  <parameter name="hssi_ctr_topology_hwtcl" value="cxl_x16_up" />
  <parameter name="cxlio_pf6_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dy_ctlsel_hwtcl"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter name="cxlio_pf7_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf2_msi_vec_1" />
  <parameter
     name="hssi_aibnd_rx_15_aib_inctrl_gr0_hwtcl"
     value="aib_inctrl0_setting1" />
  <parameter name="cxlio_pf1_vf_msix_pba_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_core_updnen"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_prs_ext_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff6_k_exvf_msixpba_bir_pf6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msix_table_ptr_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar2_64b_enable"
     value="disable" />
  <parameter name="cxlio_pf6_msix_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_stretch_num_stages_hwtcl" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_phy_rxtermination_k_rxtermination_attr"
     value="127" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf7_not_capable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dy_ctl_static_hwtcl"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_54_k_pf2_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar0_prefetchable"
     value="disable" />
  <parameter name="hssi_aibnd_rx_13_aib_outpdrv_r78" value="aib_pdrv78_setting2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_hip_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_dv_bond_hwtcl" value="dv_bond_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf2_not_in_msix_table_vf" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_in_bit0_rst_val"
     value="reset_to_one_hfsrin0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fifo_write_latency_adjust_hwtcl"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_ds_master" value="ds_master_en" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_pld_avmm2_clk_rowclk_hz"
     value="112500000" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_ltr_rst_val_hwtcl"
     value="reset_to_zero_ltr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_1_k_pf0_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_uncor_internal_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter name="hssi_pldadapt_rx_23_powermode_dc" value="powerup" />
  <parameter name="hssi_pldadapt_tx_0_sup_mode_hwtcl" value="user_mode" />
  <parameter name="hssi_aibnd_tx_15_aib_iinasyncen" value="aib_inasyncen_setting2" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk2_sel_hwtcl" value="pld_clk2_dcm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ptm_adj_msb_k_cfg_ptm_local_clock_adj_msb_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_asn_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf4_msix_pba_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_sup_mode"
     value="user_mode" />
  <parameter name="hssi_pldadapt_tx_15_ds_master_hwtcl" value="ds_master_en" />
  <parameter name="cxlio_pf3_msix_pba_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_hip_aib_ssr_in_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_reset_ctrl1_k_clrhip_not_rst_sticky_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_ats_next_ptr"
     value="792" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_exvf_tph_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_full_hwtcl" value="full_pc_dw" />
  <parameter name="hssi_aibnd_rx_13_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_new_dll"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk2_sel_hwtcl" value="pld_clk2_dcm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter name="cxlio_pf7_vf_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar0_prefetchable"
     value="disable" />
  <parameter name="cxlio_pf3_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_datasel_gr3_hwtcl"
     value="aib_datasel3_setting1" />
  <parameter name="hssi_avmm2_if_13_pcs_cal_done" value="avmm2_cal_done_assert" />
  <parameter
     name="hssi_avmm1_if_23_hssiadapt_sr_sr_reserved_out_en"
     value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tx_common_mode_k_txcommonmode_disable_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_hdpldadapt_pld_tx_clk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_hp_pme_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_err_en_fatal_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar0_64b_enable"
     value="disable" />
  <parameter name="cxlio_pf3_bar5_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_aib_fabric_rx_transfer_clk_hz_hwtcl"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf0_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts_atg5"
     value="true" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts_atg4"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_siov_reg3_ims_support"
     value="pf4_siov_reg3_ims_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_cfg_ram_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl3_k_exvf_tph_sttablesize_pf6_attr"
     value="0" />
  <parameter name="cxlio_pf1_vf_msix_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_txferclkoutn_shiften_hwtcl"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_2_vf_tph_exttphreq_2"
     value="pf0_vf_tphcap_2_vf_tph_exttphreq_2_false" />
  <parameter name="hssi_avmm2_if_23_pcs_cal_done" value="avmm2_cal_done_assert" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_pempty" value="2" />
  <parameter
     name="hssi_aibnd_tx_23_aib_outpdrv_r34_hwtcl"
     value="aib_pdrv34_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_electromech_interlock"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_iinclken_hwtcl"
     value="aib_inclken_setting3" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_empty" value="empty_dw" />
  <parameter name="hssi_pldadapt_tx_15_pipe_mode" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_23_k_pf1_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff7_k_exvf_msixtable_bir_pf7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_cfg_ram_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_4_k_cii_pf_en4_attr"
     value="0" />
  <parameter
     name="hssi_avmm1_if_13_hssiadapt_sr_sr_reserved_out_en"
     value="enable" />
  <parameter name="hssi_pldadapt_rx_0_gb_rx_odwidth" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf6_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl_k_dfd_q2_sel_attr"
     value="0" />
  <parameter name="cxlio_pf1_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_tph_req_cap_reg_st_table_loc"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_no_cmd_cpl_support"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_status_reg_rsvdp_11"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1_substates_off_l1sub_t_l1_2"
     value="4" />
  <parameter
     name="hssi_pldadapt_rx_13_internal_clk1_sel1_hwtcl"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter name="cxlio_pf7_flags_h_user_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_15_pcs_cal_reserved" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_tph_req_cap_reg_int_vct_mode_supd"
     value="pf1_tph_req_cap_reg_int_vct_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl3_k_exvf_tph_sttablesize_pf7_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_powermode_freq_hz_pld_rx_clk1_dcm"
     value="400000000" />
  <parameter name="cxlio_full_tlp_bypass_en_hwtcl" value="1" />
  <parameter name="hssi_pldadapt_rx_15_comp_cnt" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msix_cap_reg_table_sz"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_rst_hwtcl"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outndrv_r12_hwtcl"
     value="aib_ndrv12_setting0" />
  <parameter name="cxlio_pf3_vf_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_msi_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf1_not_capable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_ats_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf3_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="cxlio_pf6_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar5_prefetchable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_hrdrst_user_ctl_en_hwtcl" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fastbond_rden_hwtcl"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_uncor_internal_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff5_k_exvf_msixpba_bir_pf5_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_aib_outpdrv_r78" value="aib_pdrv78_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_bar5_mask_bit0"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_gb_rx_odwidth_hwtcl" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_phy_lane_rst_width"
     value="32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_ats_reg_page_aglign_req"
     value="pf5_ats_reg_page_aglign_req_false" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_ltd_b_rst_val"
     value="reset_to_one_ltdb" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_tph_req_cap_reg_etph_req_supd"
     value="pf5_tph_req_cap_reg_etph_req_supd_false" />
  <parameter name="cxlio_pf7_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl2_k_exvf_tph_sttablelocation_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter name="cxlio_pf0_bar2_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf0_ats_relexed_ordering_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_cvp_cfg_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_ptm_cap_reg_local_clock_granularity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="disable" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_hip_mode" value="disable_hip" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz"
     value="800000000" />
  <parameter name="cxlio_pf6_prs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_control_link_status_reg_pcie_cap_link_bw_man_int_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_100_k_pf4_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_0_k_cii_pf_en0_attr"
     value="0" />
  <parameter name="cxlio_pf5_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_pld_clk1_delay_sel_hwtcl"
     value="delay_path3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_entest"
     value="aib_dllstr_align_test_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_revclasscode_rid"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_asn_wait_for_pma_pcie_sw_done_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_txferclkoutn_shiften"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter name="cxlio_pf5_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_ber_margining_ctrl_hwtcl"
     value="aib_ber_margining_setting0" />
  <parameter name="cxlio_pf2_sriov_vf_subsys_dev_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf1_aspm_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter name="cxlio_pf0_subsys_dev_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_12_k_pf0_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf3_bar2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf2_not_capable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_dtx_shiften"
     value="aib_red_dtx_shift_disable" />
  <parameter name="hssi_aibnd_tx_13_aib_iinasyncen" value="aib_inasyncen_setting2" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_out_bit2_rst_val_hwtcl"
     value="reset_to_zero_hfsrout2" />
  <parameter name="cxlio_pf0_vf_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_dbi_access_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf6_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_out_bit3_rst_val_hwtcl"
     value="reset_to_zero_hfsrout3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_dy_ctl_static"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf4_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_ep_native"
     value="native" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar4_64b_enable"
     value="disable" />
  <parameter name="cxlio_pf4_vf_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_1ch_reg_usp_rx_preset_hint8"
     value="7" />
  <parameter name="cxlio_pf4_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_1ch_reg_usp_rx_preset_hint9"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable_atg4"
     value="gen4_pf0_continue" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_cont_cal_iocsr_unused_hwtcl"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter name="hssi_aibnd_rx_0_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter name="cxlio_pf0_vc_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable_atg5"
     value="gen5_pf0_continue" />
  <parameter name="cxlio_pf3_vf_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fifo_read_latency_adjust"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_pld_8g_tx_boundary_sel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_bad_dllp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_cap_id_nxt_ptr_reg_dsi"
     value="pf1_not_required" />
  <parameter name="cxlio_pf0_vf_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_vf_device_id_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_94_k_pf4_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_hrdrst_rx_osc_clk_scg_en_hwtcl"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_pld_pma_pcie_switch_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_ehp_tx_uncorrectable_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf7_vf_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_2_k_cii_start_addr2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_core_up_prgmnvrt"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter name="hssi_aibnd_tx_0_powermode_dc" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_fifo_wr_clk_sel"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_usp_tx_preset2"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_en_iocsr_unused_hwtcl"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_dly_pst_hwtcl"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_usp_tx_preset3"
     value="0" />
  <parameter name="hssi_avmm1_if_0_pcs_cal_reserved" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_prs_ext_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_datapath_tb_sel_hwtcl"
     value="har_reset_tb" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_aibnd_tx_15_aib_outctrl_gr0_hwtcl"
     value="aib_outen0_setting1" />
  <parameter name="cxlio_pf2_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_124_k_pf5_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_hps_ctrl_en_hwtcl"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_core_dn_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_dfd_pattern_cntr_data_sel"
     value="user_data" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter name="hssi_pldadapt_tx_15_tx_usertest_sel_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_num_of_lanes"
     value="num_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_dwc_tx_parity_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_rx_prbs_flags_sr_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_lane_stagger_disable"
     value="disable_lane_reset_staggering" />
  <parameter name="cxlio_pf3_pasid_cap_execute_permission_user_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_trig_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_in_bit2_rst_val_hwtcl"
     value="reset_to_one_hfsrin2" />
  <parameter name="hssi_pldadapt_tx_23_compin_sel_hwtcl" value="compin_master" />
  <parameter name="hssi_pldadapt_tx_15_hrdrst_user_ctl_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode"
     value="pf0_next_rec_speed" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_empty_hwtcl" value="empty_dw" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_pempty" value="2" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_test_clk_pll_en_n_hwtcl"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter name="cxlio_pf1_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_2_vf_revision_id_2"
     value="1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_4_vf_ats_pagealignedreq_4"
     value="pf0_vf_atscap_4_vf_ats_pagealignedreq_4_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="cxlio_flexbus_range1_memory_class_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_15_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter name="hssi_aibnd_rx_15_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_7_k_cii_addr_size7_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_15_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_tsize3_k_exvf_msix_tablesize_pf6_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_fifo_rd_clk_ins_sm_scg_en_hwtcl"
     value="enable" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_8g_sigdet_out_rst_val_hwtcl"
     value="reset_to_zero_sigdet" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_pldadapt_rx_13_ds_bypass_pipeln_hwtcl"
     value="ds_bypass_pipeln_dis" />
  <parameter name="cxlio_pf7_vf_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_cont_cal_iocsr_unused_hwtcl"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_156_k_pf7_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_pld_pma_reser_out_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_r_s2m_drs_bypass_disrepflithdr"
     value="r_s2m_drs_bypass_disrepflithdr_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_capability_reg_no_eq_needed_support"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_14_k_pf0_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter name="hssi_pldadapt_tx_13_is_paired_with" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf0_not_supported" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_port_link_ctrl_off_fast_link_mode"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_55_k_pf2_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_fifo_rd_clk_sel"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_0_vf_tph_sttable_size_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msix_table_ptr_table_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_ecc_ctrl_k_ecc_error_mask_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dll_dft_sel"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_18h_reg_dsp_tx_preset7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_cii_ctrl_k_cii_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_18h_reg_dsp_tx_preset6"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_aib_fabric_tx_sr_clk_in_hz"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_expansion_rom_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_99_k_pf4_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outpdrv_r56_hwtcl"
     value="aib_pdrv56_setting0" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk2_sel" value="pld_clk2_dcm" />
  <parameter name="cxlio_pf1_bar3_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf3_bar2_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_aibnd_rx_0_aib_outpdrv_r12" value="aib_pdrv12_setting2" />
  <parameter name="hssi_aibnd_tx_13_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk1_delay_en_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_bypass_irq_msk"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_en"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter
     name="hssi_pldadapt_rx_15_aib_clk2_sel"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_out_bit0_rst_val"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_1_vf_tph_exttphreq_1"
     value="pf0_vf_tphcap_1_vf_tph_exttphreq_1_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_hrdrst_rx_osc_clk_scg_en_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_fifo_wr_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_xbar_sel_1_attr"
     value="0" />
  <parameter name="cxlio_cfg_ext_sriov_next_ptr_user_hwtcl" value="624" />
  <parameter name="cxlio_pf2_msix_pba_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_pipe_mode" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_acs_capabilities_ctrl_reg_acs_at_block"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_23_aib_red_shift_en"
     value="aib_red_shift_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_ats_reg_global_inval_suppport"
     value="pf7_ats_reg_global_inval_suppport_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_dwc_tx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_prs_ext_cap_enable"
     value="disable" />
  <parameter name="hssi_avmm2_if_13_pldadapt_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter name="hssi_avmm1_if_13_pcs_cal_done" value="avmm1_cal_done_assert" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_msi_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_dtx_shiften"
     value="aib_red_dtx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_ats_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf6_vf_acs_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_27_k_pf1_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter name="hssi_aibnd_tx_13_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_116_k_pf5_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter name="cxlio_pf2_class_code_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_vf_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_avmm2_if_0_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="hssi_pldadapt_rx_0_is_paired_with_hwtcl" value="z1578b" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_7_k_gpio_irq"
     value="0" />
  <parameter name="cxlio_pf7_sriov_vf_subsys_dev_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_108_k_pf4_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_pld_10g_tx_bitslip_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_ats_reg_inval_queue_dep"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_subs_id0_k_exvf_subsysid_pf0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_subsystemid_subsystemid"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_comp_cnt" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter name="cxlio_pf3_vf_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tx_common_mode_k_txcommonmode_disable_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_red_shift_en_hwtcl"
     value="aib_red_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_msi_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_revision_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_pld_pma_eye_monitor_polling_bypass"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_pempty" value="2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_avmm1_if_13_pldadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen2_ctrl_off_auto_lane_flip_ctrl_en"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_hip_aib_ssr_in_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_4_vf_ats_invqueue_depth_4"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_rd_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_ddrctrl_gr0_hwtcl"
     value="aib_ddr0_setting1" />
  <parameter name="cxlio_pf0_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_pld_10g_tx_bitslip_polling_bypass"
     value="disable" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_read_blocking_enable" value="enable" />
  <parameter name="cxlio_pf3_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_0_k_cii_start_addr0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_drop_vendor0_msg"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_frmgen_mfrm_length_hwtcl" value="2048" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf4_not_supported" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar3_reg_bar3_mem_io"
     value="pf0_bar3_mem" />
  <parameter name="cxlio_pf0_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_tx_usertest_sel" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="hssi_pldadapt_rx_23_clock_del_measure_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf0_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_aib_fabric_tx_sr_clk_in_hz_hwtcl"
     value="900000000" />
  <parameter
     name="hssi_pldadapt_tx_13_hrdrst_dcd_cal_done_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_ltr_rst_val"
     value="reset_to_zero_ltr" />
  <parameter name="hssi_avmm1_if_15_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_pldadapt_tx_23_ds_bypass_pipeln_hwtcl"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_asn_bypass_pma_pcie_sw_done_hwtcl"
     value="disable" />
  <parameter name="hssi_aibnd_tx_0_powermode_ac" value="txdatapath_high_speed_pwr" />
  <parameter
     name="hssi_avmm1_if_13_hssiadapt_sr_sr_osc_clk_scg_en"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_datasel_gr2_hwtcl"
     value="aib_datasel2_setting1" />
  <parameter name="hssi_aibnd_tx_0_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter
     name="hssi_pldadapt_rx_0_hrdrst_rx_osc_clk_scg_en_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_is_paired_with" value="z1578b" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_opcode_lock_k_opcode_lock"
     value="opcode_lock_k_opcode_lock_true" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_h2d_arb_ctrl_k_h2drsp_throttle_en"
     value="h2d_arb_ctrl_k_h2drsp_throttle_en_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_msi_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf5_tph_cpl_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_pout_shiften_hwtcl"
     value="aib_red_pout_shift_disable" />
  <parameter
     name="hssi_pldadapt_rx_0_rxfifowr_post_ct_sel"
     value="rxfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devvendid_deviceid"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_148_k_pf6_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf2_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_7_vf_revision_id_7"
     value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dft_sel"
     value="aib_tx_dcc_dft_mode0" />
  <parameter
     name="hssi_pldadapt_rx_0_rxfiford_post_ct_sel"
     value="rxfiford_sclk_post_ct" />
  <parameter name="hssi_pldadapt_rx_15_dv_mode" value="dv_mode_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_164_k_pf7_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_51_k_pf2_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_rx_23_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar3_reg_bar3_mem_io"
     value="pf0_bar3_mem" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_irq_ctrl_k_gpio_irq_attr"
     value="0" />
  <parameter
     name="hssi_avmm1_if_15_pldadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1_substates_off_l1sub_t_pclkack_low"
     value="3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_err_en_correct_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_drop_vendor0_msg"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter name="cxlio_pf2_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_20_k_pf0_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_is_paired_with" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_exvf_ats_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_13_aib_tx_clkdiv" value="aib_tx_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar4_reg_bar4_type"
     value="pf7_bar4_mem32" />
  <parameter name="hssi_pldadapt_rx_13_bonding_dft_en_hwtcl" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_async_direct_rx_sel"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_fifo_write_latency_adjust"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_3_vf_tph_devspecific_mode_3"
     value="pf0_vf_tphcap_3_vf_tph_devspecific_mode_3_false" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/rtile_cxl_ip.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/rtile_cxl_ip.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/intel_rtile/cxl/io/avst/tcl/intel_rtile_cxl_ast_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="cxl_ip_top" as="rtile_cxl_ip" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: rtile_cxl_ip"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq"</message>
  </messages>
 </entity>
 <entity
   kind="intel_rtile_cxl_top_altera_iopll"
   version="1.5.0"
   name="rnr_ial_sip_clkgen_pll">
  <parameter name="set_phase" value="SET_PHASE_NUM_SHIFTS" />
  <parameter name="hp_actual_phase_shift_fp5" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp6" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp7" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp8" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp9" value="0.0" />
  <parameter name="gui_pll_cascading_mode" value="adjpllin" />
  <parameter name="hp_actual_phase_shift_fp0" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp1" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp2" value="0.0" />
  <parameter name="out_clk_0_phase_ps" value="1000000000" />
  <parameter name="hp_actual_phase_shift_fp3" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp4" value="0.0" />
  <parameter name="pll_fbclk_mux_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="gui_vco_frequency" value="600.0" />
  <parameter name="out_clk_5_phase_ps" value="1000000000" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="gui_mif_gen_options" value="Generate New MIF File" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="divide_factor7" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="divide_factor8" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="divide_factor5" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="divide_factor6" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="pll_extclk_0_cnt_src" value="pll_extclk_cnt_src_vss" />
  <parameter name="c_cnt_in_src9" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_actual_output_clock_frequency_range10" value="100.0" />
  <parameter name="c_cnt_in_src5" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50.0" />
  <parameter name="c_cnt_in_src4" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_actual_output_clock_frequency_range16" value="100.0" />
  <parameter name="gui_duty_cycle6" value="50.0" />
  <parameter name="c_cnt_in_src1" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_actual_output_clock_frequency_range15" value="100.0" />
  <parameter name="gui_duty_cycle5" value="50.0" />
  <parameter name="c_cnt_in_src0" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50.0" />
  <parameter name="c_cnt_in_src3" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_actual_output_clock_frequency_range17" value="100.0" />
  <parameter name="gui_duty_cycle7" value="50.0" />
  <parameter name="base_address" value="0" />
  <parameter name="c_cnt_in_src2" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_actual_output_clock_frequency_range12" value="100.0" />
  <parameter name="gui_duty_cycle2" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency_range11" value="100.0" />
  <parameter name="gui_duty_cycle1" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency_range14" value="100.0" />
  <parameter name="gui_duty_cycle4" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency_range13" value="100.0" />
  <parameter name="gui_duty_cycle3" value="50.0" />
  <parameter name="out_clk_1_freq" value="1000000000" />
  <parameter name="gui_duty_cycle0" value="50.0" />
  <parameter name="ref_clk_1_freq" value="100000000" />
  <parameter name="out_clk_6_core_en" value="true" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="gui_device_speed_grade" value="1" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="system_part_trait_speed_grade" value="" />
  <parameter name="gui_pll_m_cnt_in_src" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_phase_shift15" value="0.0" />
  <parameter name="gui_phase_shift16" value="0.0" />
  <parameter name="gui_phase_shift13" value="0.0" />
  <parameter name="gui_phase_shift14" value="0.0" />
  <parameter name="gui_phase_shift11" value="0.0" />
  <parameter name="gui_phase_shift12" value="0.0" />
  <parameter name="pll_fractional_cout" value="1" />
  <parameter name="gui_phase_shift10" value="0.0" />
  <parameter name="gui_actual_output_clock_frequency17" value="100.0" />
  <parameter name="gui_actual_duty_cycle0" value="50.0" />
  <parameter name="gui_actual_duty_cycle1" value="50.0" />
  <parameter name="gui_actual_duty_cycle6" value="50.0" />
  <parameter name="gui_actual_duty_cycle7" value="50.0" />
  <parameter name="gui_actual_duty_cycle8" value="50.0" />
  <parameter name="out_clk_5_phase_shifts" value="0" />
  <parameter name="gui_actual_duty_cycle9" value="50.0" />
  <parameter name="gui_actual_duty_cycle2" value="50.0" />
  <parameter name="gui_actual_duty_cycle3" value="50.0" />
  <parameter name="gui_actual_duty_cycle4" value="50.0" />
  <parameter name="gui_actual_duty_cycle5" value="50.0" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency11" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency10" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency16" value="100.0" />
  <parameter name="out_clk_3_core_en" value="true" />
  <parameter name="gui_actual_output_clock_frequency15" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency14" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency13" value="100.0" />
  <parameter name="lock_mode" value="low_lock_time" />
  <parameter name="gui_phase_shift17" value="0.0" />
  <parameter name="out_clk_4_c_div" value="1" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="1" />
  <parameter name="protocol_mode" value="PROTOCOL_MODE_BASIC" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_enable_upstream_out_clk" value="false" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="out_clk_4_phase_shifts" value="0" />
  <parameter name="ref_clk_n_div" value="1" />
  <parameter name="out_clk_0_core_en" value="true" />
  <parameter name="gui_skip_sdc_generation" value="false" />
  <parameter name="gui_clock_to_compensate" value="0" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_pll_freqcal_en" value="true" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="fb_clk_m_div" value="0" />
  <parameter name="gui_reference_clock_frequency_ps" value="10000.0" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Low" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="out_clk_3_phase_shifts" value="0" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="clock_to_compensate" value="1" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="gui_actual_phase_shift9" value="0.0" />
  <parameter name="gui_actual_phase_shift8" value="0.0" />
  <parameter name="gui_actual_phase_shift7" value="0.0" />
  <parameter name="gui_actual_phase_shift6" value="0.0" />
  <parameter name="gui_actual_phase_shift5" value="0.0" />
  <parameter name="gui_actual_phase_shift4" value="0.0" />
  <parameter name="gui_actual_phase_shift3" value="0.0" />
  <parameter name="gui_actual_phase_shift2" value="0.0" />
  <parameter name="gui_actual_phase_shift1" value="0.0" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="cal_code_hex_file" value="iossm.hex" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="100.0" />
  <parameter name="use_core_refclk" value="false" />
  <parameter name="gui_actual_output_clock_frequency4" value="100.0" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_actual_output_clock_frequency3" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency2" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency9" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency8" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency7" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency6" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency1" value="150.0" />
  <parameter name="gui_actual_output_clock_frequency0" value="125.0" />
  <parameter name="gui_actual_phase_shift0" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range12" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range11" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range10" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range17" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range16" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range15" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range14" value="0.0" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="gui_actual_phase_shift_deg_range13" value="0.0" />
  <parameter
     name="out_clk_external_1_source"
     value="OUT_CLK_EXTERNAL_1_SOURCE_UNUSED" />
  <parameter name="vco_clk_freq" value="1000000000" />
  <parameter name="gui_use_logical" value="false" />
  <parameter name="gui_phase_shift0" value="0.0" />
  <parameter name="gui_phase_shift1" value="0.0" />
  <parameter name="gui_phase_shift2" value="0.0" />
  <parameter name="gui_phase_shift3" value="0.0" />
  <parameter name="gui_phase_shift4" value="0.0" />
  <parameter name="gui_phase_shift5" value="0.0" />
  <parameter name="gui_phase_shift6" value="0.0" />
  <parameter name="gui_phase_shift7" value="0.0" />
  <parameter name="gui_phase_shift8" value="0.0" />
  <parameter name="out_clk_3_phase_ps" value="1000000000" />
  <parameter name="gui_phase_shift9" value="0.0" />
  <parameter name="out_clk_2_delay" value="0" />
  <parameter name="cal_error" value="cal_clean" />
  <parameter name="out_clk_periph_0_delay" value="0" />
  <parameter name="gui_output_clock_frequency_ps0" value="8000.0" />
  <parameter name="divide_factor0" value="1" />
  <parameter name="gui_cal_converge" value="false" />
  <parameter name="divide_factor3" value="1" />
  <parameter name="divide_factor4" value="1" />
  <parameter name="divide_factor1" value="1" />
  <parameter name="divide_factor2" value="1" />
  <parameter name="out_clk_2_phase_shifts" value="0" />
  <parameter name="pll_m_cnt" value="1" />
  <parameter name="out_clk_4_delay" value="0" />
  <parameter name="parameter_table_hex_file" value="seq_params_sim.hex" />
  <parameter name="gui_device_iobank_rev" value="" />
  <parameter name="gui_number_of_clocks" value="2" />
  <parameter name="out_clk_3_delay" value="0" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="gui_c_cnt_in_src8" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src4" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src5" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src6" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src7" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src0" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src1" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src2" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src3" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="out_clk_periph_1_delay" value="0" />
  <parameter name="multiply_factor" value="15" />
  <parameter name="out_clk_0_c_div" value="1" />
  <parameter name="gui_prot_mode" value="UNUSED" />
  <parameter name="gui_device_family" value="Agilex" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_fixed_vco_frequency" value="600.0" />
  <parameter name="gui_divide_factor_c14" value="6" />
  <parameter name="gui_divide_factor_c15" value="6" />
  <parameter name="gui_divide_factor_c16" value="6" />
  <parameter name="m_cnt_odd_div_duty_en" value="true" />
  <parameter name="gui_divide_factor_c17" value="6" />
  <parameter name="hp_parameter_update_message" value="" />
  <parameter name="gui_divide_factor_c10" value="6" />
  <parameter name="gui_divide_factor_c11" value="6" />
  <parameter name="gui_divide_factor_c12" value="6" />
  <parameter name="gui_divide_factor_c13" value="6" />
  <parameter name="out_clk_5_c_div" value="1" />
  <parameter name="hp_actual_duty_cycle_fp17" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp14" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp13" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp16" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp15" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp10" value="50.0" />
  <parameter name="gui_enable_output_counter_cascading" value="false" />
  <parameter name="hp_actual_duty_cycle_fp12" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp11" value="50.0" />
  <parameter name="hp_actual_output_clock_frequency_fp7" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp6" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp9" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp8" value="100.0" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="hp_actual_output_clock_frequency_fp3" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp2" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp5" value="100.0" />
  <parameter name="gui_pll_cal_done" value="false" />
  <parameter name="hp_actual_output_clock_frequency_fp4" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp1" value="150.0" />
  <parameter name="hp_actual_output_clock_frequency_fp0" value="125.0" />
  <parameter name="pll_defer_cal_user_mode" value="true" />
  <parameter name="gui_actual_output_clock_frequency_range4" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range5" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range6" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range7" value="100.0" />
  <parameter
     name="gui_actual_output_clock_frequency_range0"
     value="124.545455,124.675325,124.691358,125.0,125.252525,125.396825" />
  <parameter
     name="gui_actual_output_clock_frequency_range1"
     value="140.625,142.857143,145.833333,150.0,152.777778,156.25" />
  <parameter name="gui_actual_output_clock_frequency_range2" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range3" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range8" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range9" value="100.0" />
  <parameter name="reference_clock_frequency" value="100.0 MHz" />
  <parameter name="gui_en_extclkout_ports" value="false" />
  <parameter name="mifTable_values" value="" />
  <parameter name="out_clk_1_phase_shifts" value="0" />
  <parameter name="out_clk_2_c_div" value="1" />
  <parameter name="m_cnt_hi_div" value="8" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="out_clk_3_c_div" value="1" />
  <parameter name="out_clk_5_dutycycle_den" value="2" />
  <parameter name="gui_output_clock_frequency_ps14" value="10000.0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_output_clock_frequency_ps15" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps16" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps17" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps10" value="10000.0" />
  <parameter name="system_info_device_family" value="Agilex" />
  <parameter name="gui_output_clock_frequency_ps11" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps12" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps13" value="10000.0" />
  <parameter name="eff_m_cnt" value="1" />
  <parameter name="gui_extclkout_1_source" value="C0" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="set_fractional" value="SET_FRACTIONAL_FRACTION" />
  <parameter name="pll_lock_fltr_cfg" value="100" />
  <parameter name="c_cnt_odd_div_duty_en0" value="false" />
  <parameter name="pll_freqcal_req_flag" value="true" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="gui_use_coreclk" value="false" />
  <parameter name="gui_include_iossm" value="false" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="gui_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="pll_unlock_fltr_cfg" value="2" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="gui_cal_code_hex_file" value="iossm.hex" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="pll_pfd_frequency" value="100.0 MHz" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="pfd_clk_freq" value="100000000" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="out_clk_periph_1_en" value="true" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="gui_pll_type" value="S10_Simple" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="out_clk_2_freq" value="1000000000" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="gui_pll_vco_freq_band_0" value="pll_freq_clk0_band18" />
  <parameter name="gui_pll_vco_freq_band_1" value="pll_freq_clk1_band18" />
  <parameter name="pll_vco_freq_band_1" value="pll_freq_clk1_band18" />
  <parameter name="ref_clk_0_freq" value="100000000" />
  <parameter name="pll_vco_freq_band_0" value="pll_freq_clk0_band18" />
  <parameter
     name="parameterTable_values"
     value="15,1,1500.0 MHz,1,12,10,1,1,1,1,1,1,false,8,7,true,false,256,256,false,true,256,6,5,256,256,256,256,256,256,256,6,5,256,256,256,256,256,256,false,false,false,false,false,false,false,false,false,true,false,false,true,true,true,true,true,true,1,1,1,1,1,1,1,1,1,0,0,0,0,0,0,0,0,0,pll_cp_setting4,pll_bw_res_setting4" />
  <parameter name="gui_duty_cycle11" value="50.0" />
  <parameter name="gui_duty_cycle10" value="50.0" />
  <parameter name="gui_duty_cycle13" value="50.0" />
  <parameter name="gui_duty_cycle12" value="50.0" />
  <parameter name="gui_duty_cycle15" value="50.0" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle14" value="50.0" />
  <parameter name="gui_duty_cycle17" value="50.0" />
  <parameter name="gui_duty_cycle16" value="50.0" />
  <parameter name="gui_actual_phase_shift16" value="0.0" />
  <parameter name="out_clk_2_core_en" value="true" />
  <parameter name="hp_actual_duty_cycle_fp0" value="50.0" />
  <parameter name="gui_actual_phase_shift17" value="0.0" />
  <parameter name="include_iossm" value="false" />
  <parameter name="hp_actual_duty_cycle_fp1" value="50.0" />
  <parameter name="gui_actual_phase_shift14" value="0.0" />
  <parameter name="gui_actual_phase_shift15" value="0.0" />
  <parameter name="gui_actual_phase_shift12" value="0.0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift13" value="0.0" />
  <parameter name="gui_actual_phase_shift10" value="0.0" />
  <parameter name="gui_actual_phase_shift11" value="0.0" />
  <parameter name="hp_actual_duty_cycle_fp8" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp9" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp6" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp7" value="50.0" />
  <parameter name="gui_refclk_might_change" value="false" />
  <parameter name="hp_actual_duty_cycle_fp4" value="50.0" />
  <parameter name="pll_extclk_1_cnt_src" value="pll_extclk_cnt_src_vss" />
  <parameter name="hp_actual_duty_cycle_fp5" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp2" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp3" value="50.0" />
  <parameter name="out_clk_5_freq" value="1000000000" />
  <parameter name="out_clk_5_dutycycle_num" value="1" />
  <parameter name="hp_previous_num_clocks" value="1" />
  <parameter name="phase_shift1" value="0 ps" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="cascade_mode" value="CASCADE_MODE_STANDALONE" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="out_clk_3_dutycycle_num" value="1" />
  <parameter name="gui_actual_duty_cycle_range2" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range3" value="50.0" />
  <parameter
     name="gui_actual_duty_cycle_range0"
     value="37.5,41.67,45.83,50.0,54.17,58.33" />
  <parameter
     name="gui_actual_duty_cycle_range1"
     value="35.0,40.0,45.0,50.0,55.0,60.0" />
  <parameter name="hp_qsys_scripting_mode" value="false" />
  <parameter name="gui_actual_duty_cycle_range6" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range7" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range4" value="50.0" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_actual_duty_cycle_range5" value="50.0" />
  <parameter name="gui_clock_name_string9" value="outclk9" />
  <parameter name="gui_clock_name_string8" value="outclk8" />
  <parameter name="gui_actual_duty_cycle_range8" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range9" value="50.0" />
  <parameter name="gui_clock_name_string1" value="cam_clk" />
  <parameter name="gui_clock_name_string0" value="sbr_clk" />
  <parameter name="out_clk_6_phase_shifts" value="0" />
  <parameter name="gui_clock_name_string3" value="outclk3" />
  <parameter name="gui_clock_name_string2" value="outclk2" />
  <parameter name="gui_clock_name_string5" value="outclk5" />
  <parameter name="gui_clock_name_string4" value="outclk4" />
  <parameter name="gui_clock_name_string7" value="outclk7" />
  <parameter name="gui_clock_name_string6" value="outclk6" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="gui_fractional_cout" value="32" />
  <parameter name="c_cnt_bypass_en0" value="true" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="c_cnt_bypass_en2" value="false" />
  <parameter name="out_clk_1_dutycycle_num" value="1" />
  <parameter name="gui_reference_clock_frequency" value="100.0" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <parameter name="gui_clock_name_string12" value="outclk12" />
  <parameter name="gui_clock_name_string11" value="outclk11" />
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="gui_clock_name_string14" value="outclk14" />
  <parameter name="gui_clock_name_string13" value="outclk13" />
  <parameter name="gui_clock_name_string16" value="outclk16" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="gui_clock_name_string15" value="outclk15" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="gui_clock_name_string17" value="outclk17" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="gui_actual_phase_shift_deg4" value="0.0" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="gui_actual_phase_shift_deg5" value="0.0" />
  <parameter name="prot_mode" value="BASIC" />
  <parameter name="gui_actual_phase_shift_deg6" value="0.0" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter name="gui_actual_phase_shift_deg7" value="0.0" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="gui_actual_phase_shift_deg0" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg1" value="0.0" />
  <parameter name="gui_clock_name_string10" value="outclk10" />
  <parameter name="gui_actual_phase_shift_deg2" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg3" value="0.0" />
  <parameter name="gui_parameter_table_hex_file" value="seq_params_sim.hex" />
  <parameter name="gui_new_mif_file_path" value="~/pll.mif" />
  <parameter name="gui_en_periphery_ports" value="false" />
  <parameter name="out_clk_2_dutycycle_den" value="2" />
  <parameter name="out_clk_4_dutycycle_num" value="1" />
  <parameter name="hp_actual_output_clock_frequency_fp17" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp16" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp15" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp14" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp13" value="100.0" />
  <parameter name="gui_actual_phase_shift_deg8" value="0.0" />
  <parameter name="hp_actual_output_clock_frequency_fp12" value="100.0" />
  <parameter name="gui_actual_phase_shift_deg9" value="0.0" />
  <parameter name="hp_actual_output_clock_frequency_fp11" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp10" value="100.0" />
  <parameter name="ref_clk_delay" value="0" />
  <parameter
     name="out_clk_external_0_source"
     value="OUT_CLK_EXTERNAL_0_SOURCE_UNUSED" />
  <parameter name="gui_use_NDFB_modes" value="false" />
  <parameter name="gui_lock_setting" value="Low Lock Time" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="set_freq" value="SET_FREQ_DIVISION" />
  <parameter name="gui_actual_phase_shift_range6" value="0.0" />
  <parameter name="gui_actual_phase_shift_range5" value="0.0" />
  <parameter name="out_clk_6_c_div" value="1" />
  <parameter name="gui_actual_phase_shift_range4" value="0.0" />
  <parameter name="gui_actual_phase_shift_range3" value="0.0" />
  <parameter name="gui_actual_phase_shift_range2" value="0.0" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter
     name="gui_actual_phase_shift_range1"
     value="0.0,83.3,166.7,250.0,333.3,416.7" />
  <parameter
     name="gui_actual_phase_shift_range0"
     value="0.0,83.3,166.7,250.0,333.3,416.7" />
  <parameter name="gui_mif_config_name" value="unnamed" />
  <parameter name="gui_actual_phase_shift_range9" value="0.0" />
  <parameter name="gui_actual_phase_shift_range8" value="0.0" />
  <parameter name="gui_actual_phase_shift_range7" value="0.0" />
  <parameter name="compensation_clk_source" value="COMPENSATION_CLK_SOURCE_UNUSED" />
  <parameter name="out_clk_1_dutycycle_den" value="2" />
  <parameter name="hp_number_of_family_allowable_clocks" value="9" />
  <parameter name="out_clk_4_freq" value="1000000000" />
  <parameter name="gui_fix_vco_frequency" value="false" />
  <parameter name="system_part_trait_iobank_rev" value="" />
  <parameter name="system_info_device_speed_grade" value="" />
  <parameter name="gui_debug_mode" value="false" />
  <parameter name="out_clk_1_c_div" value="1" />
  <parameter name="out_clk_4_phase_ps" value="1000000000" />
  <parameter name="gui_location_type" value="I/O Bank" />
  <parameter name="out_clk_3_dutycycle_den" value="2" />
  <parameter
     name="out_clk_cascading_source"
     value="OUT_CLK_CASCADING_SOURCE_UNUSED" />
  <parameter name="gui_device_component" value="" />
  <parameter name="gui_pll_auto_reset" value="false" />
  <parameter name="gui_divide_factor_c4" value="6" />
  <parameter name="gui_divide_factor_c3" value="6" />
  <parameter name="gui_divide_factor_c2" value="6" />
  <parameter name="gui_divide_factor_c1" value="6" />
  <parameter name="gui_divide_factor_c0" value="6" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="out_clk_4_dutycycle_den" value="2" />
  <parameter name="iossm_nios_sim_clk_period_ps" value="1333" />
  <parameter name="gui_clock_name_global" value="true" />
  <parameter name="system_info_device_iobank_rev" value="" />
  <parameter name="gui_divide_factor_c9" value="6" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="6" />
  <parameter name="gui_divide_factor_c7" value="6" />
  <parameter name="gui_divide_factor_c6" value="6" />
  <parameter name="gui_divide_factor_c5" value="6" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="out_clk_1_phase_ps" value="1000000000" />
  <parameter name="pll_tclk_mux_en" value="false" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="out_clk_5_core_en" value="true" />
  <parameter name="clock_name_global" value="true" />
  <parameter name="m_cnt_lo_div" value="7" />
  <parameter name="out_clk_1_delay" value="0" />
  <parameter name="pll_m_cnt_basic" value="1" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="merging_permitted" value="false" />
  <parameter name="gui_actual_duty_cycle_range15" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range16" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range17" value="50.0" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_duty_cycle_range11" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range12" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range13" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range14" value="50.0" />
  <parameter name="pll_type" value="TOP_BOTTOM" />
  <parameter name="gui_actual_duty_cycle_range10" value="50.0" />
  <parameter name="pll_cal_done" value="false" />
  <parameter name="pll_output_clk_frequency" value="1500.0 MHz" />
  <parameter name="out_clk_6_delay" value="0" />
  <parameter name="fb_clk_delay" value="0" />
  <parameter name="out_clk_0_delay" value="0" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="out_clk_5_delay" value="0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg15" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg16" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg17" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_actual_phase_shift_deg11" value="0.0" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_actual_phase_shift_deg12" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg13" value="0.0" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="gui_actual_phase_shift_deg14" value="0.0" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="set_dutycycle" value="SET_DUTYCYCLE_FRACTION" />
  <parameter name="gui_actual_phase_shift_deg_range5" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range4" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range3" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range2" value="0.0" />
  <parameter
     name="gui_actual_phase_shift_deg_range1"
     value="0.0,4.5,9.0,13.5,18.0,22.5" />
  <parameter
     name="mifTable_names"
     value="The MIF file specified does not yet exist" />
  <parameter
     name="gui_actual_phase_shift_deg_range0"
     value="0.0,3.8,7.5,11.2,15.0,18.8" />
  <parameter name="out_clk_6_freq" value="1000000000" />
  <parameter name="gui_actual_phase_shift_deg_range9" value="0.0" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="gui_actual_phase_shift_deg_range8" value="0.0" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="gui_actual_phase_shift_deg_range7" value="0.0" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="gui_actual_phase_shift_deg_range6" value="0.0" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="out_clk_4_core_en" value="true" />
  <parameter name="out_clk_6_phase_ps" value="1000000000" />
  <parameter name="pll_bw_sel" value="low_bw" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="125.0" />
  <parameter name="gui_actual_phase_shift_range15" value="0.0" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_phase_shift_range14" value="0.0" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_phase_shift_range13" value="0.0" />
  <parameter name="pll_bwctrl" value="pll_bw_res_setting4" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_phase_shift_range12" value="0.0" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="gclk" />
  <parameter name="gui_fixed_vco_frequency_ps" value="1667.0" />
  <parameter name="gui_actual_phase_shift_range17" value="0.0" />
  <parameter name="pll_clkin_0_src" value="ioclkin_0" />
  <parameter name="gui_actual_phase_shift_range16" value="0.0" />
  <parameter name="gui_multiply_factor" value="6" />
  <parameter name="gui_actual_phase_shift_range11" value="0.0" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_phase_shift_range10" value="0.0" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="gui_actual_duty_cycle17" value="50.0" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_actual_duty_cycle10" value="50.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_actual_duty_cycle12" value="50.0" />
  <parameter name="pll_tclk_sel" value="pll_tclk_m_src" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_actual_duty_cycle11" value="50.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_actual_duty_cycle14" value="50.0" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_actual_duty_cycle13" value="50.0" />
  <parameter name="gui_output_clock_frequency1" value="150.0" />
  <parameter name="gui_actual_duty_cycle16" value="50.0" />
  <parameter name="gui_output_clock_frequency2" value="100.0" />
  <parameter name="gui_actual_duty_cycle15" value="50.0" />
  <parameter name="out_clk_1_core_en" value="true" />
  <parameter name="gui_output_clock_frequency_ps9" value="10000.0" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_output_clock_frequency_ps1" value="6666.667" />
  <parameter name="gui_output_clock_frequency_ps2" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps3" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps4" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps5" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps6" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps7" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps8" value="10000.0" />
  <parameter name="out_clk_2_phase_ps" value="1000000000" />
  <parameter name="gui_extclkout_0_source" value="C0" />
  <parameter name="system_info_device_component" value="" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="clock_name_1" value="sbr_clk" />
  <parameter name="clock_name_2" value="cam_clk" />
  <parameter name="clock_name_0" value="" />
  <parameter name="out_clk_6_dutycycle_den" value="2" />
  <parameter name="pll_ripplecap_ctrl" value="pll_ripplecap_setting3" />
  <parameter name="clock_name_5" value="" />
  <parameter name="clock_name_6" value="" />
  <parameter name="clock_name_3" value="" />
  <parameter name="clock_name_4" value="" />
  <parameter name="clock_name_7" value="" />
  <parameter name="clock_name_8" value="" />
  <parameter name="pll_m_cnt_in_src" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_en_lvds_ports" value="Disabled" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_existing_mif_file_path" value="~/pll.mif" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="out_clk_0_phase_shifts" value="0" />
  <parameter name="c_cnt_hi_div0" value="256" />
  <parameter name="clock_name_global_0" value="false" />
  <parameter name="c_cnt_hi_div1" value="6" />
  <parameter name="c_cnt_hi_div2" value="5" />
  <parameter name="c_cnt_hi_div3" value="256" />
  <parameter name="c_cnt_hi_div4" value="256" />
  <parameter name="clock_name_global_5" value="false" />
  <parameter
     name="parameterTable_names"
     value="M-Counter Divide Setting,N-Counter Divide Setting,VCO Frequency,C-Counter-0 Divide Setting,C-Counter-1 Divide Setting,C-Counter-2 Divide Setting,C-Counter-3 Divide Setting,C-Counter-4 Divide Setting,C-Counter-5 Divide Setting,C-Counter-6 Divide Setting,C-Counter-7 Divide Setting,C-Counter-8 Divide Setting,PLL Auto Reset,M-Counter Hi Divide,M-Counter Lo Divide,M-Counter Even Duty Enable,M-Counter Bypass Enable,N-Counter Hi Divide,N-Counter Lo Divide,N-Counter Even Duty Enable,N-Counter Bypass Enable,C-Counter-0 Hi Divide,C-Counter-1 Hi Divide,C-Counter-2 Hi Divide,C-Counter-3 Hi Divide,C-Counter-4 Hi Divide,C-Counter-5 Hi Divide,C-Counter-6 Hi Divide,C-Counter-7 Hi Divide,C-Counter-8 Hi Divide,C-Counter-0 Lo Divide,C-Counter-1 Lo Divide,C-Counter-2 Lo Divide,C-Counter-3 Lo Divide,C-Counter-4 Lo Divide,C-Counter-5 Lo Divide,C-Counter-6 Lo Divide,C-Counter-7 Lo Divide,C-Counter-8 Lo Divide,C-Counter-0 Even Duty Enable,C-Counter-1 Even Duty Enable,C-Counter-2 Even Duty Enable,C-Counter-3 Even Duty Enable,C-Counter-4 Even Duty Enable,C-Counter-5 Even Duty Enable,C-Counter-6 Even Duty Enable,C-Counter-7 Even Duty Enable,C-Counter-8 Even Duty Enable,C-Counter-0 Bypass Enable,C-Counter-1 Bypass Enable,C-Counter-2 Bypass Enable,C-Counter-3 Bypass Enable,C-Counter-4 Bypass Enable,C-Counter-5 Bypass Enable,C-Counter-6 Bypass Enable,C-Counter-7 Bypass Enable,C-Counter-8 Bypass Enable,C-Counter-0 Preset,C-Counter-1 Preset,C-Counter-2 Preset,C-Counter-3 Preset,C-Counter-4 Preset,C-Counter-5 Preset,C-Counter-6 Preset,C-Counter-7 Preset,C-Counter-8 Preset,C-Counter-0 Phase Mux Preset,C-Counter-1 Phase Mux Preset,C-Counter-2 Phase Mux Preset,C-Counter-3 Phase Mux Preset,C-Counter-4 Phase Mux Preset,C-Counter-5 Phase Mux Preset,C-Counter-6 Phase Mux Preset,C-Counter-7 Phase Mux Preset,C-Counter-8 Phase Mux Preset,Charge Pump Current,Bandwidth Control" />
  <parameter name="clock_name_global_6" value="false" />
  <parameter name="clock_name_global_7" value="false" />
  <parameter name="clock_name_global_8" value="false" />
  <parameter name="clock_name_global_1" value="false" />
  <parameter name="clock_name_global_2" value="false" />
  <parameter name="clock_name_global_3" value="false" />
  <parameter name="clock_name_global_4" value="false" />
  <parameter name="c_cnt_hi_div5" value="256" />
  <parameter name="c_cnt_hi_div6" value="256" />
  <parameter name="c_cnt_hi_div7" value="256" />
  <parameter name="c_cnt_hi_div8" value="256" />
  <parameter name="c_cnt_hi_div9" value="256" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="out_clk_3_freq" value="1000000000" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="out_clk_6_dutycycle_num" value="1" />
  <parameter name="c_cnt_in_src17" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src16" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src15" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_en_iossm_reconf" value="false" />
  <parameter name="hp_actual_vco_frequency_fp" value="600.0" />
  <parameter name="compensation_mode" value="COMPENSATION_MODE_DIRECT" />
  <parameter name="out_clk_periph_0_en" value="true" />
  <parameter name="c_cnt_in_src14" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="pll_freqcal_en" value="true" />
  <parameter name="c_cnt_in_src12" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_pll_tclk_sel" value="pll_tclk_m_src" />
  <parameter name="c_cnt_in_src10" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_pll_tclk_mux_en" value="false" />
  <parameter name="pll_vco_div" value="1" />
  <parameter name="fb_clk_fractional_div_den" value="1" />
  <parameter name="gui_pll_freqcal_req_flag" value="true" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="gui_enable_permit_cal" value="false" />
  <parameter name="c_cnt_lo_div9" value="256" />
  <parameter name="c_cnt_lo_div7" value="256" />
  <parameter name="c_cnt_lo_div8" value="256" />
  <parameter name="c_cnt_lo_div5" value="256" />
  <parameter name="hp_actual_phase_shift_fp14" value="0.0" />
  <parameter name="c_cnt_lo_div6" value="256" />
  <parameter name="hp_actual_phase_shift_fp15" value="0.0" />
  <parameter name="c_cnt_lo_div3" value="256" />
  <parameter name="hp_actual_phase_shift_fp16" value="0.0" />
  <parameter name="c_cnt_lo_div4" value="256" />
  <parameter name="hp_actual_phase_shift_fp17" value="0.0" />
  <parameter name="c_cnt_lo_div1" value="6" />
  <parameter name="c_cnt_lo_div2" value="5" />
  <parameter name="c_cnt_lo_div0" value="256" />
  <parameter name="hp_actual_phase_shift_fp10" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp11" value="0.0" />
  <parameter name="gui_simulation_type" value="false" />
  <parameter name="hp_actual_phase_shift_fp12" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp13" value="0.0" />
  <parameter name="pll_cp_current" value="pll_cp_setting4" />
  <parameter name="out_clk_0_dutycycle_den" value="2" />
  <parameter name="gui_usr_device_speed_grade" value="1" />
  <parameter name="dprio_interface_sel" value="3" />
  <parameter name="number_of_outclks" value="2" />
  <parameter name="pll_clkin_1_src" value="ioclkin_0" />
  <parameter name="out_clk_0_dutycycle_num" value="1" />
  <parameter name="gui_cal_error" value="cal_clean" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="number_of_clocks" value="2" />
  <parameter name="fb_clk_fractional_div_num" value="1" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="fb_clk_fractional_div_value" value="1" />
  <parameter name="cal_converge" value="false" />
  <parameter name="out_clk_2_dutycycle_num" value="1" />
  <parameter name="output_clock_frequency7" value="0 ps" />
  <parameter name="output_clock_frequency8" value="0 ps" />
  <parameter name="output_clock_frequency5" value="0 ps" />
  <parameter name="output_clock_frequency6" value="0 ps" />
  <parameter name="out_clk_0_freq" value="1000000000" />
  <parameter name="output_clock_frequency9" value="0 ps" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="output_clock_frequency0" value="0 ps" />
  <parameter name="bandwidth_mode" value="BANDWIDTH_MODE_AUTO" />
  <parameter name="output_clock_frequency3" value="0 ps" />
  <parameter name="output_clock_frequency4" value="0 ps" />
  <parameter name="output_clock_frequency1" value="125.0 MHz" />
  <parameter name="output_clock_frequency2" value="150.0 MHz" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_clkgen_pll.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_clkgen_pll.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/altera_iopll/top/altera_iopll_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="cxl_ip_top" as="rnr_ial_sip_clkgen_pll" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: rnr_ial_sip_clkgen_pll"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a"</message>
  </messages>
 </entity>
 <entity
   kind="intel_rtile_cxl_top_cxltyp3ddr_avmm_interconnect"
   version="1.5.0"
   name="avmm_interconnect">
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="" />
  <parameter name="DESIGN_TYPE" value="IP-cxltyp3ddr" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/avmm_interconnect.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/synth/avmm_interconnect.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/intel_rtile_cxl_top/cxltyp3ddr/tcl/cxltyp3ddr_avmm_interconnect_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="cxl_ip_top" as="avmm_interconnect" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: avmm_interconnect"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni"</message>
   <message level="Info" culprit="my_altera_avalon_dc_fifo_cmd_fifo">"Generating: my_altera_avalon_dc_fifo_cmd_fifo"</message>
   <message level="Info" culprit="my_altera_avalon_dc_fifo_rsp_fifo">"Generating: my_altera_avalon_dc_fifo_rsp_fifo"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa"</message>
  </messages>
 </entity>
 <entity
   kind="intel_rtile_cxl_ast"
   version="1.0.0"
   name="intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq">
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_pld_avmm2_clk_rowclk_hz"
     value="112500000" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_in_bit0_rst_val"
     value="reset_to_one_hfsrin0" />
  <parameter
     name="hssi_pldadapt_rx_13_rxfifowr_post_ct_sel"
     value="rxfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter name="hssi_pldadapt_rx_13_fifo_rd_clk_ins_sm_scg_en" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter name="cxlio_pf3_sriov_vf_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter name="cxlio_pf2_pasid_cap_execute_permission_user_hwtcl" value="0" />
  <parameter name="hssi_ctr_active_lane_octet1_hwtcl" value="octet1_lane_8on" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_tph_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_vf_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_txferclkoutn_shiften"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_gen3_equalization_disable"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_23_aib_inctrl_gr2_hwtcl"
     value="aib_inctrl2_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_data_sel_3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter name="hssi_avmm1_if_13_pcs_cal_reserved" value="0" />
  <parameter name="hssi_ctr_pld_txrx_clk_hz" value="pld_800mhz" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_con_status_reg_no_soft_rst"
     value="pf6_internally_reset" />
  <parameter name="hssi_pldadapt_rx_13_powerdown_mode" value="false" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_hip_mode" value="disable_hip" />
  <parameter name="hssi_avmm1_if_23_pldadapt_gate_dis" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter name="cxlio_pf7_vf_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_pld_avmm2_clk_rowclk_hz"
     value="112500000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msix_pba_ptr_pba_offset"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_tph_req_cap_reg_tph_st_tab_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_indv_hwtcl" value="indv_en" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_pfull_hwtcl" value="10" />
  <parameter name="cxlio_pf4_ats_cap_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_vf_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts"
     value="true" />
  <parameter name="base_device" value="FM8REVA" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_133_k_pf6_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_19_k_pf0_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dll_entest_hwtcl"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter name="cxlio_pf2_vf_msix_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_avmm2_if_13_func_mode" value="c3adpt_pmadir" />
  <parameter name="hssi_pldadapt_rx_0_us_master_hwtcl" value="us_master_en" />
  <parameter name="hssi_pldadapt_tx_0_bonding_dft_en_hwtcl" value="dft_dis" />
  <parameter
     name="hssi_ctr_cxl_pialup_virtual_functional_mode_hwtcl"
     value="full_tlp_bypass" />
  <parameter name="hssi_aibnd_tx_0_aib_outctrl_gr3" value="aib_outen3_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="hssi_aibnd_tx_15_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_pldadapt_rx_0_rxfiford_post_ct_sel_hwtcl"
     value="rxfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter name="hssi_aibnd_rx_0_aib_outndrv_r12" value="aib_ndrv12_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_ehp_tx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar4_mask"
     value="0" />
  <parameter name="hssi_ctr_u_ial_top_cxl_op_mode" value="io_chmem" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_full_hwtcl" value="full_pc_dw" />
  <parameter name="cxlio_pf4_msix_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl1_k_exvf_tph_sttablelocation_pf3_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_0_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter name="hssi_aibnd_tx_0_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter name="hssi_pldadapt_rx_23_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter name="hssi_aibnd_tx_0_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msi_cap_reg_per_vector_msk_cap"
     value="pf7_msi_cap_reg_per_vector_msk_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf0_not_supported" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf5_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_sriov_cap_vf_mig_cap"
     value="pf0_sriov_cap_vf_mig_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_165_k_pf7_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf3_vf_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_162_k_pf7_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf0_no_int" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_hps_ctrl_en"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_5_k_cii_pf_en5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_siov_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_mode" value="txphase_comp" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_revclasscode_class_codes"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_pld_pma_pcie_switch_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff4_k_exvf_msixtable_bir_pf4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar4_reg_bar4_type"
     value="pf1_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_rcvd_pm_to_ack_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_byp_iocsr_unused"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_prs_ext_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf1_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_siov_dvsec_flags_h"
     value="pf1_siov_dvsec_flags_h_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_ehp_rx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_52_k_pf2_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter name="cxlio_pf4_msi_per_vector_msk_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_rcvd_pm_to_ack_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl2_k_lane2_sel_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_control_link_status_reg_pcie_cap_link_bw_man_int_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_pfull" value="10" />
  <parameter name="cxlio_pf4_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_dly_pst_hwtcl"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter name="hssi_ctr_iopads_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_core_up_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter name="cxlio_pf6_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_chemem_ctrl_k_perframe_cqid_steer_opt"
     value="chemem_ctrl_k_perframe_cqid_steer_opt_false" />
  <parameter
     name="hssi_pldadapt_tx_15_frmgen_burst_hwtcl"
     value="frmgen_burst_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_frmgen_pyld_ins"
     value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter name="hssi_pldadapt_tx_15_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_capability_reg_l1_1_pcipm_support"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter name="hssi_avmm2_if_0_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_data_sel_3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_25_k_pf1_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter name="hssi_aibnd_tx_23_aib_tx_dcc_dft" value="aib_tx_dcc_dft_disable" />
  <parameter name="hssi_pldadapt_tx_15_word_mark" value="wm_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_129_k_pf5_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_stop_wr" value="n_wr_full" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_data_sel_0_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_0_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_cont_cal_hwtcl"
     value="aib_tx_dcc_cal_cont" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar4_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_ds_last_chnl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_112_k_pf5_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="hssi_avmm2_if_0_calibration_type" value="one_time" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_stagger_control_k_stag_dlycnt_attr"
     value="6" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range2_size_low_memory_class_range2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_exp_rom_base_addr_reg_rom_bar_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_pld_clk1_inv_en" value="disable" />
  <parameter name="hssi_avmm2_if_23_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar2_reg_bar2_type"
     value="pf1_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec"
     value="2047" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_102_k_pf4_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_pcie_int_msg_num"
     value="0" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_sr_powerdown_mode" value="powerup" />
  <parameter name="hssi_ctr_pcie_virt_aspm" value="no_aspm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_irq_ctrl_k_cvp_irq_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outpdrv_r56_hwtcl"
     value="aib_pdrv56_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_2_vf_msix_pba_bir_2"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_sclk_sel_hwtcl" value="sclk1_rowclk" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_ats_reg_inval_queue_dep"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_2_k_cii_start_addr2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter name="hssi_ctr_silicon_rev" value="10nm8arnrb" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_dirclkn_shiften"
     value="aib_red_dirclkn_shift_disable" />
  <parameter name="cxlio_pf3_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_in_bit2_rst_val"
     value="reset_to_one_hfsrin2" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_sr_sr_parity_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen2_ctrl_off_select_deemph_var_mux"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf1_not_in_msix_table_vf" />
  <parameter name="hssi_pldadapt_rx_23_pipe_mode_hwtcl" value="disable_pipe" />
  <parameter name="hssi_pldadapt_rx_0_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_4_k_jtag_id_2"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_dirclkn_shiften"
     value="aib_red_dirclkn_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_dsp_rx_preset_hint0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_dsp_rx_preset_hint1"
     value="0" />
  <parameter name="cxlio_pf2_func_dep_link_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_selflock_hwtcl"
     value="aib_tx_selflock_enable" />
  <parameter name="cxlio_pf3_msix_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter name="hssi_aibnd_tx_0_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_prbs_flags_sr_enable_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_irq_ctrl_k_cvp_irq_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_6_vf_msix_pba_offset_6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter name="cxlio_pf0_prs_cap_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_vf_msix_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_ats_reg_ro_support"
     value="pf2_ats_reg_ro_support_false" />
  <parameter
     name="hssi_pldadapt_rx_0_hrdrst_dll_lock_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_dftmuxsel"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_tph_req_cap_reg_dev_spec_mode_supd"
     value="pf5_tph_req_cap_reg_dev_spec_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf7_msi_vec_1" />
  <parameter name="hssi_pldadapt_rx_23_pipe_enable" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_ds_bypass_pipeln_hwtcl"
     value="ds_bypass_pipeln_dis" />
  <parameter name="cxlio_pf5_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_exvf_msix_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf0_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_ctrl0_k_dfd_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_l1_1_aspm_support"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter name="cxlio_pf1_vf_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable_atg5"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable_atg4"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_con_status_reg_no_soft_rst"
     value="pf0_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar0_reg_bar0_type"
     value="pf3_bar0_mem32" />
  <parameter name="hssi_pldadapt_rx_0_hrdrst_align_bypass" value="enable" />
  <parameter name="cxlio_pf4_vf_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff4_k_exvf_msixpba_bir_pf4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_exvf_acs_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf0_vf_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_csb_ctrl0_k_fixedcred_attr"
     value="false" />
  <parameter name="cxlio_pf7_vf_bar0_mask_hwtcl" value="0" />
  <parameter name="enable_example_design_tb_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_2_vf_subysystem_id_2"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_pld_pma_fpll_num_phase_shifts_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar0_prefetchable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_osc_clk_scg_en" value="disable" />
  <parameter name="hssi_pldadapt_rx_15_us_master" value="us_master_en" />
  <parameter name="hssi_pldadapt_tx_23_fifo_width" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="cxlio_pf4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_msix_table_ptr_table_bir"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_pma_hclk_scg_en_hwtcl" value="enable" />
  <parameter name="cxlio_pf5_vf_bar1_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_gb_tx_odwidth" value="odwidth_32" />
  <parameter name="cxlio_pf0_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter name="hssi_aibnd_rx_23_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_out_bit1_rst_val"
     value="reset_to_one_hfsrout1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_dftmuxsel"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter name="hssi_pldadapt_rx_13_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_data_sel_2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf3_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_err_en_nonfatal_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_118_k_pf5_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_eieos_cnt_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_eieos_cnt_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_2_vf_msix_table_offset_2"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_aer_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range2_size_low_memory_info_valid_range2"
     value="pf0_dvsec_flex_bus_range2_size_low_memory_info_valid_range2_true" />
  <parameter name="hssi_aibnd_tx_23_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf4_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter name="cxlio_pf6_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_ctrl1_k_vsec_next_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff7_k_exvf_msixtable_offset_pf7_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_en_iocsr_unused"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_bad_tlp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fifo_read_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff4_k_exvf_msixpba_bir_pf4_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_aib_fabric_tx_sr_clk_in_hz_hwtcl"
     value="900000000" />
  <parameter name="hssi_pldadapt_tx_23_word_align_enable" value="enable" />
  <parameter name="hssi_pldadapt_rx_15_reconfig_settings" value="{}" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_159_k_pf7_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_fastbond_wren_hwtcl"
     value="wren_ds_fast_us_fast" />
  <parameter name="cxlio_pf5_vf_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf5_no_int" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_ats_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_13_sup_mode_hwtcl" value="user_mode" />
  <parameter name="hssi_aibnd_rx_15_redundancy_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="cxlio_pf0_vf_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_hrdrst_align_bypass" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_aib_clk1_sel"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_ats_reg_global_inval_suppport"
     value="pf6_ats_reg_global_inval_suppport_false" />
  <parameter name="cxlio_pf1_sriov_vf_offset_stride_first_vf_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_hps_ctrl_en"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_pld_pma_fpll_num_phase_shifts_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_outndrv_r34_hwtcl"
     value="aib_ndrv34_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msix_cap_reg_function_mask"
     value="pf3_msix_cap_reg_function_mask_false" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_pld_8g_tx_boundary_sel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_sriov_cap_vf_mig_int"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter name="hssi_aibnd_rx_0_redundancy_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf5_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="cxlio_ptm_capable_en_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_msi_cap_reg_mul_msg_cap"
     value="5" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msix_pba_ptr_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf4_msix_function_mask_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_is_paired_with_hwtcl" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_gb_rx_odwidth" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_l1_2_pcipm_support"
     value="true" />
  <parameter name="cxlio_pf3_class_code_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_pld_10g_tx_bitslip_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_avmm1_if_0_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_pld_pma_reser_out_polling_bypass"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_us_last_chnl_hwtcl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_5_vf_tph_devspecific_mode_5"
     value="pf0_vf_tphcap_5_vf_tph_devspecific_mode_5_false" />
  <parameter name="cxlio_ep_l1_accpt_latency_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_4_vf_ats_globalinv_support_4"
     value="pf0_vf_atscap_4_vf_ats_globalinv_support_4_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_20_k_pf0_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dwc_ctrl0_k_pld_aib_loopback_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msi_cap_reg_mul_msg_cap"
     value="5" />
  <parameter name="cxlio_pf1_vf_bar5_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf0_aspm_dis" />
  <parameter
     name="hssi_aibnd_tx_23_aib_ddrctrl_gr0_hwtcl"
     value="aib_ddr0_setting1" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_test_clk_pll_en_n"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_prs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_slot_power_limit_value"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter name="cxlio_pf3_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outctrl_gr1_hwtcl"
     value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_170_k_pf7_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_word_align_enable_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_aer_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter name="common_refclk_hwtcl" value="iapctl_comclk_true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar2_reg_bar2_type"
     value="pf0_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_intd_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf3_not_capable" />
  <parameter name="hssi_pldadapt_tx_13_fifo_mode" value="phase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_acs_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_comp_cnt_hwtcl" value="0" />
  <parameter name="cxlio_pf1_vf_bar3_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf2_siov_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_dy_ctlsel"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_rx_fifo_align_clr_rst_val_hwtcl"
     value="reset_to_zero_alignclr" />
  <parameter name="hssi_ctr_pcie_p2_config" value="p2_rp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_avmm1_if_23_hssiadapt_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_7_vf_ats_globalinv_support_7"
     value="pf0_vf_atscap_7_vf_ats_globalinv_support_7_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_dftmuxsel_hwtcl"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_aer_cntrl_reg_aer_ecrc_chk_capable"
     value="pf0_aer_cntrl_reg_aer_ecrc_chk_capable_false" />
  <parameter name="cxlio_pf3_vf_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_l1_1_aspm_support"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff2_k_exvf_msixpba_offset_pf2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar2_reg_bar2_type"
     value="pf4_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_iinasyncen_hwtcl"
     value="aib_inasyncen_setting2" />
  <parameter name="cxlio_pf3_sriov_vf_mig_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_74_k_pf3_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_exvf_ats_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf1_vf_bar1_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf5_vf_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_tph_req_cap_reg_tph_st_tab_size"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_tx_shiften_hwtcl"
     value="aib_red_tx_shift_disable" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_fastbond_rden_hwtcl"
     value="rden_ds_fast_us_fast" />
  <parameter name="csr_k_osc_clk_dis_engineer_mode_hwtcl" value="0" />
  <parameter name="hip_cfg_extcap_en_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outctrl_gr2_hwtcl"
     value="aib_outen2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_siov_dvsec_funtion_dependency_link"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_control1_reg_l1_2_th_val"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_full_hwtcl" value="full_pc_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_ctrl0_k_dfd_en_attr"
     value="false" />
  <parameter name="cxlio_pf4_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_111_k_pf5_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_outndrv_r56_hwtcl"
     value="aib_ndrv56_setting0" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_ltd_b_rst_val_hwtcl"
     value="reset_to_one_ltdb" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dft_sel_hwtcl"
     value="aib_tx_dcc_dft_mode0" />
  <parameter name="hssi_pldadapt_tx_15_fifo_stop_wr_hwtcl" value="wr_full" />
  <parameter name="hssi_pldadapt_tx_13_tx_datapath_tb_sel" value="har_reset_tb" />
  <parameter name="cxlio_pf2_vf_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_hrdrst_rst_sm_dis_hwtcl"
     value="enable_rx_rst_sm" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_core_up_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter name="cxlio_pf0_vf_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_120_k_pf5_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_io_decode"
     value="io32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sriov_num_vf_non_ari"
     value="0" />
  <parameter name="cxlio_pf2_msix_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_msi_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_selflock"
     value="aib_dllstr_align_selflock_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_post_core_rst_quiet_time"
     value="96" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_166_k_pf7_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_datasel_gr2_hwtcl"
     value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_power_controller"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_fifo_width_hwtcl" value="fifo_double_width" />
  <parameter name="hssi_pldadapt_rx_15_fifo_stop_rd" value="rd_empty" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_28h_reg_usp_tx_preset15"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_l1_2sub_cap_enable"
     value="enable" />
  <parameter name="hssi_pldadapt_tx_15_word_align_enable_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable_atg4"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable_atg5"
     value="enable" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fifo_write_ctrl_hwtcl"
     value="blklock_ignore" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_28h_reg_usp_tx_preset14"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_iinclken_hwtcl"
     value="aib_inclken_setting3" />
  <parameter name="hssi_pldadapt_tx_0_sh_err" value="sh_err_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter name="cxlio_pf1_msi_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_frmgen_pipeln_hwtcl"
     value="frmgen_pipeln_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff5_k_exvf_msixtable_offset_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_core_dn_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter name="hssi_aibnd_tx_15_dfd_dll_dcc_en" value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_halfcode"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter name="hssi_pldadapt_tx_13_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter name="hssi_aibnd_tx_23_redundancy_en" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_aib_fabric_rx_transfer_clk_hz"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_pld_clk1_delay_sel_hwtcl"
     value="delay_path3" />
  <parameter name="hssi_pldadapt_rx_23_rx_usertest_sel" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_exvf_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_fifo_width_hwtcl" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter name="cxlio_ep_l0s_accpt_latency_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_ehp_tx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_128_k_pf5_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_powermode_freq_hz_pld_tx_clk1_dcm"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf0_minus_6db" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_devvendid_deviceid"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_capability_reg_pwr_on_value_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_7_vf_ats_pagealignedreq_7"
     value="pf0_vf_atscap_7_vf_ats_pagealignedreq_7_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_trig_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_powerdown_mode"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter name="cxlio_pf7_sriov_vf_revision_id_user_hwtcl" value="1" />
  <parameter name="cxlio_pf7_vf_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_aib_clk1_sel"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_ds_master" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar3_reg_bar3_mem_io"
     value="pf0_bar3_mem" />
  <parameter name="cxlio_pf3_sriov_vf_subsys_dev_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_ats_reg_page_aglign_req"
     value="pf7_ats_reg_page_aglign_req_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_24_k_pf1_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf7_vf_bar2_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_23_fifo_wr_clk_scg_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf5_vf_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl2_k_lane3_sel_attr"
     value="0" />
  <parameter
     name="hssi_avmm2_if_13_pcs_calibration_feature_en"
     value="avmm2_pcs_calibration_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_outctrl_gr2_hwtcl"
     value="aib_outen2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_virtio_en"
     value="pf4_virtio_disable" />
  <parameter name="hssi_pldadapt_rx_0_rx_usertest_sel" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_tph_req_cap_reg_etph_req_supd"
     value="pf0_tph_req_cap_reg_etph_req_supd_false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_rcvd_pm_turnoff_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_usp_rx_preset_hint1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_usp_rx_preset_hint0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_powermode_ac_hwtcl"
     value="txdatapath_high_speed_pwr" />
  <parameter name="hssi_aibnd_tx_0_aib_datasel_gr3" value="aib_datasel3_setting1" />
  <parameter name="hssi_aibnd_tx_0_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter name="hssi_aibnd_tx_0_aib_datasel_gr1" value="aib_datasel1_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter name="hssi_aibnd_tx_0_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar1_mask"
     value="0" />
  <parameter name="chosen_devkit_hwtcl" value="NONE" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_outctrl_gr1_hwtcl"
     value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf3_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar2_reg_bar2_type"
     value="pf0_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="disable" />
  <parameter name="cxlio_pf7_vf_bar2_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf0_vf_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_maxpayload_size"
     value="max_payload_128" />
  <parameter name="hssi_pldadapt_tx_15_chnl_bonding_hwtcl" value="disable" />
  <parameter name="cxlio_pf4_vf_bar5_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_stretch_num_stages" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_usp_tx_preset2"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_pld_clk1_inv_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_usp_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_ecrc_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_sriov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf2_minus_6db" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar0_reg_bar0_type"
     value="pf0_bar0_mem32" />
  <parameter name="hssi_pldadapt_rx_15_pld_clk1_delay_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar0_reg_bar0_type"
     value="pf4_bar0_mem32" />
  <parameter name="cxlio_pf5_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sn_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf6_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_avmm2_if_15_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_bonding_dft_en_hwtcl" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_ats_reg_page_aglign_req"
     value="pf0_ats_reg_page_aglign_req_false" />
  <parameter name="hssi_aibnd_tx_13_op_mode" value="tx_dcc_enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_prs_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_hrdrst_dll_lock_bypass" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_csb_msg_dropped_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_130_k_pf5_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pfvf_sel_vsec_enable_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_0_fifo_double_write_hwtcl"
     value="fifo_double_write_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter name="hssi_pldadapt_tx_15_fifo_mode" value="phase_comp" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_aib_fabric_rx_transfer_clk_hz_hwtcl"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_dirclkp_shiften_hwtcl"
     value="aib_red_dirclkp_shift_disable" />
  <parameter name="hssi_pldadapt_rx_15_is_paired_with_hwtcl" value="z1578b" />
  <parameter name="cxlio_pf6_vf_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf7_not_in_msix_table" />
  <parameter name="hssi_pldadapt_rx_15_fifo_stop_wr" value="n_wr_full" />
  <parameter name="hssi_avmm1_if_0_topology" value="disabled_block" />
  <parameter name="hssi_pldadapt_tx_13_dv_gen" value="dv_gen_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_2_k_cii_pf_en2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_65_k_pf2_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_capabilities_reg_pcie_cap_surprise_down_err_rep_cap"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_us_master" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_surprise_down_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_clkdiv"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_dfd_mux_adpt_8to15"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_hrdrst_align_bypass_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_txfiford_post_ct_sel"
     value="txfiford_sclk_post_ct" />
  <parameter name="hssi_pldadapt_rx_23_is_paired_with" value="z1578b" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_99_k_pf4_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_dwc_rx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_hrdrst_rst_sm_dis" value="enable_rx_rst_sm" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_warm_rst_timeout_prescaler"
     value="38" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_tph_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_pipe_enable_hwtcl" value="disable" />
  <parameter name="cxlio_pf1_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_162_k_pf7_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_bad_tlp_err_sts_en_attr"
     value="false" />
  <parameter name="cxl_mem_en_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_hot_plug_capable"
     value="false" />
  <parameter name="hssi_pldadapt_rx_23_us_master_hwtcl" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_hrc_dfd_grp0_sel"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_rx_true_b2b_hwtcl" value="b2b" />
  <parameter name="hssi_aibnd_tx_13_aib_hssi_tx_transfer_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_pme_int_en_attr"
     value="false" />
  <parameter name="cxlio_pf0_aer_ecrc_gen_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_pfull" value="10" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl1_k_exvf_tph_sttablelocation_pf2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_mrl_sensor"
     value="false" />
  <parameter name="hssi_pldadapt_rx_23_ds_last_chnl" value="ds_last_chnl" />
  <parameter name="cxlio_pf6_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_hps_ctrl_en_hwtcl"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter name="cxlio_pf2_vf_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf4_minus_6db" />
  <parameter name="hssi_pldadapt_rx_15_rx_datapath_tb_sel" value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_0_vf_ats_pagealignedreq_0"
     value="pf0_vf_atscap_0_vf_ats_pagealignedreq_0_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_ats_reg_ro_support"
     value="pf6_ats_reg_ro_support_false" />
  <parameter name="hssi_pldadapt_tx_13_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_15_k_pf0_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_dwc_tx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_cfg_ram_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar4_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_test_clk_pll_en_n_hwtcl"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_us_master" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl1_k_exvf_tph_sttablesize_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_err_en_nonfatal_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_96_k_pf4_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_5_k_cii_pf_en5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_capabilities_2_vf_msix_tablesz_2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_tph_req_cap_reg_int_vct_mode_supd"
     value="pf2_tph_req_cap_reg_int_vct_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter name="cxlio_pf1_vf_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_irq_ctrl_k_gpio_irq_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl3_k_exvf_tph_sttablesize_pf6_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_sr_sr_hip_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_cfg_pme_int_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_dv_mode_hwtcl" value="dv_mode_dis" />
  <parameter
     name="hssi_pldadapt_rx_15_internal_clk1_sel2_hwtcl"
     value="pma_clks_clk1_mux2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter name="cxlio_pf7_bar2_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf6_vf_msix_pba_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter name="cxlio_pf5_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_pout_shiften"
     value="aib_red_pout_shift_disable" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_pld_pma_eye_monitor_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_cap_id_nxt_ptr_reg_dsi"
     value="pf3_not_required" />
  <parameter name="cxlio_pf4_vf_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_pipe_msgbuf_overflow_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk1_delay_en_hwtcl" value="enable" />
  <parameter name="hssi_pldadapt_rx_15_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_dy_ctlsel_hwtcl"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_bar1_mask_bit0"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_gb_tx_idwidth" value="idwidth_32" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_aib_fabric_tx_sr_clk_in_hz_hwtcl"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_dv_bond_hwtcl" value="dv_bond_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_20_k_pf0_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter name="hssi_ctr_independent_pcie_x8x8" value="disable" />
  <parameter name="cxlio_pf5_vf_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msix_cap_reg_function_mask"
     value="pf6_msix_cap_reg_function_mask_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_pld_avmm2_clk_rowclk_hz"
     value="112500000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter name="hssi_pldadapt_rx_13_indv_hwtcl" value="indv_en" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_dly_pst"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="hssi_avmm1_if_0_func_mode" value="c3adpt_pmadir" />
  <parameter name="hssi_pldadapt_rx_0_fifo_rd_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_1ch_reg_dsp_rx_preset_hint9"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_pfull_hwtcl" value="10" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_1ch_reg_dsp_rx_preset_hint8"
     value="0" />
  <parameter name="cxlio_pf5_vf_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_aibnd_tx_23_aib_datasel_gr0_hwtcl"
     value="aib_datasel0_setting0" />
  <parameter name="hssi_avmm1_if_0_pcs_cal_done" value="avmm1_cal_done_assert" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_clkdiv"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter name="cxlio_sriov_sup_page_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_revclasscode_class_codes"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_tph_req_cap_reg_st_table_loc"
     value="0" />
  <parameter name="select_design_example_rtl_lang_hwtcl" value="Verilog" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_pld_txelecidle_rst_val_hwtcl"
     value="reset_to_zero_txelec" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk1_inv_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_core_dn_prgmnvrt"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter name="cxlio_cfg_ext_pm_next_ptr_user_hwtcl" value="80" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_rst_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_2_k_devbrd_type"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_aib_fabric_rx_sr_clk_in_hz_hwtcl"
     value="900000000" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_rst_hwtcl"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_28h_reg_dsp_32g_tx_preset11"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_entest"
     value="aib_dllstr_align_test_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_sriov_cap_vf_mig_cap"
     value="pf5_sriov_cap_vf_mig_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_28h_reg_dsp_32g_tx_preset10"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_cfg_sel_reset_assert"
     value="pll_lock_assert" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_out_bit2_rst_val_hwtcl"
     value="reset_to_zero_hfsrout2" />
  <parameter name="cxlio_pf6_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_rst_hwtcl"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter
     name="hssi_pldadapt_rx_0_internal_clk1_sel1"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter
     name="hssi_pldadapt_rx_0_internal_clk1_sel2"
     value="pma_clks_clk1_mux2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range2_size_low_desired_interleave_range2"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_dirclkn_shiften"
     value="aib_red_dirclkn_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_siov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_fifo_read_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_redo"
     value="false" />
  <parameter name="hssi_aibnd_rx_23_redundancy_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter name="cxlio_pf3_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_dv_bond" value="dv_bond_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf0_not_supported" />
  <parameter name="hssi_aibnd_rx_23_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_pld_pma_eye_monitor_polling_bypass_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf6_vf_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_siov_reg3_ims_support"
     value="pf2_siov_reg3_ims_support_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_data_sel_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_3_k_cii_pf_en3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_tph_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf7_tph_cap_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_msix_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_gen3_equalization_disable_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_csb_ctrl0_k_cfg_sys_serr_dis_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_cap_id_nxt_ptr_reg_dsi"
     value="pf0_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_gen3_equalization_disable_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_avmm1_if_0_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_62_k_pf2_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_datasel_gr3_hwtcl"
     value="aib_datasel3_setting1" />
  <parameter name="hssi_pldadapt_tx_13_indv_hwtcl" value="indv_en" />
  <parameter name="hssi_pldadapt_tx_0_fifo_wr_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf0_minus_6db" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_out_bit3_rst_val"
     value="reset_to_zero_hfsrout3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_5_k_cii_start_addr5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_rcvd_pm_turnoff_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_3_vf_tph_intvec_mode_3"
     value="pf0_vf_tphcap_3_vf_tph_intvec_mode_3_false" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_clkdiv"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="cxlio_pf7_vf_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_ctrl_plane_bonding_hwtcl"
     value="individual" />
  <parameter name="cxlio_pf4_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar2_prefetchable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_fifo_rd_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_aib_clk1_sel_hwtcl"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_redo_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_redo_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_6_k_cii_pf_en6_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_pempty_hwtcl" value="2" />
  <parameter name="hssi_pldadapt_tx_15_hrdrst_rst_sm_dis" value="enable_tx_rst_sm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter name="cxlio_pf7_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_hrdrst_rst_sm_dis_hwtcl"
     value="enable_rx_rst_sm" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_core_updnen"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_140_k_pf6_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_bonding_dft_val_hwtcl" value="dft_0" />
  <parameter name="hssi_aibnd_tx_0_aib_iinasyncen" value="aib_inasyncen_setting2" />
  <parameter name="cxlio_pf1_vf_msix_table_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fastbond_wren"
     value="wren_ds_del_us_del" />
  <parameter name="hssi_pldadapt_tx_15_loopback_mode_hwtcl" value="disable" />
  <parameter name="cxlio_pf0_pasid_cap_execute_permission_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_core_updnen"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter name="hssi_pldadapt_tx_23_ds_last_chnl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_rcvr_overflow_err_sts_en_attr"
     value="false" />
  <parameter name="ica_ctrl_k_ica_dbg_stepthrumode_engineer_mode_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_hrdrst_user_ctl_en_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_13_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl1_k_exvf_tph_sttablesize_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_2_k_cii_pf_en2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range2_size_low_memory_active_range2"
     value="pf0_dvsec_flex_bus_range2_size_low_memory_active_range2_true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_pld_pma_fpll_cnt_sel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_mcred_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_user_vsec_offset"
     value="0" />
  <parameter name="cxlio_pf3_vf_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_rxfifowr_post_ct_sel_hwtcl"
     value="rxfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_csb_ctrl0_k_cfg_sys_serr_dis_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_aer_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_flp_inst_iapctl_force_ial"
     value="iapctl_force_ial_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff6_k_exvf_msixpba_offset_pf6_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_rx_true_b2b" value="b2b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar4_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_word_mark" value="wm_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="pf0_reset_entry_bypass_idle_check_engineer_mode_hwtcl"
     value="0" />
  <parameter name="cxlio_pf3_vf_bar5_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf0_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_frmgen_pyld_ins"
     value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter name="cxlio_pf2_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_asn_wait_for_dll_reset_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter name="cxlio_pf5_siov_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_140_k_pf6_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_frmgen_pyld_ins_hwtcl"
     value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_pld_8g_eidleinfersel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_hps_ctrl_en"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_pld_clk1_delay_sel_hwtcl"
     value="delay_path3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_tph_req_cap_reg_st_table_loc"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_indv" value="indv_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable"
     value="pf0_continue" />
  <parameter name="cxlio_pf4_ims_sup_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_169_k_pf7_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar3_enable"
     value="disable" />
  <parameter name="cxlio_pf0_vf_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_redo_atg5"
     value="false" />
  <parameter name="ialpmmctl_vmeb15_engineer_mode_hwtcl" value="72" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar4_reg_bar4_type"
     value="pf2_bar4_mem32" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outpdrv_r34_hwtcl"
     value="aib_pdrv34_setting0" />
  <parameter name="cxlio_pf1_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_l1_2sub_cap_enable"
     value="enable" />
  <parameter name="hssi_pldadapt_tx_0_hdpldadapt_pld_tx_clk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_redo_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_2_vf_tph_devspecific_mode_2"
     value="pf0_vf_tphcap_2_vf_tph_devspecific_mode_2_false" />
  <parameter name="cxlio_pf7_msix_bir_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_jtagid2_k_jtag_id_2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar0_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_gb_tx_idwidth_hwtcl" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_prefetch_decode"
     value="pref64" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dft_hwtcl"
     value="aib_tx_dcc_dft_disable" />
  <parameter name="hssi_pldadapt_rx_15_ds_last_chnl_hwtcl" value="ds_last_chnl" />
  <parameter name="hssi_aibnd_tx_0_aib_tx_dcc_en" value="aib_tx_dcc_enable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_drx_shiften_hwtcl"
     value="aib_red_drx_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter name="hssi_aibnd_tx_0_aib_tx_selflock" value="aib_tx_selflock_enable" />
  <parameter name="cxlio_pf7_vf_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_0_op_mode_hwtcl" value="tx_dcc_enable" />
  <parameter
     name="hssi_pldadapt_rx_15_hrdrst_dll_lock_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_wr_clk_del_sm_scg_en" value="enable" />
  <parameter name="cxlio_pf6_vf_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable_atg4"
     value="gen4_pf0_continue" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable_atg5"
     value="gen5_pf0_continue" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_ctrl_plane_bonding_hwtcl"
     value="individual" />
  <parameter
     name="hssi_pldadapt_rx_13_asn_bypass_pma_pcie_sw_done"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_24h_reg_dsp_16g_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_24h_reg_dsp_16g_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_aibnd_rx_13_powermode_freq_hz_aib_hssi_rx_transfer_clk"
     value="800000000" />
  <parameter name="cxlio_pf7_vf_bar0_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_24h_reg_dsp_16g_tx_preset7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_24h_reg_dsp_16g_tx_preset6"
     value="0" />
  <parameter name="cxlio_pf3_bar4_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_vf_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="hssi_aibnd_tx_23_aib_tx_dcc_byp" value="aib_tx_dcc_byp_disable" />
  <parameter name="hssi_aibnd_tx_0_dfd_dll_dcc_en" value="disable_dfd" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dy_ctl_static"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_19_k_pf0_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_drop_vendor1_msg"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_l1_2sub_cap_enable"
     value="enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_functional_mode"
     value="full_tlp_bypass" />
  <parameter name="cxlio_pf1_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outndrv_r12_hwtcl"
     value="aib_ndrv12_setting0" />
  <parameter name="cxlio_pf3_vf_bar0_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf7_acs_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_low_latency_en" value="disable" />
  <parameter name="hssi_pldadapt_tx_0_phcomp_rd_del" value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_num_of_vf"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_dly_pst_hwtcl"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter
     name="hssi_pldadapt_tx_15_us_bypass_pipeln_hwtcl"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_tph_req_cap_reg_tph_st_tab_size"
     value="0" />
  <parameter name="cxlio_pf5_bar2_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_avmm2_if_15_pldadapt_gate_dis" value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_halfcode_hwtcl"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_cvp_cfg_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_fifo_width_hwtcl" value="fifo_double_width" />
  <parameter name="cxlio_pf4_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_37_k_pf1_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf3_bar2_64b_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf4_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_phase_2_3_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_phase_2_3_atg5"
     value="false" />
  <parameter name="cxlio_pf3_vf_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_6_vf_subysystem_id_6"
     value="0" />
  <parameter name="cxlio_pf4_vf_bar1_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_bar2_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_dv_bond_hwtcl" value="dv_bond_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_rx_enh_link_behavior_ctrl"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_pipe_enable" value="disable" />
  <parameter name="cxlio_pf5_vf_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter name="hssi_avmm2_if_15_hssiadapt_hip_mode" value="disable_hip" />
  <parameter name="cxlio_pf7_bar2_64b_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf6_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_aib_clk1_sel"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1_substates_off_l1sub_t_power_off"
     value="2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf0_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_hip_mode_hwtcl" value="user_chnl" />
  <parameter name="hssi_pldadapt_rx_15_pipe_mode" value="disable_pipe" />
  <parameter name="cxlio_pf7_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ats_ctl1_k_exvf_ats_pagealignreq_pf7_attr"
     value="false" />
  <parameter name="cxlio_pf4_vf_msix_tablesize_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_comp_cnt" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_14h_reg_dsp_tx_preset5"
     value="0" />
  <parameter name="cxlio_flexbus_range1_memory_size_high_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ats_ctl1_k_exvf_ats_pagealignreq_pf4_attr"
     value="false" />
  <parameter name="cxlio_pf2_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter name="hssi_avmm1_if_13_pcs_hip_cal_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_3_k_cii_addr_size3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_14h_reg_dsp_tx_preset4"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_frmgen_mfrm_length" value="2048" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_3_k_cii_pf_en3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_50_k_pf2_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf6_tph_cpl_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_us_bypass_pipeln_hwtcl"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_ecrc_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_0ch_reg_usp_rx_preset_hint0"
     value="0" />
  <parameter
     name="hssi_avmm1_if_23_pldadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_control_link_status_reg_pcie_cap_link_auto_bw_int_en"
     value="false" />
  <parameter name="enable_value_hwtcl" value="enable" />
  <parameter name="cxlio_pf6_msix_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_76_k_pf3_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_113_k_pf5_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter name="cxlio_pf6_pasid_cap_execute_permission_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_siov_dvsec_funtion_dependency_link"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_cpll_post_rst_quiet_time"
     value="128" />
  <parameter name="cxlio_pf0_bar1_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf4_sriov_vf_mig_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_118_k_pf5_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_rx_shiften"
     value="aib_red_rx_shift_disable" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_mode" value="rxphase_comp" />
  <parameter
     name="hssi_pldadapt_rx_13_free_run_div_clk_hwtcl"
     value="out_of_reset_sync" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_num_of_vf"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_core_up_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter name="hssi_pldadapt_rx_15_rx_usertest_sel_hwtcl" value="disable" />
  <parameter name="cxlio_pf7_vf_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_hdpldadapt_speed_grade" value="dash_3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pipe_loopback_control_off_pipe_loopback"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_subs_id3_k_exvf_subsysid_pf7_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_mode" value="phase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_0ch_reg_usp_rx_preset_hint1"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_2_k_cii_addr_size2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter name="hssi_ctr_powerdown_mode" value="false" />
  <parameter name="hssi_pldadapt_tx_13_stretch_num_stages_hwtcl" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_uncor_internal_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_msi_cap_reg_extnd_msg_data_capable"
     value="pf0_msi_cap_reg_extnd_msg_data_capable_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devcapreg2_cpl_to_dis_support"
     value="pf0_devcapreg2_cpl_to_dis_support_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_5_vf_tph_exttphreq_5"
     value="pf0_vf_tphcap_5_vf_tph_exttphreq_5_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_pipe_mode" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_3_vf_tph_sttable_size_3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_jtagid3_k_jtag_id_3_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_hdpldadapt_pld_tx_clk2_rowclk_hz" value="0" />
  <parameter name="hssi_pldadapt_rx_13_fifo_stop_wr_hwtcl" value="n_wr_full" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_bypass_ctrl_2_control"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_fifo_rd_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_acs_capabilities_ctrl_reg_acs_at_block"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar2_reg_bar2_type"
     value="pf5_bar2_mem32" />
  <parameter name="cxlio_pf4_bar5_address_width_user_hwtcl" value="0" />
  <parameter name="iapctl2_vid_engineer_mode_hwtcl" value="32902" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_pcie_int_msg_num"
     value="0" />
  <parameter name="hssi_aibnd_tx_23_dfd_dll_dcc_en_hwtcl" value="disable_dfd" />
  <parameter name="hssi_pldadapt_tx_23_fifo_rd_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_hrdrst_rst_sm_dis_hwtcl"
     value="enable_tx_rst_sm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_acs_capabilities_ctrl_reg_acs_at_block"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_prs_ext_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf2_vf_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_tph_req_cap_reg_dev_spec_mode_supd"
     value="pf6_tph_req_cap_reg_dev_spec_mode_supd_false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_drx_shiften"
     value="aib_red_drx_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter name="hssi_aibnd_rx_23_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_10g_rx_crc32_err_rst_val_hwtcl"
     value="reset_to_zero_crc32" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_aib_fabric_tx_sr_clk_in_hz"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_err_en_fatal_err_en_attr"
     value="false" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_sr_sr_parity_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_error_irq_msk"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_ctl_k_cvp_bar_mode_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter name="hssi_aibnd_rx_15_op_mode" value="rx_dll_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter name="hssi_aibnd_tx_13_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter
     name="hssi_avmm2_if_13_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter name="hssi_pldadapt_rx_13_comp_cnt" value="0" />
  <parameter name="cxlio_pf6_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_vf_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_data_sel_0_attr"
     value="0" />
  <parameter name="cxlio_pf3_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_capability_reg_comm_mode_support"
     value="0" />
  <parameter name="hssi_aibnd_tx_13_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_en_iocsr_unused"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_replay_timer_timeout_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_usp_rx_preset_hint2"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_fifo_wr_clk_sel_hwtcl"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_usp_rx_preset_hint3"
     value="0" />
  <parameter name="cxlio_cfg_ext_pri_next_ptr_user_hwtcl" value="808" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_30_k_pf1_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_pld_txelecidle_rst_val"
     value="reset_to_zero_txelec" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_pwr_on_scale_support"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_stretch_num_stages_hwtcl" value="two_stage" />
  <parameter name="cxlio_pf3_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen2_ctrl_off_selectable_deemph_bit_mux"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_in_bit3_rst_val"
     value="reset_to_zero_hfsrin3" />
  <parameter name="hssi_pldadapt_rx_23_fifo_wr_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_117_k_pf5_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_0_vf_tph_sttable_loc_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_datasel_gr0_hwtcl"
     value="aib_datasel0_setting0" />
  <parameter name="hssi_avmm1_if_15_pcs_hip_cal_en" value="disable" />
  <parameter name="hssi_aibnd_tx_13_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_157_k_pf7_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_mrl_sensor"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_dl_protocol_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_dy_ctlsel"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter name="cxlio_pf5_sriov_vf_revision_id_user_hwtcl" value="1" />
  <parameter name="hssi_ctr_u_aib_top_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_exvf_msix_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf0_tph_cpl_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_dis_phystatchk_b4_partialrst"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_lockreq_muxsel_hwtcl"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter name="cxlio_pf6_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_67_k_pf3_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devcapreg_ep_l1_acc_lat"
     value="0" />
  <parameter name="cxlio_pf0_vf_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_class_code_revision_id_program_interface"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_silicon_rev" value="14nm5" />
  <parameter name="hssi_pldadapt_rx_23_pld_clk1_inv_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_16_k_pf0_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter name="cxlio_pf6_vf_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter name="cxlio_pf1_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_lockreq_muxsel"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_pld_10g_tx_bitslip_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_33_k_pf1_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_rx_fifo_align_clr_rst_val"
     value="reset_to_zero_alignclr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_rcvd_pm_to_ack_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dy_ctl_static_hwtcl"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter name="hssi_aibnd_tx_15_aib_hssi_tx_transfer_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar3_mask"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_aib_outndrv_r78" value="aib_ndrv78_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fpll_shared_direct_async_in_sel"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter name="hssi_pldadapt_rx_15_stretch_num_stages_hwtcl" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf4_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_ehp_tx_correctable_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf1_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_asn_wait_for_fifo_flush_cnt" value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter name="cxlio_pf7_bar0_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_bar4_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_15_low_latency_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_low_latency_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_subs_id3_k_exvf_subsysid_pf7_attr"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_ehp_tx_uncorrectable_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_ctrl_plane_bonding_hwtcl" value="individual" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_6_k_cii_pf_en6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_ica_ctrl_k_ica_dbg_stepthrumode"
     value="ica_ctrl_k_ica_dbg_stepthrumode_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_irq_ctrl_k_cvp_irq_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_45_k_pf2_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar3_mask"
     value="0" />
  <parameter name="cxlio_pf4_pasid_cap_execute_permission_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff4_k_exvf_msixtable_bir_pf4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_txfifowr_post_ct_sel"
     value="txfifowr_sclk_post_ct" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fifo_power_mode_hwtcl"
     value="full_width_ps_dw" />
  <parameter name="cxlio_pf1_bar0_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf4_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_fifo_rd_clk_sel"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter
     name="hssi_aibnd_tx_23_aib_outpdrv_r56_hwtcl"
     value="aib_pdrv56_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter name="hssi_pldadapt_tx_23_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff6_k_exvf_msixtable_offset_pf6_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_halfcode_hwtcl"
     value="aib_tx_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devcapreg2_tph_cpl_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_rcvr_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_pld_pma_pcie_switch_polling_bypass_hwtcl"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_pipe_mode" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_42_k_pf1_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_frmgen_burst" value="frmgen_burst_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_no_eq_needed_rcvd"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_num_of_vf"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_hrdrst_user_ctl_en_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_rx_0_sclk_sel" value="sclk1_rowclk" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_read_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sn_cap_enable"
     value="disable" />
  <parameter name="revb_port_en_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ptm_adj_lsb_k_cfg_ptm_local_clock_adj_lsb_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter name="cxlio_pf1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_target_link_speed"
     value="gen5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outndrv_r34_hwtcl"
     value="aib_ndrv34_setting0" />
  <parameter name="cxlio_pf2_num_of_vf_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_pld_8g_eidleinfersel_polling_bypass"
     value="disable" />
  <parameter name="cxlio_pf4_bar2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_pld_crs_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fifo_rd_clk_sel_hwtcl"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter name="hssi_avmm1_if_23_calibration_type" value="one_time" />
  <parameter name="hssi_pldadapt_tx_23_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter name="cxlio_pf5_vf_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_3_k_cii_start_addr3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_pld_pma_reser_out_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_siov_reg3_ims_support"
     value="pf7_siov_reg3_ims_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_10_k_pf0_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_internal_clk2_sel1_hwtcl"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter name="cxlio_pf7_vf_bar2_64b_enable_hwtcl" value="0" />
  <parameter name="hssi_avmm2_if_15_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_drop_vendor0_msg"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar0_reg_bar0_type"
     value="pf0_bar0_mem32" />
  <parameter name="cxlio_pf3_flags_h_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_word_align_enable_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter name="hssi_aibnd_rx_0_op_mode_hwtcl" value="rx_dll_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_byp_hwtcl"
     value="aib_tx_dcc_byp_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_bypass_ctrl_0_control"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_tsize2_k_exvf_msix_tablesize_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_replay_number_rollover_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_usp_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_usp_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_sriov_cap_vf_mig_cap"
     value="pf6_sriov_cap_vf_mig_cap_false" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_pld_avmm1_clk_rowclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_outctrl_gr1_hwtcl"
     value="aib_outen1_setting1" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_lockreq_muxsel_hwtcl"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter name="cxlio_pf5_vf_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_dwc_tx_parity_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts_atg4"
     value="true" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range1_size_low_desired_interleave_range1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts_atg5"
     value="true" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_pld_avmm2_clk_rowclk_hz"
     value="112500000" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fifo_power_mode"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_5_k_cii_addr_size5_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_sup_mode_hwtcl" value="user_mode" />
  <parameter name="cxlio_pf0_vf_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_98_k_pf4_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar4_prefetchable"
     value="disable" />
  <parameter name="cxlio_flexbus_range2_memory_active_user_hwtcl" value="1" />
  <parameter name="cxlio_pf7_bar4_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf0_sriov_vf_subsys_dev_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_revclasscode_rid"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_bar3_mask_bit0"
     value="false" />
  <parameter name="hssi_avmm1_if_23_pldadapt_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_2ch_reg_usp_32g_tx_preset14"
     value="0" />
  <parameter name="cxlio_pf0_aer_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_avmm2_if_23_pcs_hip_cal_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_2ch_reg_usp_32g_tx_preset13"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_rst_hwtcl"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_2ch_reg_usp_32g_tx_preset12"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_dfd_mux_adpt_16to23"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_pcie_slot_imp"
     value="pf0_not_implemented" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_out_bit0_rst_val_hwtcl"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_out_bit0_rst_val"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf4_aspm_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk1_inv_en_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_13_comp_cnt" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_con_status_reg_no_soft_rst"
     value="pf0_internally_reset" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="cxlio_pf0_bar5_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_2ch_reg_usp_32g_tx_preset15"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_8g_sigdet_out_rst_val"
     value="reset_to_zero_sigdet" />
  <parameter name="cxlio_pf0_msi_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sriov_num_vf_non_ari"
     value="0" />
  <parameter name="hssi_ctr_u_pcie_top_virtual_l1sub_support" value="true" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_eieos_cnt"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter name="cxlio_pf3_vf_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff7_k_exvf_msixpba_bir_pf7_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outctrl_gr0_hwtcl"
     value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar2_mask"
     value="0" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_full_hwtcl" value="full_pc_dw" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_138_k_pf6_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar0_prefetchable"
     value="disable" />
  <parameter name="cxlio_pf0_bar0_mask_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_13_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz"
     value="800000000" />
  <parameter name="hssi_pldadapt_rx_13_fifo_stop_rd_hwtcl" value="rd_empty" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="disable" />
  <parameter name="cxlio_pf5_msix_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_87_k_pf3_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_exp_rom_base_addr_reg_rom_bar_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_xbar_sel_3_attr"
     value="0" />
  <parameter name="cxlio_pf1_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_15_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="cxlio_pf3_vf_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar3_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_us_last_chnl" value="us_last_chnl" />
  <parameter name="cxlio_pf5_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_surprise_down_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter name="hssi_avmm1_if_23_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_exp_rom_base_addr_reg_exp_rom_base_address"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_io_decode"
     value="io32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_pld_clk1_delay_en_hwtcl" value="enable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_inctrl_gr3_hwtcl"
     value="aib_inctrl3_setting3" />
  <parameter name="cxlio_pf5_bar3_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf3_vf_msix_pba_bir_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_vf_bar1_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_rx_15_gb_rx_idwidth" value="idwidth_32" />
  <parameter name="hssi_pldadapt_tx_13_fifo_wr_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_txfifowr_post_ct_sel_hwtcl"
     value="txfifowr_sclk_post_ct" />
  <parameter name="hssi_pldadapt_tx_23_phcomp_rd_del_hwtcl" value="phcomp_rd_del3" />
  <parameter name="cxlio_pf0_bar1_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf3_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_36_k_pf1_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_15_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="sdc_margin_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_cpll_post_rls_quiet_time"
     value="10" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_replay_timer_timeout_err_sts_attr"
     value="false" />
  <parameter name="hssi_avmm1_if_13_pldadapt_uc_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf7_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_corrected_internal_err_sts_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_fifo_wr_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar4_enable"
     value="disable" />
  <parameter name="hssi_aibnd_rx_15_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf2_not_in_msix_table" />
  <parameter name="cxlio_pf6_vf_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fifo_write_latency_adjust"
     value="disable" />
  <parameter name="hssi_aibnd_tx_15_op_mode" value="tx_dcc_enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_7_vf_tph_sttable_size_7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_datapath_tb_sel_hwtcl"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_pld_pma_fpll_cnt_sel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter name="hssi_pldadapt_tx_23_fifo_rd_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl0_k_exvf_tph_sttablesize_pf0_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_write_resp_en" value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_hps_ctrl_en_hwtcl"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff0_k_exvf_msixpba_bir_pf0_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_word_align_hwtcl" value="wa_en" />
  <parameter name="hssi_pldadapt_rx_23_rx_true_b2b_hwtcl" value="b2b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ehp_ctrl1_k_tx_rd_th_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_11_k_pf0_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_15_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_pldadapt_tx_13_aib_clk2_sel"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_core_dn_prgmnvrt"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_ats_reg_inval_queue_dep"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_vf_offset_stride_first_vf_off"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_173_k_pf7_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_pld_clk1_delay_sel" value="delay_path3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_rcvd_pm_turnoff_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_4_vf_tph_intvec_mode_4"
     value="pf0_vf_tphcap_4_vf_tph_intvec_mode_4_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf1_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_clkdiv_hwtcl"
     value="aib_tx_clkdiv_setting1" />
  <parameter name="hssi_pldadapt_tx_23_ds_master_hwtcl" value="ds_master_en" />
  <parameter name="cxlio_pf5_vf_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_10h_reg_usp_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter name="cxlio_pf1_acs_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_15_pldadapt_gate_dis" value="disable" />
  <parameter name="hssi_pldadapt_tx_13_reconfig_settings" value="{}" />
  <parameter name="sideband_clk_user_hwtcl" value="1" />
  <parameter name="cxlio_pf6_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_10h_reg_usp_tx_preset3"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_word_mark_hwtcl" value="wm_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter name="cxlio_pf3_vf_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_subs_id0_k_exvf_subsysid_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_out_bit3_rst_val_hwtcl"
     value="reset_to_zero_hfsrout3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_stagger_control_k_stag_dlycnt_attr"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter name="true_value_hwtcl" value="true" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar5_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_pfull" value="10" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_164_k_pf7_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter name="cxlio_pf3_vf_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_control_link_status_reg_pcie_cap_link_auto_bw_int_en"
     value="false" />
  <parameter name="hssi_pldadapt_rx_23_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_hps_ctrl_en_hwtcl"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_hot_plug_capable"
     value="false" />
  <parameter name="cxlio_pf5_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_msix_pba_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_1ch_reg_dsp_tx_preset9"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_5_vf_msix_table_offset_5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_1ch_reg_dsp_tx_preset8"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_con_status_reg_no_soft_rst"
     value="pf0_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_2_k_cii_start_addr2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_67_k_pf3_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_pfull" value="10" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rcrbbar_en"
     value="rcrbbar_en_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_xbar_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter name="cxlio_pf4_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_2ch_reg_usp_16g_tx_preset15"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_prs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf7_not_in_msix_table_vf" />
  <parameter name="hssi_avmm1_if_13_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_pld_8g_tx_boundary_sel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_2ch_reg_usp_16g_tx_preset12"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_intb_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_2ch_reg_usp_16g_tx_preset13"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_2ch_reg_usp_16g_tx_preset14"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_2_k_cii_addr_size2_attr"
     value="0" />
  <parameter
     name="hssi_avmm2_if_15_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_hrdrst_rst_sm_dis_hwtcl"
     value="enable_tx_rst_sm" />
  <parameter name="cxlio_pf1_vf_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset2"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_duplex_mode_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_subs_id2_k_exvf_subsysid_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_prbs_flags_sr_enable_hwtcl"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_hdpldadapt_speed_grade" value="dash_3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter name="cxlio_pf2_vf_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_tph_req_cap_reg_int_vct_mode_supd"
     value="pf7_tph_req_cap_reg_int_vct_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_cii_ctrl_k_pfdata_vf_virtio_en_attr"
     value="false" />
  <parameter name="cxlio_pf5_vf_bar5_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_rcvr_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_avmm2_if_0_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="hssi_pldadapt_rx_13_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_selflock"
     value="aib_dllstr_align_selflock_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_91_k_pf4_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dy_ctl_static_hwtcl"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff0_k_exvf_msixpba_bir_pf0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf0_aspm_dis" />
  <parameter
     name="hssi_pldadapt_rx_13_txfiford_post_ct_sel"
     value="txfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_phcomp_rd_del_hwtcl" value="phcomp_rd_del3" />
  <parameter name="cxlio_pf0_subsys_vendor_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_ehp_tx_uncorrectable_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_fifo_wr_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_rst"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter name="cxlio_pf6_vf_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff1_k_exvf_msixpba_bir_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter name="hssi_pldadapt_tx_0_tx_datapath_tb_sel" value="har_reset_tb" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_pld_pma_reser_out_polling_bypass"
     value="disable" />
  <parameter name="hssi_aibnd_tx_0_aib_ddrctrl_gr0" value="aib_ddr0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_mlf_tlp_err_sts_attr"
     value="false" />
  <parameter name="part_trait_device" value="AGIB027R29A1E2VR3" />
  <parameter
     name="hssi_aibnd_tx_13_powermode_freq_hz_aib_hssi_tx_transfer_clk"
     value="800000000" />
  <parameter name="cxlio_pf3_vf_bar0_64b_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_empty" value="empty_dw" />
  <parameter name="hssi_pldadapt_rx_0_ds_master" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf0_no_int" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_deskew_ctrl_k_dskw_force_done_p3_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_chnl_bonding_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_23_gb_tx_idwidth" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf5_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_pldadapt_rx_23_ds_bypass_pipeln"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_core_updnen_hwtcl"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar2_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_duplex_mode_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outndrv_r78_hwtcl"
     value="aib_ndrv78_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_6_vf_msix_table_offset_6"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_in_bit2_rst_val_hwtcl"
     value="reset_to_one_hfsrin2" />
  <parameter name="cxlio_pf4_vf_msix_table_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_powermode_freq_hz_pld_tx_clk1_dcm"
     value="400000000" />
  <parameter name="cxlio_pf0_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dll_entest_hwtcl"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_ehp_tx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_cont_cal"
     value="aib_tx_dcc_cal_cont" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_exp_rom_base_addr_reg_rom_bar_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_full" value="full_pc_dw" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_prs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="6" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_dly_pst"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_3_k_cii_addr_size3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_3_k_pf0_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_1_vf_ats_globalinv_support_1"
     value="pf0_vf_atscap_1_vf_ats_globalinv_support_1_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_10h_reg_usp_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_10h_reg_usp_tx_preset3"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_clkdiv_hwtcl"
     value="aib_tx_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_exp_rom_base_addr_reg_exp_rom_base_address"
     value="0" />
  <parameter name="cxlio_pf7_pasid_cap_privileged_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_msix_enable"
     value="disable" />
  <parameter name="cxlio_pf4_vf_bar5_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_rx_15_compin_sel" value="compin_master" />
  <parameter name="hssi_pldadapt_tx_13_gb_tx_idwidth" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf6_no_int" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_auto_lane_flip_ctrl_en"
     value="false" />
  <parameter name="cxlio_pf4_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter name="hssi_pldadapt_rx_23_pma_hclk_scg_en_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_rx_lane_flip_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_head2_cap_mem_hwinit_mode"
     value="pf0_dvsec_head2_cap_mem_hwinit_mode_true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_16_k_pf0_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fifo_write_latency_adjust"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_power_controller"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_in_bit0_rst_val"
     value="reset_to_one_hfsrin0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_4_vf_tph_sttable_size_4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ats_ctl0_k_exvf_ats_pagealignreq_pf3_attr"
     value="false" />
  <parameter name="cxlio_pf1_vf_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_clkdiv_hwtcl"
     value="aib_tx_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_0_vf_msix_pba_offset_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_pld_pma_reser_out_polling_bypass"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_pfull_hwtcl" value="10" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_siov_dvsec_flags_h"
     value="pf5_siov_dvsec_flags_h_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_rxeq_ph01_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter name="hssi_pldadapt_rx_23_bonding_dft_val_hwtcl" value="dft_0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_in_bit2_rst_val"
     value="reset_to_one_hfsrin2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_1_vf_msix_pba_offset_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter name="cxlio_pf1_msix_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_chemem_ctrl_k_perframe_addr_steer_opt"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_compin_sel" value="compin_master" />
  <parameter name="cxlio_pf2_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar2_mask"
     value="0" />
  <parameter name="cxlio_pf5_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_intb_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter name="hssi_pldadapt_rx_13_fifo_rd_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_5_k_pf0_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_asn_wait_for_pma_pcie_sw_done_cnt"
     value="64" />
  <parameter name="hssi_avmm1_if_13_pcs_arbiter_ctrl" value="avmm1_arbiter_uc_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_8_k_pf0_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_compin_sel_hwtcl" value="compin_master" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter name="cxlio_pf0_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_cfg_aer_rc_err_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_ehp_ctrl1_k_outstanding_crd_attr"
     value="0" />
  <parameter name="cxlio_pf4_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_5_vf_revision_id_5"
     value="1" />
  <parameter name="hssi_pldadapt_rx_23_gb_rx_odwidth" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_msi_cap_reg_per_vector_msk_cap"
     value="pf0_msi_cap_reg_per_vector_msk_cap_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_msix_table_ptr_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_tph_req_cap_reg_tph_st_tab_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="6" />
  <parameter name="hssi_pldadapt_rx_13_word_align_enable_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff4_k_exvf_msixpba_offset_pf4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_virtio_en"
     value="pf0_virtio_disable" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter name="cxlio_pf4_vf_bar0_64b_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf4_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf0_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_pipe_msgbuf_overflow_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_tsize3_k_exvf_msix_tablesize_pf6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_chnl_bonding_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_selflock"
     value="aib_tx_selflock_enable" />
  <parameter name="hssi_pldadapt_rx_13_asn_wait_for_fifo_flush_cnt" value="64" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fastbond_wren"
     value="wren_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_xbar_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msix_cap_reg_table_sz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_cap_reg_ari_acs_fun_grp_cap"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_fifo_power_mode_hwtcl"
     value="full_width_ps_dw" />
  <parameter name="cxlio_pf1_vf_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff3_k_exvf_msixtable_offset_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_phy_rxelecidle_k_rxelecidle_disable_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_126_k_pf5_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msi_cap_reg_mul_msg_cap"
     value="5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fifo_read_latency_adjust"
     value="disable" />
  <parameter
     name="hssi_avmm1_if_13_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_43_k_pf1_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_exvf_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_hrdrst_user_ctl_en" value="disable" />
  <parameter name="hssi_pldadapt_rx_23_sclk_sel" value="sclk1_rowclk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_121_k_pf5_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_txfiford_post_ct_sel_hwtcl"
     value="txfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff3_k_exvf_msixtable_bir_pf3_attr"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_manual_up"
     value="aib_tx_dcc_manual_up0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter name="hssi_pldadapt_rx_23_low_latency_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl2_k_lane0_sel_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_selflock_hwtcl"
     value="aib_tx_selflock_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_word_align" value="wa_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_entest_hwtcl"
     value="aib_dllstr_align_test_disable" />
  <parameter name="hssi_pldadapt_tx_15_dv_gen_hwtcl" value="dv_gen_dis" />
  <parameter name="hssi_pldadapt_tx_15_hdpldadapt_pld_tx_clk2_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_0ch_reg_usp_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter name="cxlio_pf2_vf_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter name="hssi_pldadapt_rx_0_pld_clk1_delay_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_0ch_reg_usp_tx_preset0"
     value="0" />
  <parameter name="cxlio_pf5_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outctrl_gr1_hwtcl"
     value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_122_k_pf5_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_byp_iocsr_unused"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_pld_rx_clk1_dcm_hz_hwtcl"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_indv" value="indv_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_168_k_pf7_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_eieos_cnt"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_ctrl1_k_devbrd_type_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_out_bit3_rst_val"
     value="reset_to_zero_hfsrout3" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_pempty_hwtcl" value="2" />
  <parameter
     name="hssi_pldadapt_rx_23_aib_clk1_sel"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_selectable_deemph_bit_mux"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_pld_clk1_inv_en_hwtcl" value="disable" />
  <parameter name="hssi_avmm2_if_23_calibration_type" value="one_time" />
  <parameter name="cxlio_pf6_bar2_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_flags_h_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_125_k_pf5_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_ltr_rst_val_hwtcl"
     value="reset_to_zero_ltr" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_mask_tx_pll_rst_val"
     value="reset_to_zero_maskpll" />
  <parameter name="cxlio_pf1_vf_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_ats_reg_inval_queue_dep"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_outctrl_gr3_hwtcl"
     value="aib_outen3_setting1" />
  <parameter name="cxlio_pf3_vf_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_cii_ctrl_k_pfdata_vf_virtio_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_dbi_access_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf7_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_12_k_pf0_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter name="hssi_ctr_u_phy_top_u_phy_octet1_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter name="cxlio_pf5_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_acs_cap_enable"
     value="disable" />
  <parameter name="hssi_avmm1_if_0_pldadapt_gate_dis" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk1_delay_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter name="hssi_ctr_cxl_pialup_virtual_cvp_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter name="cxlio_pf7_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_8_k_pf0_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_cfg_ram_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_err_en_nonfatal_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_11_k_pf0_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_sh_err_hwtcl" value="sh_err_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_24h_reg_dsp_32g_tx_preset4"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_rx_true_b2b_hwtcl" value="b2b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_24h_reg_dsp_32g_tx_preset5"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fastbond_rden"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_24h_reg_dsp_32g_tx_preset6"
     value="0" />
  <parameter name="cxlio_pf7_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_24h_reg_dsp_32g_tx_preset7"
     value="0" />
  <parameter name="hssi_aibnd_rx_13_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_tph_req_cap_reg_dev_spec_mode_supd"
     value="pf7_tph_req_cap_reg_dev_spec_mode_supd_false" />
  <parameter name="hssi_aibnd_rx_13_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter name="hssi_aibnd_rx_13_aib_datasel_gr1" value="aib_datasel1_setting1" />
  <parameter name="hssi_pldadapt_tx_23_dv_bond_hwtcl" value="dv_bond_dis" />
  <parameter name="cxlio_pf0_revision_id_user_hwtcl" value="1" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_cold_reset_time"
     value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_1_k_cii_addr_size1_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_rst"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_tph_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_asn_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_csb_opcode_ctrl_lock_attr"
     value="false" />
  <parameter name="hssi_aibnd_rx_0_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_subs_id1_k_exvf_subsysid_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_siov_dvsec_funtion_dependency_link"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_loopback_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_vf_offset_stride_first_vf_off"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ptm_adj_lsb_k_cfg_ptm_local_clock_adj_lsb_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_duplex_mode" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter name="cxlio_pf6_pasid_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_pld_avmm2_clk_rowclk_hz"
     value="112500000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_1_vf_ats_pagealignedreq_1"
     value="pf0_vf_atscap_1_vf_ats_pagealignedreq_1_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar1_prefetchable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_stretch_num_stages" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_exp_rom_base_addr_reg_rom_bar_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_phy_rxtermination_k_rxtermination_attr"
     value="127" />
  <parameter
     name="hssi_avmm2_if_23_pcs_calibration_feature_en"
     value="avmm2_pcs_calibration_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_r_flp_phy_rcvd_ts2_all_lanes_dis"
     value="r_flp_phy_rcvd_ts2_all_lanes_dis_false" />
  <parameter name="cxlio_pf5_vf_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl3_k_exvf_tph_sttablelocation_pf6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1_substates_off_l1sub_t_l1_2"
     value="4" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_hp_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_attention_indicator"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_manual_dn"
     value="aib_tx_dcc_manual_dn0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_rx_usertest_sel" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_sriov_cap_vf_mig_cap"
     value="pf1_sriov_cap_vf_mig_cap_false" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_pld_tx_clk1_dcm_hz"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_subsystemid_subsystemvendorid"
     value="0" />
  <parameter name="hssi_aibnd_rx_15_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter name="hssi_pldadapt_tx_15_hip_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_fifo_double_write"
     value="fifo_double_write_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_cap_id_nxt_ptr_reg_dsi"
     value="pf4_not_required" />
  <parameter name="hssi_pldadapt_tx_15_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_14h_reg_usp_rx_preset_hint4"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_14h_reg_usp_rx_preset_hint5"
     value="7" />
  <parameter name="cxlio_pf2_vf_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_con_status_reg_no_soft_rst"
     value="pf3_internally_reset" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fifo_power_mode"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_ctl_k_cvp_bar_type_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar0_reg_bar0_type"
     value="pf7_bar0_mem32" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dy_ctl_static_hwtcl"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf0_not_capable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_support_mod_ts"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_5_vf_msix_pba_bir_5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf7_aspm_dis" />
  <parameter name="cxlio_pf5_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_15_powermode_freq_hz_aib_hssi_tx_transfer_clk"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_pldadapt_rx_0_internal_clk1_sel1_hwtcl"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_ats_reg_page_aglign_req"
     value="pf6_ats_reg_page_aglign_req_false" />
  <parameter name="csr_k_clkreq_hysterisis_engineer_mode_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff3_k_exvf_msixpba_offset_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf5_not_capable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf3_aspm_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_corrected_internal_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_en_iocsr_unused_hwtcl"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_lockreq_muxsel"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter name="hssi_aibnd_rx_15_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_tph_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf3_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_bad_tlp_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_cfg_bw_mgt_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_l1_1_pcipm_support"
     value="true" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_datapath_tb_sel_hwtcl"
     value="har_reset_tb" />
  <parameter
     name="hssi_pldadapt_rx_13_asn_bypass_pma_pcie_sw_done_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf2_vf_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_txferclkout_shiften"
     value="aib_red_txferclkout_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar4_reg_bar4_type"
     value="pf5_bar4_mem32" />
  <parameter name="cxlio_pf0_ltr_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_virtio_en"
     value="pf4_virtio_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_us_bypass_pipeln_hwtcl"
     value="us_bypass_pipeln_dis" />
  <parameter name="cxlio_pf7_num_of_vf_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_ltr_rst_val_hwtcl"
     value="reset_to_zero_ltr" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dft_hwtcl"
     value="aib_tx_dcc_dft_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msix_table_ptr_table_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter name="hssi_aibnd_tx_23_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_cap_id_nxt_ptr_reg_dsi"
     value="pf1_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar4_reg_bar4_type"
     value="pf0_bar4_mem32" />
  <parameter name="hssi_ctr_pipe_direct_octet0_hwtcl" value="octet0_eight_x1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_csb_msg_dropped_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk1_sel_hwtcl" value="pld_clk1_dcm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_76_k_pf3_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_ltr_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_10h_reg_dsp_rx_preset_hint2"
     value="0" />
  <parameter name="hssi_avmm2_if_15_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_10h_reg_dsp_rx_preset_hint3"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_rx_shiften_hwtcl"
     value="aib_red_rx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_93_k_pf4_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="cxlio_pf2_sriov_vf_device_id_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_pld_clk1_inv_en" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_out_bit1_rst_val_hwtcl"
     value="reset_to_one_hfsrout1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_5_k_cii_start_addr5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_89_k_pf4_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_ats_reg_global_inval_suppport"
     value="pf0_ats_reg_global_inval_suppport_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_hot_plug_capable"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_aibnd_tx_13_powermode_ac"
     value="txdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_pldadapt_rx_23_fifo_double_read_hwtcl"
     value="fifo_double_read_en" />
  <parameter name="cxlio_pf4_bar3_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_aibnd_tx_23_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter name="refclk_mode_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_23_aib_outctrl_gr3" value="aib_outen3_setting1" />
  <parameter name="hssi_aibnd_tx_23_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter name="hssi_pldadapt_tx_23_word_mark_hwtcl" value="wm_en" />
  <parameter name="hssi_aibnd_tx_23_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_131_k_pf5_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter name="hssi_avmm2_if_15_silicon_rev" value="14nm5" />
  <parameter name="hssi_pldadapt_tx_13_chnl_bonding" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_mask_tx_pll_rst_val"
     value="reset_to_zero_maskpll" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_powermode_freq_hz_aib_hssi_rx_transfer_clk"
     value="800000000" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter name="hssi_pldadapt_tx_0_comp_cnt" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_tph_req_cap_reg_tph_st_tab_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_new_dll_hwtcl"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter name="cxlio_pf4_bar1_mask_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_15_aib_outndrv_r78" value="aib_ndrv78_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_fifo_rd_clk_sel_hwtcl"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter name="cxlio_pf6_sriov_vf_revision_id_user_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_ecrc_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter name="cxlio_pf2_bar3_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf3_vf_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_dv_mode_hwtcl" value="dv_mode_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_fifo_wr_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_en"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_dirclkn_shiften_hwtcl"
     value="aib_red_dirclkn_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter name="hssi_pldadapt_rx_0_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devvendid_vendorid"
     value="0" />
  <parameter name="cxlio_pf2_sriov_vf_mig_cap_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_vf_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_23_powermode_ac"
     value="txdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_sriov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_tph_req_cap_reg_dev_spec_mode_supd"
     value="pf4_tph_req_cap_reg_dev_spec_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_fifo_rd_clk_frm_gen_scg_en_hwtcl"
     value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_txfifowr_post_ct_sel_hwtcl"
     value="txfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar4_reg_bar4_type"
     value="pf4_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf3_no_int" />
  <parameter name="cxlio_pf3_vf_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_maxpayload_size"
     value="max_payload_512" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_77_k_pf3_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter name="sris_refclk_hwtcl" value="sosctl_srisen_false" />
  <parameter name="cxlio_pf5_vf_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_config_phy_tx_change"
     value="pf0_full_swing" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_tph_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf7_vf_msix_tablesize_user_hwtcl" value="0" />
  <parameter
     name="hssi_avmm2_if_13_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_pld_pma_reser_out_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_manual_dn"
     value="aib_tx_dcc_manual_dn0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_prs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fifo_power_mode"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter name="cxlio_pf1_vf_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_pld_rx_clk1_dcm_hz_hwtcl"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_surprise_down_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dll_entest"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_pld_8g_eidleinfersel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_manual_dn_hwtcl"
     value="aib_tx_dcc_manual_dn0" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_mode_hwtcl" value="txphase_comp" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_msix_next_ptr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter name="hssi_aibnd_tx_13_powermode_dc" value="powerup" />
  <parameter name="cxlio_pf7_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_exvf_tph_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_pempty_hwtcl" value="2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_cfg_ram_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_usp_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_usp_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter name="cxlio_pf1_bar4_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf2_msix_table_offset_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_rx_datapath_tb_sel" value="pcs_chnl_tb" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_txferclkout_shiften"
     value="aib_red_txferclkout_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_dlink_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_select_deemph_var_mux"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_duplex_mode_hwtcl" value="enable" />
  <parameter name="hssi_aibnd_tx_23_powermode_dc" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_con_status_reg_no_soft_rst"
     value="pf3_internally_reset" />
  <parameter name="cxlio_flexbus_range1_media_type_user_hwtcl" value="0" />
  <parameter name="cxlio_pf0_ee_tlp_prefix_user_hwtcl" value="1" />
  <parameter name="cxlio_pf4_vf_bar2_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_avmm2_if_15_func_mode" value="c3adpt_pmadir" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_aib_fabric_rx_sr_clk_in_hz_hwtcl"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_pout_shiften_hwtcl"
     value="aib_red_pout_shift_disable" />
  <parameter
     name="hssi_avmm2_if_23_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_lockreq_muxsel_hwtcl"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_mrl_sensor"
     value="false" />
  <parameter name="cxlio_pf7_msix_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_mode_hwtcl" value="rxphase_comp" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl2_k_lane1_sel_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_pld_pma_pcie_switch_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_8_k_pf0_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_pldpll_error_timeout"
     value="65535" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_ctrl1_k_devbrd_type_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_ctrl1_k_vsec_next_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk1_sel_hwtcl" value="pld_clk1_dcm" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_52_k_pf2_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf1_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_20h_reg_dsp_rx_preset_hint10"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_20h_reg_dsp_rx_preset_hint11"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar2_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf0_sriov_vf_mig_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_dy_ctl_static"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_5_vf_tph_sttable_loc_5"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar2_mask"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar4_64b_enable_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_sr_sr_reserved_out_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf4_not_in_msix_table_vf" />
  <parameter
     name="hssi_pldadapt_tx_13_fpll_shared_direct_async_in_sel_hwtcl"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter name="hssi_pldadapt_tx_0_dv_gen" value="dv_gen_dis" />
  <parameter name="hssi_ctr_pcie_p0_config" value="p0_rp" />
  <parameter name="hssi_pldadapt_tx_23_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf2_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_pipe_msgbuf_overflow_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_0_k_cii_addr_size0_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_asn_wait_for_dll_reset_cnt" value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_7_k_cii_addr_size7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter name="cxlio_pf3_num_of_vf_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_cap_id_nxt_ptr_reg_dsi"
     value="pf7_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_l1_1sub_cap_enable"
     value="enable" />
  <parameter name="cxlio_pf0_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter name="hssi_pldadapt_tx_0_fifo_width" value="fifo_double_width" />
  <parameter name="cxlio_pf7_vf_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_acs_capabilities_ctrl_reg_acs_src_valid"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_drx_shiften_hwtcl"
     value="aib_red_drx_shift_disable" />
  <parameter name="cxlio_pf5_sriov_vf_subsys_dev_id_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_msi_per_vector_msk_user_hwtcl" value="0" />
  <parameter name="cxlio_flexbus_range1_memory_size_low_hwtcl" value="0" />
  <parameter name="cxlio_pf6_bar5_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_ctr_u_ial_top_r_credit_return_scheme" value="free_cnt" />
  <parameter
     name="hssi_pldadapt_rx_23_powermode_freq_hz_pld_rx_clk1_dcm"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msix_cap_reg_table_sz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset2"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter name="hssi_pldadapt_rx_23_phcomp_rd_del_hwtcl" value="phcomp_rd_del2" />
  <parameter name="hssi_pldadapt_tx_23_us_master_hwtcl" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_dtx_shiften_hwtcl"
     value="aib_red_dtx_shift_disable" />
  <parameter name="cxlio_pf5_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_hps_ctrl_en_hwtcl"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_aer_rc_err_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_6_vf_tph_sttable_loc_6"
     value="0" />
  <parameter name="cxlio_pf4_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_en"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_msi_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_tx_usertest_sel_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_empty" value="empty_default" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_manual_up"
     value="aib_tx_dcc_manual_up0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_cii_ctrl_k_cii_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable_atg4"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable_atg5"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_1_k_cii_addr_size1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_19_k_pf0_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_red_shift_en"
     value="aib_red_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_tph_req_cap_reg_st_table_loc"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_en_hwtcl"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_aib_clk1_sel_hwtcl"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_5_vf_ats_invqueue_depth_5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="disable" />
  <parameter name="cxlio_pf7_class_code_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar2_enable"
     value="disable" />
  <parameter name="cxlio_pf2_vf_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_41_k_pf1_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_dirclkp_shiften"
     value="aib_red_dirclkp_shift_disable" />
  <parameter
     name="hssi_pldadapt_rx_13_aib_clk1_sel"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_0_vf_revision_id_0"
     value="1" />
  <parameter name="hssi_pldadapt_rx_13_pma_hclk_scg_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter name="cxlio_pf5_vf_bar4_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_phcomp_rd_del_hwtcl" value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar2_reg_bar2_type"
     value="pf7_bar2_mem32" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_8g_sigdet_out_rst_val_hwtcl"
     value="reset_to_zero_sigdet" />
  <parameter name="hssi_aibnd_tx_23_aib_tx_dcc_en" value="aib_tx_dcc_enable" />
  <parameter name="cxlio_pf2_bar5_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_csb_opcode_ctrl_lock_attr"
     value="false" />
  <parameter name="hssi_aibnd_tx_13_aib_tx_dcc_dft" value="aib_tx_dcc_dft_disable" />
  <parameter
     name="hssi_pldadapt_tx_0_aib_clk1_sel"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter name="hssi_pldadapt_tx_15_fifo_stop_rd" value="rd_empty" />
  <parameter name="cxlio_pf5_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_rcvd_pm_turnoff_en_attr"
     value="false" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_sr_sr_reserved_in_en" value="enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_sriov_next_ptr"
     value="624" />
  <parameter
     name="hssi_aibnd_rx_13_aib_red_shift_en_hwtcl"
     value="aib_red_shift_disable" />
  <parameter name="hssi_ctr_sideband_clk_sel_hwtcl" value="sideband_div8clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_dbi_access_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_15_k_pf0_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf7_vf_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_14h_reg_dsp_tx_preset5"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_byp_hwtcl"
     value="aib_tx_dcc_byp_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_14h_reg_dsp_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_exvf_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_hip_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_fifo_stop_wr" value="wr_full" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_en"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_capability_reg_l1_2_aspm_support"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_exp_rom_base_addr_reg_rom_bar_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_fifo_stop_rd_hwtcl" value="rd_empty" />
  <parameter name="hssi_pldadapt_rx_23_dv_mode_hwtcl" value="dv_mode_dis" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_pld_pma_eye_monitor_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_in_bit1_rst_val_hwtcl"
     value="reset_to_one_hfsrin1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff5_k_exvf_msixtable_bir_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_class_code_revision_id_revision_id"
     value="0" />
  <parameter name="opt_csb_pll_en_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter name="cxlio_pf1_sriov_vf_revision_id_user_hwtcl" value="1" />
  <parameter name="hssi_pldadapt_rx_15_bonding_dft_val_hwtcl" value="dft_0" />
  <parameter name="hssi_pldadapt_tx_13_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter name="targeted_devkit_hwtcl" value="NONE" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_23_hrdrst_user_ctl_en" value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_outndrv_r56_hwtcl"
     value="aib_ndrv56_setting0" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_full_hwtcl" value="full_pc_dw" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_46_k_pf2_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter name="cxlio_pf5_vf_bar3_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf0_bar4_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf3_aer_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_iinasyncen_hwtcl"
     value="aib_inasyncen_setting2" />
  <parameter name="hssi_aibnd_tx_23_op_mode" value="tx_dcc_enable" />
  <parameter name="hssi_ctr_active_lane_octet0" value="octet0_lane_8on" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter name="cxlio_pf6_vf_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter name="cxlio_pf6_func_dep_link_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_sh_err" value="sh_err_dis" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar1_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_red_shift_en_hwtcl"
     value="aib_red_shift_disable" />
  <parameter name="cxlio_pf6_aer_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_pipe_mode_hwtcl" value="disable_pipe" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_halfcode"
     value="aib_tx_halfcode_enable" />
  <parameter name="hssi_ctr_active_lane_octet1" value="octet1_lane_8on" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf2_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_devcapreg2_tph_cpl_support"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_virtio_en"
     value="pf0_virtio_disable" />
  <parameter name="cxlio_maxpayload_size_user_hwtcl" value="2" />
  <parameter name="hssi_pldadapt_tx_23_fifo_stop_wr_hwtcl" value="wr_full" />
  <parameter
     name="hssi_pldadapt_rx_15_ds_bypass_pipeln"
     value="ds_bypass_pipeln_dis" />
  <parameter name="pipe_direct_mode_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_intd_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_phy_rxelecidle_k_rxelecidle_disable_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_frmgen_bypass_hwtcl"
     value="frmgen_bypass_en" />
  <parameter name="hssi_pldadapt_tx_13_compin_sel" value="compin_master" />
  <parameter
     name="hssi_avmm1_if_23_pcs_calibration_feature_en"
     value="avmm1_pcs_calibration_dis" />
  <parameter name="cxlio_pf5_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="6" />
  <parameter name="cxlio_pf6_sriov_vf_mig_int_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_23_aib_iinasyncen" value="aib_inasyncen_setting2" />
  <parameter name="cxlio_pf6_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_0_powermode_freq_hz_aib_hssi_tx_transfer_clk"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_expansion_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_csb_msg_dropped_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_ats_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_hrdrst_align_bypass_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter name="hssi_avmm1_if_0_pldadapt_read_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_frmgen_bypass_hwtcl"
     value="frmgen_bypass_en" />
  <parameter name="cxlio_pf7_vf_msix_table_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_clk_csr_k_osc_clk_dis"
     value="clk_csr_k_osc_clk_dis_false" />
  <parameter name="hssi_pldadapt_tx_23_low_latency_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf7_vf_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf1_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_in_bit2_rst_val_hwtcl"
     value="reset_to_one_hfsrin2" />
  <parameter name="hssi_aibnd_tx_23_op_mode_hwtcl" value="tx_dcc_enable" />
  <parameter name="cxlio_pf3_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_34_k_pf1_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_ehp_rx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter name="cxlio_pf2_vf_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="hssi_aibnd_tx_13_op_mode_hwtcl" value="tx_dcc_enable" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_pempty_hwtcl" value="2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_14_k_pf0_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_us_last_chnl_hwtcl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_loopback_mode" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_24h_reg_usp_tx_preset13"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_24h_reg_usp_tx_preset12"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_7_vf_msix_table_bir_7"
     value="0" />
  <parameter name="hssi_ctr_pcie_p3_config" value="p3_rp" />
  <parameter name="cxlio_pf3_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_38_k_pf1_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_lockreq_muxsel"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_mlf_tlp_err_sts_en_attr"
     value="false" />
  <parameter name="cxlio_pf2_msi_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_bar1_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_avmm2_if_23_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf5_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_ptm_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_rxeq_ph01_en_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_rxeq_ph01_en_atg4"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_dftmuxsel"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf5_minus_6db" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_csb_msg_dropped_err_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_rst_prgmnvrt"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_fc_protocol_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msi_cap_reg_extnd_msg_data_capable"
     value="pf2_msi_cap_reg_extnd_msg_data_capable_false" />
  <parameter name="show_hidden_tab_hwtcl" value="0" />
  <parameter name="cxlio_hdm_count_user_hwtcl" value="2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_28h_reg_usp_32g_tx_preset9"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_new_dll_hwtcl"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_28h_reg_usp_32g_tx_preset8"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_datasel_gr0_hwtcl"
     value="aib_datasel0_setting0" />
  <parameter name="hssi_pldadapt_tx_0_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter name="cxlio_pf4_vf_msix_table_offset_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_rx_true_b2b" value="b2b" />
  <parameter name="hssi_ctr_active_lane_octet0_hwtcl" value="octet0_lane_8on" />
  <parameter name="cxlio_pf0_bar2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_sriov_cap_vf_mig_int"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_compin_sel" value="compin_master" />
  <parameter
     name="hssi_aibnd_rx_23_aib_inctrl_gr3_hwtcl"
     value="aib_inctrl3_setting3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_stop_rd" value="rd_empty" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf6_sriov_vf_bar0_mem32" />
  <parameter name="hssi_aibnd_rx_15_aib_outndrv_r12" value="aib_ndrv12_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf7_minus_6db" />
  <parameter name="hssi_aibnd_tx_13_aib_tx_dcc_en" value="aib_tx_dcc_enable" />
  <parameter name="hssi_pldadapt_rx_23_ds_last_chnl_hwtcl" value="ds_last_chnl" />
  <parameter name="hssi_pldadapt_tx_13_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_pldadapt_tx_15_fifo_rd_clk_frm_gen_scg_en_hwtcl"
     value="enable" />
  <parameter name="cxlio_pf6_vf_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf6_not_capable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf4_no_int" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_161_k_pf7_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_11_k_pf0_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_pld_aib_loopback_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_powermode_dc_hwtcl" value="powerup" />
  <parameter name="cxlio_pf1_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_tx_0_frmgen_wordslip_hwtcl"
     value="frmgen_wordslip_dis" />
  <parameter name="cxlio_pf4_bar5_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_free_run_div_clk" value="out_of_reset_sync" />
  <parameter name="hssi_pldadapt_tx_0_indv_hwtcl" value="indv_en" />
  <parameter name="cxlio_pf6_vf_msix_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_aib_fabric_rx_transfer_clk_hz"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_10g_rx_crc32_err_rst_val_hwtcl"
     value="reset_to_zero_crc32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_subs_id0_k_exvf_subsysid_pf0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_ats_reg_global_inval_suppport"
     value="pf1_ats_reg_global_inval_suppport_false" />
  <parameter
     name="hssi_pldadapt_rx_23_ds_bypass_pipeln_hwtcl"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dll_dft_sel"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_xbar_sel_2_attr"
     value="0" />
  <parameter name="cxlio_pf3_tph_cpl_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fastbond_rden_hwtcl"
     value="rden_ds_fast_us_fast" />
  <parameter name="cxlio_pf2_vf_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_inctrl_gr1_hwtcl"
     value="aib_inctrl1_setting3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf2_not_capable" />
  <parameter name="cxlio_pf5_vf_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_clkdiv_hwtcl"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter
     name="hssi_pldadapt_tx_23_fifo_rd_clk_sel"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_err_en_correct_err_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_test_clk_pll_en_n"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_rcvd_pm_to_ack_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="cxlio_pf0_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_phcomp_rd_del" value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter name="cxlio_pf0_sriov_vf_revision_id_user_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_halfcode"
     value="aib_tx_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_prbs_flags_sr_enable_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_1_vf_revision_id_1"
     value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devcapreg2_ee_tlp_prefix_support"
     value="pf0_devcapreg2_ee_tlp_prefix_support_true" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_1_vf_subysystem_id_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter name="cxlio_pf5_vf_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_hrdrst_user_ctl_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl_k_dfd_q3_sel_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter name="hssi_aibnd_rx_23_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_aib_clk2_sel_hwtcl"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_fastbond_wren"
     value="wren_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range1_size_high_memory_range1_size_high"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_fifo_wr_clk_sel_hwtcl"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_rcvd_pm_to_ack_en_attr"
     value="false" />
  <parameter name="cxlio_pf1_aer_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_pipe_mode_hwtcl" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_6_vf_msix_pba_bir_6"
     value="0" />
  <parameter name="cxlio_pf2_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode_atg4"
     value="gen4_pf0_next_rec_speed" />
  <parameter name="hssi_ctr_u_pcie_top_ptm_enable" value="disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode_atg5"
     value="gen5_pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_3_k_cii_start_addr3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf2_no_int" />
  <parameter name="hssi_aibnd_tx_13_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_152_k_pf6_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_14_k_pf0_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msi_cap_reg_per_vector_msk_cap"
     value="pf5_msi_cap_reg_per_vector_msk_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff0_k_exvf_msixpba_offset_pf0_attr"
     value="0" />
  <parameter name="cxlio_pf2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_frmgen_pyld_ins_hwtcl"
     value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_10g_rx_crc32_err_rst_val"
     value="reset_to_zero_crc32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_rx_enh_link_behavior_ctrl"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_tph_req_cap_reg_dev_spec_mode_supd"
     value="pf1_tph_req_cap_reg_dev_spec_mode_supd_false" />
  <parameter name="hssi_pldadapt_tx_13_us_master_hwtcl" value="us_master_en" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_dftmuxsel"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter name="cxlio_pf6_vf_bar1_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_asn_wait_for_fifo_flush_cnt" value="64" />
  <parameter name="cxlio_pf2_prs_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_hrdrst_dcd_cal_done_bypass" value="disable" />
  <parameter name="cxlio_pf7_vf_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_cfg_ram_correctable_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf1_vf_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fastbond_wren"
     value="wren_ds_fast_us_fast" />
  <parameter name="cxlio_flr_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_jtagid1_k_jtag_id_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter name="cxlio_pf0_bar1_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable_atg4"
     value="gen4_pf0_continue" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_ecrc_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable_atg5"
     value="gen5_pf0_continue" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_powermode_ac_hwtcl"
     value="txdatapath_high_speed_pwr" />
  <parameter name="cxlio_pf7_sriov_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter name="hssi_pldadapt_rx_15_rx_prbs_flags_sr_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_trig_sel_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_subs_id3_k_exvf_subsysid_pf6_attr"
     value="0" />
  <parameter name="cxl_ldid_en_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_23_aib_outpdrv_r12" value="aib_pdrv12_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_80_k_pf3_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_aib_fabric_rx_transfer_clk_hz_hwtcl"
     value="800000000" />
  <parameter
     name="hssi_aibnd_tx_13_aib_outctrl_gr2_hwtcl"
     value="aib_outen2_setting1" />
  <parameter name="hssi_pldadapt_rx_15_fifo_wr_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_dwc_tx_parity_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf3_vf_msix_tablesize_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pri_out_pagereq_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_replay_timer_timeout_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_subs_id2_k_exvf_subsysid_pf4_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_attention_indicator"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msix_table_ptr_table_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_ptm_autoupdate"
     value="autoupdate_10ms" />
  <parameter name="hssi_pldadapt_tx_13_gb_tx_idwidth_hwtcl" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_pld_pma_pcie_switch_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_clock_del_measure_enable_hwtcl"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_pld_avmm1_clk_rowclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_reset_ctrl1_k_clrhip_not_rst_sticky_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff2_k_exvf_msixtable_bir_pf2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff3_k_exvf_msixpba_offset_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar4_prefetchable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_lpbk_mode" value="disable" />
  <parameter name="cxlio_pf4_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter name="hssi_aib_ssm_silicon_rev" value="14nm5" />
  <parameter name="hssi_aibnd_tx_15_aib_ddrctrl_gr0" value="aib_ddr0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_24h_reg_usp_16g_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_133_k_pf6_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_24h_reg_usp_16g_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_24h_reg_usp_16g_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_jtagid1_k_jtag_id_1_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_core_up_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter name="cxlio_pf3_vf_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_24h_reg_usp_16g_tx_preset7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_subs_id3_k_exvf_subsysid_pf6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="hssi_pldadapt_tx_23_hdpldadapt_pld_tx_clk2_dcm_hz" value="0" />
  <parameter name="hssi_avmm1_if_23_func_mode" value="c3adpt_pmadir" />
  <parameter name="hssi_pldadapt_rx_15_rx_true_b2b_hwtcl" value="b2b" />
  <parameter name="hssi_pldadapt_rx_23_loopback_mode" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_pld_pma_fpll_cnt_sel_polling_bypass"
     value="disable" />
  <parameter name="cxlio_pf0_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_tx_13_frmgen_pipeln_hwtcl"
     value="frmgen_pipeln_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_rst"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_hp_pme_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf1_not_supported" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_prs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_user_vsec_offset"
     value="0" />
  <parameter name="cxlio_flexbus_range2_memory_size_high_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_ds_last_chnl_hwtcl" value="ds_last_chnl" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fifo_read_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter name="cxlio_pf0_sriov_vf_offset_stride_first_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_10h_reg_usp_rx_preset_hint3"
     value="7" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fastbond_wren"
     value="wren_ds_del_us_del" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_10h_reg_usp_rx_preset_hint2"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter name="cxlio_pf5_bar1_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_vf_bar0_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_rx_0_gb_rx_idwidth" value="idwidth_32" />
  <parameter name="hssi_pldadapt_rx_15_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter name="cxlio_pf6_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dy_ctl_static"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_reset_ctrl0_k_cvp_intf_reset_ctl_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_2_k_cii_pf_en2_attr"
     value="0" />
  <parameter name="cxlio_pf6_pasid_cap_privileged_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ehp_ctrl1_k_tx_rd_th_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_65_k_pf2_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_revclasscode_class_codes"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_user_vsec_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_msi_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_dft_hssitestip_dll_dcc_en_hwtcl"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar4_reg_bar4_type"
     value="pf2_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_exp_rom_base_addr_reg_rom_bar_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_ctrl_plane_bonding_hwtcl"
     value="individual" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_class_code_revision_id_program_interface"
     value="0" />
  <parameter name="cxlio_pf2_bar4_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf3_msi_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_pasid_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_word_align" value="wa_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar3_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_hdpldadapt_csr_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_ehp_rx_correctable_err_en_attr"
     value="false" />
  <parameter name="hssi_avmm2_if_23_hssiadapt_hip_mode" value="disable_hip" />
  <parameter name="cxlio_pf2_bar1_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_phcomp_rd_del" value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_ats_reg_inval_queue_dep"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range1_size_low_media_type_range1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar2_reg_bar2_type"
     value="pf3_bar2_mem32" />
  <parameter name="cxlio_pf2_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar0_reg_bar0_type"
     value="pf0_bar0_mem32" />
  <parameter name="cxlio_pf2_vf_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_rx_shiften"
     value="aib_red_rx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_6_k_cii_pf_en6_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_rst_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff5_k_exvf_msixpba_bir_pf5_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_dly_pst"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter name="cxlio_pf1_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_cap_id_nxt_ptr_reg_dsi"
     value="pf4_not_required" />
  <parameter
     name="hssi_pldadapt_tx_23_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_eieos_cnt"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf7_msi_vec_1" />
  <parameter name="cxlio_pf5_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_bar1_mask_bit0"
     value="false" />
  <parameter name="cxlio_pf0_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_ehp_tx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_subs_id1_k_exvf_subsysid_pf2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_frmgen_wordslip"
     value="frmgen_wordslip_dis" />
  <parameter name="hssi_aibnd_tx_0_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_128_k_pf5_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_13_op_mode" value="rx_dll_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_cvp_mode"
     value="cvp_disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_free_run_div_clk_hwtcl"
     value="out_of_reset_sync" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outndrv_r56_hwtcl"
     value="aib_ndrv56_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter name="cxlio_pf4_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter name="cxlio_pf4_msix_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_45_k_pf2_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_halfcode_hwtcl"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_82_k_pf3_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_pld_avmm1_clk_rowclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_phase_2_3"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_aib_clk1_sel"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_dtx_shiften_hwtcl"
     value="aib_red_dtx_shift_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar0_reg_bar0_type"
     value="pf1_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_81_k_pf3_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf6_vf_msix_tablesize_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff3_k_exvf_msixpba_bir_pf3_attr"
     value="0" />
  <parameter name="cxlio_pf4_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar2_mask"
     value="0" />
  <parameter name="cxlio_pf6_vf_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_core_updnen_hwtcl"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_24h_reg_dsp_16g_tx_preset7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_24h_reg_dsp_16g_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_24h_reg_dsp_16g_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter name="hssi_avmm2_if_0_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_pldadapt_rx_23_internal_clk2_sel2_hwtcl"
     value="pma_clks_clk2_mux2" />
  <parameter name="cxlio_pf7_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_bad_dllp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_24h_reg_dsp_16g_tx_preset4"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_pipe_enable_hwtcl" value="disable" />
  <parameter
     name="hssi_avmm2_if_0_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter name="hssi_aibnd_rx_13_powerdown_mode_hwtcl" value="false" />
  <parameter name="hssi_avmm2_if_13_pldadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_sideband_clksel"
     value="sideband_div8clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl3_k_exvf_tph_sttablelocation_pf7_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_fifo_write_ctrl_hwtcl"
     value="blklock_ignore" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_5_vf_ats_pagealignedreq_5"
     value="pf0_vf_atscap_5_vf_ats_pagealignedreq_5_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar0_reg_bar0_type"
     value="pf2_bar0_mem32" />
  <parameter
     name="hssi_aibnd_rx_23_powermode_ac"
     value="rxdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_ats_reg_global_inval_suppport"
     value="pf2_ats_reg_global_inval_suppport_false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_pldadapt_rx_13_fifo_wr_clk_sel_hwtcl"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_rx_shiften_hwtcl"
     value="aib_red_rx_shift_disable" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_test_clk_pll_en_n_hwtcl"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_4_k_cii_start_addr4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter name="cxlio_pf4_bar0_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_hdm_count_hwtcl" value="2" />
  <parameter name="hssi_pldadapt_rx_13_fifo_wr_clk_scg_en" value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_core_up_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_core_up_prgmnvrt"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter name="cxlio_pf2_bar4_64b_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_corrected_internal_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_ltd_b_rst_val"
     value="reset_to_one_ltdb" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_datapath_tb_sel_hwtcl"
     value="pcs_chnl_tb" />
  <parameter name="cxlio_pf7_vf_bar4_enable_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_15_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter name="hssi_pldadapt_rx_23_rx_usertest_sel_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="hssi_aibnd_tx_0_aib_tx_dcc_byp" value="aib_tx_dcc_byp_disable" />
  <parameter
     name="hssi_avmm2_if_15_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fifo_write_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_data_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_replay_timer_timeout_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_inta_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cvp_bar_num"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_siov_dvsec_flags_h"
     value="pf2_siov_dvsec_flags_h_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_avmm_ctrl_k_security_bypass_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_dlink_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_bad_dllp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fifo_write_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_dirclkn_shiften"
     value="aib_red_dirclkn_shift_disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_dly_pst"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_27_k_pf1_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_ds_bypass_pipeln"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_sriov_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_chnl_bonding" value="disable" />
  <parameter name="hssi_pldadapt_rx_13_free_run_div_clk" value="out_of_reset_sync" />
  <parameter
     name="hssi_pldadapt_rx_13_powermode_freq_hz_pld_rx_clk1_dcm"
     value="400000000" />
  <parameter name="hssi_avmm1_if_15_pldadapt_uc_blocking_enable" value="enable" />
  <parameter name="hssi_avmm1_if_23_pcs_arbiter_ctrl" value="avmm1_arbiter_uc_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter name="qhip_csb2wire_en_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar2_reg_bar2_type"
     value="pf1_bar2_mem32" />
  <parameter name="hssi_pldadapt_tx_15_hrdrst_dcd_cal_done_bypass" value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_datasel_gr0_hwtcl"
     value="aib_datasel0_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter name="hssi_aibnd_rx_15_aib_outpdrv_r78" value="aib_pdrv78_setting2" />
  <parameter
     name="hssi_aibnd_tx_13_powermode_ac_hwtcl"
     value="txdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_bar5_mask_bit0"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_duplex_mode" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_acs_capabilities_ctrl_reg_acs_src_valid"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_siov_reg3_ims_support"
     value="pf1_siov_reg3_ims_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_msix_pba_ptr_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_42_k_pf1_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_rst"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_4_k_cii_addr_size4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf6_sriov_vf_bar4_mem32" />
  <parameter name="hssi_avmm1_if_0_pldadapt_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_rx_shiften"
     value="aib_red_rx_shift_disable" />
  <parameter name="hssi_avmm2_if_0_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_dsp_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_dsp_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf3_not_in_msix_table" />
  <parameter name="cxlio_pf4_vf_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_csb_ctrl0_k_reloadcred_attr"
     value="false" />
  <parameter name="cxlio_pf6_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf3_not_supported" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_dv_gen" value="dv_gen_dis" />
  <parameter name="hssi_pldadapt_rx_0_asn_bypass_pma_pcie_sw_done" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_hrc_dfd_grp2_sel"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter name="hssi_aibnd_tx_23_dfd_dll_dcc_en" value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dwc_ctrl0_k_rx_lane_flip_en_attr"
     value="false" />
  <parameter name="hssi_aibnd_rx_0_redundancy_en" value="disable" />
  <parameter
     name="hssi_avmm1_if_23_hssiadapt_sr_sr_free_run_div_clk"
     value="out_of_reset_sync" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_selflock"
     value="aib_tx_selflock_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_warm_rst_timeout"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_irq_ctrl_k_irq_misc_ctrl_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf6_sriov_vf_bar4_mem32" />
  <parameter name="hssi_aibnd_tx_0_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_28h_reg_usp_32g_tx_preset10"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_28h_reg_usp_32g_tx_preset11"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_2_k_compressed"
     value="cvp_ctrl_2_k_compressed_false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msi_cap_reg_extnd_msg_data_capable"
     value="pf3_msi_cap_reg_extnd_msg_data_capable_false" />
  <parameter name="hssi_pldadapt_tx_13_fifo_stop_rd_hwtcl" value="rd_empty" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_byp_hwtcl"
     value="aib_tx_dcc_byp_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fastbond_wren_hwtcl"
     value="wren_ds_del_us_del" />
  <parameter
     name="hssi_aibnd_rx_15_aib_red_shift_en"
     value="aib_red_shift_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_1ch_reg_usp_tx_preset8"
     value="0" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_1ch_reg_usp_tx_preset9"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_135_k_pf6_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_sclk_sel_hwtcl" value="sclk1_rowclk" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_inctrl_gr2_hwtcl"
     value="aib_inctrl2_setting2" />
  <parameter
     name="hssi_avmm2_if_0_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_intd_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_ehp_rx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar0_reg_bar0_type"
     value="pf6_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_aib_clk2_sel_hwtcl"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter name="hssi_pldadapt_rx_23_pld_clk1_sel_hwtcl" value="pld_clk1_dcm" />
  <parameter name="hssi_pldadapt_tx_0_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_exvf_virtio_en"
     value="disable" />
  <parameter name="hssi_aibnd_rx_23_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter name="hssi_aibnd_rx_23_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_rst_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter name="cxlio_pf7_vf_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fifo_rd_clk_sel"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_siov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_pld_clk1_delay_sel_hwtcl"
     value="delay_path3" />
  <parameter name="hssi_pldadapt_rx_23_lpbk_mode" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_con_status_reg_no_soft_rst"
     value="pf1_internally_reset" />
  <parameter name="hssi_pldadapt_rx_0_hrdrst_rst_sm_dis" value="enable_rx_rst_sm" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outctrl_gr0_hwtcl"
     value="aib_outen0_setting1" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_pld_txelecidle_rst_val"
     value="reset_to_zero_txelec" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dll_entest"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter name="hssi_pldadapt_rx_0_reconfig_settings" value="{}" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_3_k_pf0_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf2_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_120_k_pf5_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter name="cxlio_pf4_vf_msix_pba_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_tph_req_cap_reg_etph_req_supd"
     value="pf6_tph_req_cap_reg_etph_req_supd_false" />
  <parameter name="hssi_pldadapt_rx_23_hrdrst_align_bypass_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_dsp_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_link_auto_bw_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_dsp_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_18h_reg_usp_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_vf_device_id_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_18h_reg_usp_tx_preset7"
     value="0" />
  <parameter name="cxlio_pf7_vf_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_vf_device_id_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_ehp_ctrl0_k_ehp_control_reg_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_powermode_dc" value="powerup" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_entest_hwtcl"
     value="aib_dllstr_align_test_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_fixedcred_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_fifo_double_read"
     value="fifo_double_read_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_maxpayload_size"
     value="max_payload_128" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outpdrv_r12_hwtcl"
     value="aib_pdrv12_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_frmgen_mfrm_length" value="2048" />
  <parameter name="hssi_aibnd_rx_23_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter
     name="hssi_avmm1_if_13_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter name="hssi_pldadapt_rx_23_hdpldadapt_csr_clk_hz" value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_dly_pst"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="cfg_avmm_bypass_configload_hwtcl"
     value="cfg_avmm_csr_k_partial_bypass_configload_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_41_k_pf1_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_134_k_pf6_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf0_bar5_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_rx_prbs_flags_sr_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_hot_plug_surprise"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_us_bypass_pipeln"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fifo_read_latency_adjust_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf4_vf_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_new_dll_hwtcl"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter name="cxlio_pf3_vf_bar5_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_3_vf_msix_pba_bir_3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_cfg_ram_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_test_clk_pll_en_n_hwtcl"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_pldadapt_tx_15_aib_clk1_sel_hwtcl"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_subs_id2_k_exvf_subsysid_pf4_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_internal_clk2_sel1_hwtcl"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter
     name="hssi_pldadapt_rx_15_rxfiford_post_ct_sel"
     value="rxfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter name="hssi_avmm1_if_0_calibration_type" value="one_time" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_hps_ctrl_en"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter name="cxlio_pf4_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_maxpayload_size"
     value="max_payload_128" />
  <parameter name="hssi_pldadapt_tx_13_dv_bond" value="dv_bond_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_ctrl1_k_devbrd_type_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_selflock_hwtcl"
     value="aib_dllstr_align_selflock_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_37_k_pf1_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_23_powermode_dc" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_pasid_cap_enable"
     value="disable" />
  <parameter name="cxlio_cfg_ext_pcie_next_ptr_user_hwtcl" value="176" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_fifo_rd_clk_frm_gen_scg_en_hwtcl"
     value="enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_hip_aib_ssr_in_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen2_ctrl_off_config_phy_tx_change"
     value="pf0_full_swing" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_msi_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_aib_clk2_sel_hwtcl"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_ehp_rx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter name="qhip_mmio_enable_hwtcl" value="1" />
  <parameter name="hssi_pldadapt_tx_23_gb_tx_odwidth_hwtcl" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_r_cxlio_dphy_send_lidl_en_dis"
     value="r_cxlio_dphy_send_lidl_en_dis_false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_en_hwtcl"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter name="hssi_aibnd_rx_23_aib_outpdrv_r78" value="aib_pdrv78_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_131_k_pf5_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_rx_true_b2b" value="b2b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_pasid_cap_enable"
     value="disable" />
  <parameter name="hssi_ctr_cxl_flp_inst_iapctl2_vid_hwtcl" value="7832" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_uncor_internal_err_sts_en_attr"
     value="false" />
  <parameter name="cxlio_pf7_vf_msix_pba_bir_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar0_prefetchable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_ctrl_plane_bonding_hwtcl" value="individual" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_5_vf_tph_intvec_mode_5"
     value="pf0_vf_tphcap_5_vf_tph_intvec_mode_5_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_bad_dllp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="hssi_aibnd_rx_13_redundancy_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_6_k_cii_start_addr6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_pld_crs_en_attr"
     value="false" />
  <parameter name="hssi_aibnd_rx_0_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_pld_8g_eidleinfersel_polling_bypass_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf7_bar2_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_0_k_cii_addr_size0_attr"
     value="0" />
  <parameter name="hssi_avmm2_if_15_pcs_cal_done" value="avmm2_cal_done_assert" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fastbond_wren_hwtcl"
     value="wren_ds_del_us_del" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter name="cxlio_pf7_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_cap_reg_ari_acs_fun_grp_cap"
     value="false" />
  <parameter
     name="hssi_avmm1_if_15_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_0ch_reg_dsp_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_0ch_reg_dsp_tx_preset1"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_chnl_bonding" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dwc_ctrl0_k_pld_crs_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_pipe_enable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_siov_reg3_ims_support"
     value="pf3_siov_reg3_ims_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_acs_capabilities_ctrl_reg_acs_src_valid"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf3_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter name="hssi_aibnd_tx_15_dfd_dll_dcc_en_hwtcl" value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_55_k_pf2_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf2_aspm_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_152_k_pf6_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset3"
     value="0" />
  <parameter name="cxlio_pf5_vf_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_15_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_cfg_ram_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset2"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_gb_rx_idwidth" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_dy_ctl_static"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_rsvdp_11"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msix_pba_ptr_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_aer_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_bar1_mask_bit0"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl3_k_exvf_tph_sttablesize_pf7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_siov_dvsec_flags_h"
     value="pf4_siov_dvsec_flags_h_false" />
  <parameter name="cxlio_pf2_vf_bar2_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_pldadapt_tx_13_fifo_wr_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_cxl_pialup_virtual_addr_a2a3_data_pack_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_intc_en_attr"
     value="false" />
  <parameter name="cxlio_pf4_vf_bar4_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_hip_osc_clk_scg_en" value="disable" />
  <parameter name="cxlio_pf5_msi_per_vector_msk_user_hwtcl" value="0" />
  <parameter name="cxlio_pf4_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_58_k_pf2_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_corrected_internal_err_sts_en_attr"
     value="false" />
  <parameter name="cxlio_pf6_msi_multiple_msg_cap_user_hwtcl" value="5" />
  <parameter name="cxlio_pf0_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter name="hssi_pldadapt_rx_13_loopback_mode" value="disable" />
  <parameter name="cxlio_pf3_vf_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dy_ctl_static"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter name="hssi_pldadapt_tx_23_us_last_chnl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_mlf_tlp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_gen3_equalization_disable"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_tx_shiften"
     value="aib_red_tx_shift_disable" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_8g_sigdet_out_rst_val"
     value="reset_to_zero_sigdet" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_status_reg_tx_precoding_on"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_tph_req_cap_reg_dev_spec_mode_supd"
     value="pf2_tph_req_cap_reg_dev_spec_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_trig_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_ehp_rx_uncorrectable_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf1_vf_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_3_k_cii_addr_size3_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_in_bit1_rst_val_hwtcl"
     value="reset_to_one_hfsrin1" />
  <parameter name="cxlio_pf6_revision_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_asn_wait_for_pma_pcie_sw_done_cnt"
     value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_capabilities_6_vf_msix_tablesz_6"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fastbond_wren_hwtcl"
     value="wren_ds_fast_us_fast" />
  <parameter name="cxlio_pf6_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_empty" value="empty_dw" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_pcie_next_ptr"
     value="176" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_dy_ctl_static_hwtcl"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter name="hssi_pldadapt_rx_15_sclk_sel_hwtcl" value="sclk1_rowclk" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_out_bit2_rst_val_hwtcl"
     value="reset_to_zero_hfsrout2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_out_bit3_rst_val_hwtcl"
     value="reset_to_zero_hfsrout3" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_sr_hip_mode" value="disable_hip" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_29_k_pf1_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter name="cxlio_pf5_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_1_k_cii_start_addr1_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_powermode_ac_hwtcl"
     value="rxdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_perst_hi_filt_time"
     value="10" />
  <parameter name="hssi_aibnd_tx_13_aib_tx_dcc_byp" value="aib_tx_dcc_byp_disable" />
  <parameter name="hssi_pldadapt_tx_23_tx_datapath_tb_sel" value="har_reset_tb" />
  <parameter name="hssi_pldadapt_rx_23_rx_true_b2b" value="b2b" />
  <parameter name="cxlio_pf7_bar1_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_pldadapt_tx_23_hrdrst_rst_sm_dis" value="enable_tx_rst_sm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf0_aspm_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_user_vsec_offset"
     value="0" />
  <parameter name="hssi_ctr_u_pcie_top_sup_mode" value="user_mode" />
  <parameter name="enable_example_design_synth_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter name="cxlio_pf6_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter name="cxlio_pf0_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf3_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts"
     value="true" />
  <parameter name="cxlio_pf1_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset0"
     value="0" />
  <parameter name="iapctl_force_ial_engineer_mode_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_dwc_tx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_15_k_pf0_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="disable" />
  <parameter name="cxlio_pf4_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_control_link_status_reg_pcie_cap_link_auto_bw_int_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_0_k_cii_pf_en0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff2_k_exvf_msixtable_offset_pf2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter name="hssi_pldadapt_rx_0_indv" value="indv_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_lpbk_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter name="cxlio_pf7_msix_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_flp_inst_flxbusptctl_driftbuf_en"
     value="flxbusptctl_driftbuf_en_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_0ch_reg_dsp_rx_preset_hint1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_power_indicator"
     value="false" />
  <parameter name="cxlio_pf4_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_0ch_reg_dsp_rx_preset_hint0"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_internal_clk2_sel1_hwtcl"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter name="cxlio_pf0_msix_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter name="hssi_avmm1_if_23_pldadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_capability_reg_pwr_on_value_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_bar1_mask_bit0"
     value="false" />
  <parameter name="cxlio_pf1_bar2_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_rx_23_comp_cnt_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pfvf_sel_vsec_enable_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_compin_sel_hwtcl" value="compin_master" />
  <parameter name="hssi_pldadapt_tx_13_fifo_stop_wr" value="wr_full" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_lockreq_muxsel_hwtcl"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter name="hssi_pldadapt_tx_23_is_paired_with_hwtcl" value="z1578b" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_core_updnen"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter name="cxlio_pf6_vf_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_cont_cal_iocsr_unused_hwtcl"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf7_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_6_vf_ats_globalinv_support_6"
     value="pf0_vf_atscap_6_vf_ats_globalinv_support_6_false" />
  <parameter name="hssi_ctr_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_pfull_hwtcl" value="10" />
  <parameter name="hssi_pldadapt_tx_13_ds_last_chnl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_4_k_cii_start_addr4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_cont_cal_iocsr_unused"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_aib_clk2_sel_hwtcl"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_135_k_pf6_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_datapath_tb_sel_hwtcl"
     value="har_reset_tb" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_dftmuxsel"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_vsecras_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_ber_margining_ctrl_hwtcl"
     value="aib_ber_margining_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl1_k_exvf_tph_sttablelocation_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_tx_shiften"
     value="aib_red_tx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_tx_lane_flip_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_redo"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_power_indicator"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_corrected_internal_err_sts_en_attr"
     value="false" />
  <parameter name="cxlio_pf0_vf_bar2_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf1_vf_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_ctrl0_k_compressed_attr"
     value="false" />
  <parameter name="cxlio_pf2_vf_bar2_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_reconfig_settings" value="{}" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar3_prefetchable"
     value="disable" />
  <parameter name="cxlio_pf1_siov_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_15_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter name="hssi_aibnd_tx_15_aib_datasel_gr1" value="aib_datasel1_setting0" />
  <parameter name="hssi_aibnd_tx_15_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_sr_sup_mode" value="user_mode" />
  <parameter name="hssi_aibnd_tx_15_aib_datasel_gr3" value="aib_datasel3_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outpdrv_r12_hwtcl"
     value="aib_pdrv12_setting0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_core_up_prgmnvrt"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter name="cxlio_pf0_msi_per_vector_msk_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter name="cxlio_pf6_bar0_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_avmm2_if_15_pcs_hip_cal_en" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_acs_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf5_sriov_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_3_vf_revision_id_3"
     value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_64_k_pf2_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff1_k_exvf_msixpba_offset_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_pld_avmm2_clk_rowclk_hz"
     value="112500000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf1_no_int" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_gen3_equalization_disable_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_gen3_equalization_disable_atg4"
     value="false" />
  <parameter name="chosen_devkit_opn_hwtcl" value="NONE" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_fastbond_rden"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_ds_last_chnl_hwtcl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_dirclkn_shiften_hwtcl"
     value="aib_red_dirclkn_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_71_k_pf3_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msix_cap_reg_table_sz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk1_inv_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf5_sriov_vf_bar0_mem32" />
  <parameter name="cxlio_pf0_msix_function_mask_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_vf_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="disable" />
  <parameter name="hssi_aibnd_rx_15_aib_outpdrv_r12" value="aib_pdrv12_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_cii_ctrl_k_pfdata_vf_virtio_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_rxfiford_post_ct_sel_hwtcl"
     value="rxfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_l1_2sub_cap_enable"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_151_k_pf6_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk1_delay_sel" value="delay_path3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_pasid_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_fifo_width" value="fifo_double_width" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dy_ctlsel"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outndrv_r56_hwtcl"
     value="aib_ndrv56_setting0" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_pld_pma_reser_out_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf4_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_72_k_pf3_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter name="cxlio_pf6_vf_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fifo_write_latency_adjust_hwtcl"
     value="disable" />
  <parameter name="hssi_aibnd_rx_15_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_siov_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar5_prefetchable"
     value="disable" />
  <parameter name="chemem_ctrl_k_perframe_cqid_steer_opt_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_aib_clk2_sel_hwtcl"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1_substates_off_l1sub_t_pclkack_low"
     value="3" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter name="cxlio_pf3_vf_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_con_status_reg_no_soft_rst"
     value="pf2_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter name="hssi_aibnd_rx_15_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_hdpldadapt_speed_grade" value="dash_3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_exp_rom_base_addr_reg_exp_rom_base_address"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_168_k_pf7_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter name="cxlio_cfg_ext_aer_next_ptr_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_2_pcipm_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_aibnd_tx_13_aib_outctrl_gr1_hwtcl"
     value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_aib_clk1_sel_hwtcl"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter name="cxlio_pf6_sriov_vf_subsys_dev_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_port_force_off_support_part_lanes_rxei_exit"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_control1_reg_l1_1_aspm_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_ats_reg_inval_queue_dep"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_avmm2_if_23_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf0_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_160_k_pf7_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_byp_iocsr_unused"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_fixedcred_attr"
     value="false" />
  <parameter name="cxlio_pf5_bar4_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf2_vf_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_dwc_tx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_mask_tx_pll_rst_val_hwtcl"
     value="reset_to_zero_maskpll" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_power_controller"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_entest"
     value="aib_dllstr_align_test_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter name="cxlio_pf6_msix_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar2_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_bonding_dft_en_hwtcl" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msix_pba_ptr_pba_bir"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar4_reg_bar4_type"
     value="pf0_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf0_sriov_vf_bar0_mem32" />
  <parameter name="hssi_pldadapt_tx_13_fifo_stop_rd" value="rd_empty" />
  <parameter name="cxlio_pf1_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf5_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_phy_post_lane_rst_quiet_time"
     value="10" />
  <parameter name="cxlio_pf7_vf_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_cvp_mode"
     value="cvp_disabled" />
  <parameter
     name="hssi_pldadapt_rx_0_pld_clk1_delay_sel_hwtcl"
     value="delay_path3" />
  <parameter
     name="hssi_avmm1_if_23_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_acs_capabilities_ctrl_reg_acs_src_valid"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_fifo_width" value="fifo_double_width" />
  <parameter
     name="hssi_pldadapt_rx_13_asn_wait_for_fifo_flush_cnt_hwtcl"
     value="64" />
  <parameter name="hssi_pldadapt_tx_0_word_align_enable" value="enable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_test_clk_pll_en_n"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_2ch_reg_dsp_16g_tx_preset15"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_2ch_reg_dsp_16g_tx_preset14"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_2ch_reg_dsp_16g_tx_preset13"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_2ch_reg_dsp_16g_tx_preset12"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_dy_ctlsel_hwtcl"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter name="cxlio_pf4_vf_msix_pba_offset_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_reloadcred_attr"
     value="false" />
  <parameter name="cxlio_pf2_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_pldadapt_rx_15_us_bypass_pipeln"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_new_dll"
     value="aib_dllstr_align_new_dll_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_in_bit3_rst_val_hwtcl"
     value="reset_to_zero_hfsrin3" />
  <parameter
     name="hssi_pldadapt_tx_13_frmgen_wordslip_hwtcl"
     value="frmgen_wordslip_dis" />
  <parameter name="hssi_pldadapt_tx_15_gb_tx_odwidth_hwtcl" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter name="cxlio_pf5_vf_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_ehp_tx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_5_k_cii_start_addr5_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_fifo_stop_rd_hwtcl" value="rd_empty" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff7_k_exvf_msixpba_bir_pf7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_hot_plug_surprise"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_ctrl_plane_bonding" value="individual" />
  <parameter name="chemem_ctrl_k_perframe_addr_steer_opt_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_asn_wait_for_dll_reset_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_phase_2_3"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_23_powermode_ac_hwtcl"
     value="rxdatapath_high_speed_pwr" />
  <parameter name="cxlio_pf4_vf_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_exp_rom_base_addr_reg_exp_rom_base_address"
     value="0" />
  <parameter name="cxlio_pf4_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_msi_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_compin_sel" value="compin_master" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_virtio_en"
     value="pf3_virtio_disable" />
  <parameter
     name="hssi_aibnd_tx_23_dft_hssitestip_dll_dcc_en_hwtcl"
     value="disable_dft" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_entest_hwtcl"
     value="aib_dllstr_align_test_disable" />
  <parameter name="cxlio_flexbus_range1_memory_info_valid_user_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_deskew_ctrl_k_dskw_force_done_p0_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_54_k_pf2_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf1_no_int" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_18h_reg_dsp_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_18h_reg_dsp_tx_preset7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_user_vsec_offset"
     value="0" />
  <parameter name="hssi_aibnd_tx_0_powerdown_mode" value="false" />
  <parameter name="cxlio_pf7_bar3_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_l1_1sub_cap_enable"
     value="enable" />
  <parameter name="cxlio_pf0_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_rx_fifo_align_clr_rst_val"
     value="reset_to_zero_alignclr" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_pld_8g_tx_boundary_sel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter name="cxlio_pf5_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_dy_ctlsel_hwtcl"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter name="cxlio_pf7_vf_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_0_pma_aib_tx_clk_expected_setting_hwtcl"
     value="x2" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_10g_rx_crc32_err_rst_val"
     value="reset_to_zero_crc32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_revclasscode_rid"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outndrv_r56_hwtcl"
     value="aib_ndrv56_setting0" />
  <parameter name="hssi_pldadapt_tx_15_fifo_wr_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_clkdiv_hwtcl"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_rx_fifo_align_clr_rst_val_hwtcl"
     value="reset_to_zero_alignclr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf4_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msix_table_ptr_table_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_devcapreg2_tph_cpl_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf2_no_int" />
  <parameter
     name="hssi_pldadapt_rx_15_txfiford_post_ct_sel"
     value="txfiford_sclk_post_ct" />
  <parameter name="cxlio_pf4_msi_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_7_vf_tph_devspecific_mode_7"
     value="pf0_vf_tphcap_7_vf_tph_devspecific_mode_7_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_us_bypass_pipeln_hwtcl"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_ltr_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_hrdrst_rx_osc_clk_scg_en_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_10_k_pf0_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar3_enable"
     value="disable" />
  <parameter name="cxlio_pf4_vf_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_internal_clk2_sel2"
     value="pma_clks_clk2_mux2" />
  <parameter
     name="hssi_pldadapt_rx_23_internal_clk2_sel1"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf2_msi_vec_1" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_fastbond_rden"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff2_k_exvf_msixtable_offset_pf2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_ds_last_chnl_hwtcl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_datasel_gr2_hwtcl"
     value="aib_datasel2_setting1" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_ltr_rst_val"
     value="reset_to_zero_ltr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_cap_id_nxt_ptr_reg_dsi"
     value="pf0_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1_substates_off_l1sub_t_l1_2"
     value="4" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_pld_8g_eidleinfersel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_fifo_read_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_tph_req_cap_reg_tph_st_tab_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_frmgen_mfrm_length" value="2048" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_47_k_pf2_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_datasel_gr1_hwtcl"
     value="aib_datasel1_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter name="cxlio_pf6_vf_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_13_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_new_dll"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter name="cxlio_pf2_bar0_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_sh_err" value="sh_err_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter name="cxlio_pf1_sriov_vf_subsys_dev_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_21_k_pf0_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_internal_clk1_sel1_hwtcl"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter name="cxlio_pf2_vf_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_msi_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_txferclkoutn_shiften_hwtcl"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_2_vf_tph_intvec_mode_2"
     value="pf0_vf_tphcap_2_vf_tph_intvec_mode_2_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_no_cmd_cpl_support"
     value="false" />
  <parameter name="cxlio_pf3_vf_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_sriov_misc_ctrl_k_nonsriov_mode_attr"
     value="255" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_7_vf_subysystem_id_7"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_fifo_double_read"
     value="fifo_double_read_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar0_reg_bar0_type"
     value="pf4_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_143_k_pf6_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar3_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_empty_hwtcl" value="empty_default" />
  <parameter name="cxlio_cfg_ext_cxl_next_ptr_user_hwtcl" value="1360" />
  <parameter name="hssi_pldadapt_rx_0_rx_fifo_read_latency_adjust" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_sriov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_fifo_double_read"
     value="fifo_double_read_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_aer_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl2_k_exvf_tph_sttablelocation_pf4_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_core_up_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_pld_txelecidle_rst_val_hwtcl"
     value="reset_to_zero_txelec" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_datapath_tb_sel_hwtcl"
     value="pcs_chnl_tb" />
  <parameter name="hssi_avmm2_if_23_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_hrdrst_rst_sm_dis_hwtcl"
     value="enable_rx_rst_sm" />
  <parameter name="hssi_pldadapt_rx_0_comp_cnt_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_csb_ctrl0_k_mcred_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_reloadcred_attr"
     value="false" />
  <parameter name="cxlio_pf5_pasid_cap_privileged_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fifo_power_mode_hwtcl"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_hip_mode_hwtcl" value="user_chnl" />
  <parameter name="cxlio_pf0_vf_msix_tablesize_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf0_not_capable" />
  <parameter name="hssi_pldadapt_rx_13_hdpldadapt_pld_rx_clk1_rowclk_hz" value="0" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_pfull" value="10" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_cfg_link_auto_bw_int_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_ds_last_chnl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_dy_ctlsel"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_aer_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_asn_en_hwtcl" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_aib_clk2_sel"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter name="cxlio_pf5_vf_bar2_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_pldadapt_rx_13_ds_last_chnl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec_atg4"
     value="927" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec_atg5"
     value="927" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter name="cxlio_cfg_ext_acs_next_ptr_user_hwtcl" value="328" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_control1_reg_l1_2_th_sca"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_drop_vendor1_msg"
     value="false" />
  <parameter name="hssi_avmm2_if_0_topology" value="disabled_block" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar3_prefetchable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_hdpldadapt_pld_tx_clk1_rowclk_hz" value="0" />
  <parameter name="hssi_pldadapt_tx_23_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_control1_reg_l1_1_aspm_en"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_out_bit3_rst_val"
     value="reset_to_zero_hfsrout3" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_core_up_prgmnvrt"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter
     name="hssi_pldadapt_tx_0_aib_clk2_sel"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter name="cxlio_flr_cap_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_15_hssiadapt_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_pldadapt_rx_23_fifo_wr_clk_del_sm_scg_en_hwtcl"
     value="enable" />
  <parameter name="cxlio_pf3_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_dft_hssitestip_dll_dcc_en_hwtcl"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_pld_rx_clk1_dcm_hz"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_trig_sel_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter name="cxlio_pf4_msi_multiple_msg_cap_user_hwtcl" value="5" />
  <parameter name="cxlio_pf2_bar1_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_aib_fabric_tx_sr_clk_in_hz"
     value="900000000" />
  <parameter
     name="hssi_aibnd_tx_0_aib_datasel_gr0_hwtcl"
     value="aib_datasel0_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_fifo_rd_clk_ins_sm_scg_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_pld_clk1_delay_sel_hwtcl"
     value="delay_path3" />
  <parameter name="hssi_aibnd_rx_15_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_core_updnen_hwtcl"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter name="cxlio_pf2_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_6_vf_ats_pagealignedreq_6"
     value="pf0_vf_atscap_6_vf_ats_pagealignedreq_6_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_hp_int_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_23_aib_ber_margining_ctrl_hwtcl"
     value="aib_ber_margining_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_ctrl0_k_compressed_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_87_k_pf3_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_62_k_pf2_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter name="cxlio_pf7_vf_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_1_k_cii_pf_en1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_datasel_gr1_hwtcl"
     value="aib_datasel1_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_class_code_revision_id_program_interface"
     value="0" />
  <parameter name="cxlio_pf0_bar0_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl0_k_exvf_tph_sttablesize_pf0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_phy_slot_num"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_tx_shiften"
     value="aib_red_tx_shift_disable" />
  <parameter name="hssi_pldadapt_rx_23_bonding_dft_en_hwtcl" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_cfg_link_auto_bw_int_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_rxfifowr_post_ct_sel_hwtcl"
     value="rxfifowr_sclk_post_ct" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_pfull" value="10" />
  <parameter name="cxlio_pf2_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_tph_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_vf_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_flp_inst_iapctl_comclk"
     value="iapctl_comclk_true" />
  <parameter name="hssi_avmm2_if_13_hssiadapt_hip_mode" value="disable_hip" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_dly_pst_hwtcl"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter name="hssi_pldadapt_rx_13_ds_master_hwtcl" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_cap_id_nxt_ptr_reg_dsi"
     value="pf0_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen2_ctrl_off_config_phy_tx_change"
     value="pf0_full_swing" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_ehp_tx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_test_clk_pll_en_n"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter name="hssi_pldadapt_rx_23_reconfig_settings" value="{}" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msi_cap_reg_per_vector_msk_cap"
     value="pf6_msi_cap_reg_per_vector_msk_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf7_aspm_dis" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter name="hssi_pldadapt_tx_23_hip_mode" value="user_chnl" />
  <parameter name="hssi_pldadapt_rx_23_lpbk_mode_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_rx_13_pld_clk1_sel_hwtcl" value="pld_clk1_dcm" />
  <parameter name="hssi_pldadapt_tx_23_low_latency_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_32_k_pf1_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_hrdrst_dll_lock_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_capabilities_5_vf_msix_tablesz_5"
     value="0" />
  <parameter name="cxlio_pf1_sriov_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_siov_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_15_redundancy_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_5_k_cii_addr_size5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_fc_protocol_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_intc_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_rx_fifo_align_clr_rst_val"
     value="reset_to_zero_alignclr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_89_k_pf4_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_tx_23_hrdrst_dcd_cal_done_bypass_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf7_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_144_k_pf6_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_fifo_write_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_pld_tx_clk1_dcm_hz_hwtcl"
     value="400000000" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_fastbond_wren_hwtcl"
     value="wren_ds_del_us_del" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_tph_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf6_bar1_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf2_aer_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_en_hwtcl"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_tph_req_cap_reg_tph_st_tab_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_fifo_stop_wr_hwtcl" value="n_wr_full" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_pld_tx_clk1_dcm_hz_hwtcl"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_sr_hip_mode" value="disable_hip" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_4_k_cii_pf_en4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_l1_2_aspm_support"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_hps_ctrl_en"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_acs_capabilities_ctrl_reg_acs_src_valid"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_93_k_pf4_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_pipe_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter name="cxlio_pf6_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_pld_pma_pcie_switch_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="hssi_aibnd_tx_23_aib_datasel_gr3" value="aib_datasel3_setting1" />
  <parameter name="hssi_aibnd_tx_23_aib_datasel_gr1" value="aib_datasel1_setting0" />
  <parameter name="hssi_aibnd_tx_23_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter name="hssi_aibnd_tx_23_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_rst_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dy_ctlsel"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter name="design_environment" value="Unknown" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter name="cxlio_pf1_vf_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar2_64b_enable"
     value="disable" />
  <parameter name="cxlio_pf7_pasid_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_ctr_pcie_p1_config" value="p1_rp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter name="cxlio_pf4_vf_ats_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_word_align_enable" value="enable" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fifo_read_latency_adjust_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf0_exp_rom_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter name="cxlio_pf5_sriov_vf_offset_stride_first_vf_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_aib_clk1_sel_hwtcl"
     value="aib_clk1_pld_pcs_tx_clk_out" />
  <parameter name="hssi_pldadapt_rx_0_fifo_rd_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_aer_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_fifo_stop_rd_hwtcl" value="rd_empty" />
  <parameter name="hssi_pldadapt_tx_13_hdpldadapt_pld_tx_clk2_dcm_hz" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf3_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter name="cxlio_pf7_pasid_cap_execute_permission_user_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_0_hssiadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_6_vf_ats_invqueue_depth_6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_ptm_cap_reg_ptm_rqstr_capable"
     value="pf0_ptm_cap_reg_ptm_rqstr_capable_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_xbar_sel_2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_pasid_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf1_vf_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar2_64b_enable"
     value="disable" />
  <parameter name="hssi_avmm2_if_0_pcs_arbiter_ctrl" value="avmm2_arbiter_uc_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_exvf_virtio_en"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_indv" value="indv_en" />
  <parameter
     name="hssi_pldadapt_rx_13_us_bypass_pipeln"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_hdpldadapt_csr_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_16_k_pf0_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf2_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_con_status_reg_no_soft_rst"
     value="pf0_internally_reset" />
  <parameter name="cxlio_pf5_vf_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fastbond_wren_hwtcl"
     value="wren_ds_del_us_del" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_103_k_pf4_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_in_bit0_rst_val_hwtcl"
     value="reset_to_one_hfsrin0" />
  <parameter name="cxlio_pf6_msi_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf4_not_in_msix_table" />
  <parameter name="cxlio_pf0_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_0_redundancy_en" value="disable" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_pempty" value="2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_3_k_jtag_id_3"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_stretch_num_stages" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter name="cxlio_pf3_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dll_entest"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_out_bit0_rst_val"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fastbond_wren_hwtcl"
     value="wren_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_68_k_pf3_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_manual_up_hwtcl"
     value="aib_tx_dcc_manual_up0" />
  <parameter name="cxlio_pf5_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_pld_rx_clk1_dcm_hz"
     value="400000000" />
  <parameter name="hssi_pldadapt_rx_0_fifo_wr_clk_del_sm_scg_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="hssi_ctr_u_pcie_top_virtual_dmwr_support" value="true" />
  <parameter name="hssi_aibnd_rx_0_aib_red_shift_en" value="aib_red_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_manual_dn_hwtcl"
     value="aib_tx_dcc_manual_dn0" />
  <parameter name="hssi_avmm2_if_13_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_en_hwtcl"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_cap_id_nxt_ptr_reg_dsi"
     value="pf3_not_required" />
  <parameter name="hssi_pldadapt_tx_0_word_mark" value="wm_en" />
  <parameter name="hssi_pldadapt_tx_23_chnl_bonding_hwtcl" value="disable" />
  <parameter name="cxlio_pf5_vf_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range2_size_low_media_type_range2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_104_k_pf4_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_pld_clk1_delay_en_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_siov_dvsec_funtion_dependency_link"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_in_bit1_rst_val_hwtcl"
     value="reset_to_one_hfsrin1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_hot_plug_surprise"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_byp_iocsr_unused"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf0_aspm_dis" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outpdrv_r34_hwtcl"
     value="aib_pdrv34_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf3_no_int" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_vf_offset_stride_first_vf_off"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_powerdown_mode" value="false" />
  <parameter name="cxlio_pf3_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_20h_reg_dsp_tx_preset10"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_20h_reg_dsp_tx_preset11"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_device_id_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_172_k_pf7_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_cii_ctrl_k_cfg_update_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff7_k_exvf_msixpba_offset_pf7_attr"
     value="0" />
  <parameter name="cxlio_pf1_msix_table_offset_user_hwtcl" value="0" />
  <parameter name="cxlio_pf1_vf_bar0_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_90_k_pf4_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf4_pasid_cap_privileged_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_comp_cnt_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_15_op_mode_hwtcl" value="rx_dll_enable" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_empty" value="empty_default" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_0_vf_tph_intvec_mode_0"
     value="pf0_vf_tphcap_0_vf_tph_intvec_mode_0_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar0_mask"
     value="0" />
  <parameter name="cxlio_pf2_vf_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_43_k_pf1_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_6_vf_tph_devspecific_mode_6"
     value="pf0_vf_tphcap_6_vf_tph_devspecific_mode_6_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_in_bit3_rst_val_hwtcl"
     value="reset_to_zero_hfsrin3" />
  <parameter name="cxlio_pf6_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_uncor_internal_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_rxfiford_post_ct_sel"
     value="rxfiford_sclk_post_ct" />
  <parameter name="hssi_avmm1_if_13_pldadapt_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter name="cxlio_pf0_msix_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_us_last_chnl" value="us_last_chnl" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_in_bit2_rst_val_hwtcl"
     value="reset_to_one_hfsrin2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_ehp_rx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_dbi_access_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_err_en_nonfatal_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf7_vf_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_free_run_div_clk" value="out_of_reset_sync" />
  <parameter
     name="hssi_pldadapt_rx_0_internal_clk1_sel2_hwtcl"
     value="pma_clks_clk1_mux2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter name="cxlio_pf4_vf_bar3_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf1_ats_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_gb_tx_odwidth" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter name="hssi_pldadapt_tx_15_powerdown_mode" value="false" />
  <parameter name="hssi_pldadapt_tx_15_fifo_width_hwtcl" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen2_ctrl_off_support_mod_ts"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_datasel_gr1_hwtcl"
     value="aib_datasel1_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msi_cap_reg_extnd_msg_data_capable"
     value="pf6_msi_cap_reg_extnd_msg_data_capable_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter name="hssi_aibnd_rx_23_aib_datasel_gr1" value="aib_datasel1_setting1" />
  <parameter name="hssi_aibnd_rx_23_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_pld_pma_eye_monitor_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable"
     value="true" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter name="hssi_pldadapt_tx_0_silicon_rev" value="14nm5" />
  <parameter name="cxlio_pf3_vf_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_ds_bypass_pipeln"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_internal_clk2_sel1"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_7_k_cii_pf_en7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_ras_des_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf3_vf_bar3_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_aibnd_rx_23_aib_inctrl_gr3" value="aib_inctrl3_setting3" />
  <parameter name="cxlio_pf1_msi_enable_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_23_aib_inctrl_gr2" value="aib_inctrl2_setting2" />
  <parameter name="hssi_aibnd_rx_23_aib_inctrl_gr1" value="aib_inctrl1_setting3" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_in_bit3_rst_val"
     value="reset_to_zero_hfsrin3" />
  <parameter name="hssi_aibnd_rx_23_aib_inctrl_gr0" value="aib_inctrl0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_control1_reg_l1_2_pcipm_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_1_k_cii_start_addr1_attr"
     value="0" />
  <parameter name="cxlio_pf5_msix_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_internal_clk2_sel2"
     value="pma_clks_clk2_mux2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_avmm_ctrl_k_rstrdy_resp_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_eieos_cnt_atg4"
     value="false" />
  <parameter name="cxlio_pf1_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_eieos_cnt_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff5_k_exvf_msixtable_bir_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_56_k_pf2_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_dly_pst_hwtcl"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter name="hssi_avmm2_if_13_pcs_hip_cal_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="cxlio_pf1_vf_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_drx_shiften_hwtcl"
     value="aib_red_drx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_tlp_bypass_en_dwc_ctrl0_k_ecrc_strip_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_cont_cal_hwtcl"
     value="aib_tx_dcc_cal_cont" />
  <parameter name="hssi_pldadapt_rx_23_low_latency_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_84_k_pf3_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fastbond_rden"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_7_k_cii_start_addr7_attr"
     value="0" />
  <parameter name="cxlio_pf5_msi_multiple_msg_cap_user_hwtcl" value="5" />
  <parameter name="cxlio_pf7_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_dwc_rx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar2_enable"
     value="disable" />
  <parameter name="hssi_aibnd_rx_23_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter name="opt_cache_formatb_en_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_cfg_sys_serr_dis_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_pld_clk1_sel_hwtcl" value="pld_clk1_dcm" />
  <parameter name="hssi_pldadapt_rx_15_rx_fifo_write_ctrl" value="blklock_ignore" />
  <parameter name="hssi_pldadapt_tx_13_ds_master_hwtcl" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_revclasscode_rid"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_class_code_revision_id_revision_id"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_174_k_pf7_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_con_status_reg_no_soft_rst"
     value="pf2_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter name="cxlio_pf5_vf_msix_pba_bir_user_hwtcl" value="0" />
  <parameter name="cxlio_pf0_sriov_vf_mig_int_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_class_code_revision_id_revision_id"
     value="0" />
  <parameter name="cxlio_pf4_vf_bar2_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_15_bonding_dft_en" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="cxlio_pf7_msi_per_vector_msk_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_word_align_enable" value="enable" />
  <parameter name="hssi_pldadapt_rx_13_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_11_k_pf0_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_write_resp_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msix_pba_ptr_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_r_spare_ctl2_k_r_spare_ctl2"
     value="67108864" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_rcvd_pm_turnoff_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_gb_tx_idwidth" value="idwidth_32" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_rx_shiften_hwtcl"
     value="aib_red_rx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_51_k_pf2_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar2_reg_bar2_type"
     value="pf0_bar2_mem32" />
  <parameter name="cxlio_pf3_vf_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outndrv_r78_hwtcl"
     value="aib_ndrv78_setting0" />
  <parameter name="hssi_pldadapt_rx_13_us_master" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msix_cap_reg_function_mask"
     value="pf7_msix_cap_reg_function_mask_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_phase_2_3"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar1_enable"
     value="disable" />
  <parameter name="cxlio_pf6_ats_relexed_ordering_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_23_aib_datasel_gr0_hwtcl"
     value="aib_datasel0_setting0" />
  <parameter name="hssi_pldadapt_rx_15_stretch_num_stages" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_6_k_cii_pf_en6_attr"
     value="0" />
  <parameter name="hssi_avmm2_if_13_calibration_type" value="one_time" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_tph_req_cap_reg_int_vct_mode_supd"
     value="pf5_tph_req_cap_reg_int_vct_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_104_k_pf4_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_23_dft_hssitestip_dll_dcc_en_hwtcl"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_pipe_mode_hwtcl" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tx_common_mode_k_txcommonmode_disable_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf6_vf_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dll_entest_hwtcl"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter name="hssi_pldadapt_tx_13_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_txferclkoutn_shiften"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter name="cxlio_pf2_bar4_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf1_vf_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_dftmuxsel_hwtcl"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_subs_id0_k_exvf_subsysid_pf1_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_13_pldadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter name="cxlio_pf7_vf_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_tx_13_fifo_double_write"
     value="fifo_double_write_en" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk1_delay_sel" value="delay_path3" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter name="hssi_pldadapt_tx_15_powermode_dc" value="powerup" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter name="cxlio_pf1_vf_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_13_aib_iinclken" value="aib_inclken_setting3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_revclasscode_rid"
     value="0" />
  <parameter name="cxlio_pf1_vf_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_5_vf_subysystem_id_5"
     value="0" />
  <parameter name="cxlio_pf4_vf_bar0_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_13_dfd_dll_dcc_en" value="disable_dfd" />
  <parameter name="cxlio_pf3_bar0_64b_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf6_vf_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_86_k_pf3_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_lockreq_muxsel"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_empty_hwtcl" value="empty_default" />
  <parameter
     name="hssi_avmm1_if_13_hssiadapt_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf6_minus_6db" />
  <parameter
     name="hssi_aibnd_tx_15_aib_outndrv_r34_hwtcl"
     value="aib_ndrv34_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_internal_clk2_sel2_hwtcl"
     value="pma_clks_clk2_mux2" />
  <parameter
     name="hssi_pldadapt_rx_0_aib_clk2_sel_hwtcl"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter name="cxlio_pf5_ats_page_align_req_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_chnl_bonding_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter name="cxlio_pf5_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fastbond_rden"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_xbar_sel_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_0_k_cii_pf_en0_attr"
     value="0" />
  <parameter name="cxlio_pf3_bar0_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf4_vf_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_outndrv_r34_hwtcl"
     value="aib_ndrv34_setting0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outctrl_gr1_hwtcl"
     value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_subs_id1_k_exvf_subsysid_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_50_k_pf2_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf0_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_cfg_link_eq_req_int_en_attr"
     value="false" />
  <parameter name="cxlio_pf7_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_15_dft_hssitestip_dll_dcc_en_hwtcl"
     value="disable_dft" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_byp_iocsr_unused_hwtcl"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_rst"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter name="cxlio_pf3_prs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outctrl_gr0_hwtcl"
     value="aib_outen0_setting1" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_core_updnen"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter name="hssi_pldadapt_rx_13_reconfig_settings" value="{}" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf4_minus_6db" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_pipe_mode" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_rcvr_overflow_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_fifo_wr_clk_sel"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_tsize1_k_exvf_msix_tablesize_pf2_attr"
     value="0" />
  <parameter name="cxlio_pf7_bar4_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_msix_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_30_k_pf1_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf5_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ats_ctl0_k_exvf_ats_pagealignreq_pf0_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter name="cxlio_pf3_msix_pba_offset_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_tsize2_k_exvf_msix_tablesize_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf2_aspm_dis" />
  <parameter name="cxlio_pf0_sriov_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter name="hssi_aibnd_tx_13_redundancy_en" value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_tx_shiften"
     value="aib_red_tx_shift_disable" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_out_bit3_rst_val"
     value="reset_to_zero_hfsrout3" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dll_dft_sel_hwtcl"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_pld_8g_tx_boundary_sel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_cap_id_nxt_ptr_reg_dsi"
     value="pf2_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_usp_rx_preset_hint1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_usp_rx_preset_hint0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf2_sriov_vf_bar0_mem32" />
  <parameter name="hssi_pldadapt_tx_13_ds_last_chnl_hwtcl" value="ds_last_chnl" />
  <parameter name="full_tlp_bypass_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter name="cxlio_flexbus_head2_mem_hwinit_mode_en_user_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_csb_ctrl0_k_mcred_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_14_k_pf0_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="cxlio_pf2_vf_bar5_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_aibnd_rx_13_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_14h_reg_usp_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_14h_reg_usp_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_pcie_slot_imp"
     value="pf0_not_implemented" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_uc_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_replay_number_rollover_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devcapreg_ep_l0_acc_lat"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msix_pba_ptr_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="hssi_aibnd_rx_13_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter name="cxlio_pf2_msi_ext_msg_data_cap_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_13_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter name="hssi_pldadapt_rx_13_hrdrst_align_bypass_hwtcl" value="enable" />
  <parameter name="hssi_aibnd_rx_13_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_pld_rx_clk1_dcm_hz"
     value="400000000" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_full" value="full_pc_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_misc_control_1_off_port_logic_wr_disable"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outndrv_r78_hwtcl"
     value="aib_ndrv78_setting0" />
  <parameter
     name="hssi_pldadapt_rx_15_rxfifowr_post_ct_sel"
     value="rxfifowr_sclk_post_ct" />
  <parameter name="hssi_avmm1_if_23_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter name="cxlio_pf2_vf_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_us_last_chnl_hwtcl" value="us_last_chnl" />
  <parameter name="cxlio_pf5_vf_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_capability_reg_no_eq_needed_support"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_entest"
     value="aib_dllstr_align_test_disable" />
  <parameter name="hssi_pldadapt_rx_0_phcomp_rd_del_hwtcl" value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_config_phy_tx_change"
     value="pf0_full_swing" />
  <parameter name="cxlio_pf1_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_aib_fabric_rx_transfer_clk_hz"
     value="800000000" />
  <parameter name="cxlio_pf5_func_dep_link_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf1_sriov_vf_bar4_mem32" />
  <parameter name="hssi_aibnd_rx_15_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_tph_req_cap_reg_int_vct_mode_supd"
     value="pf0_tph_req_cap_reg_int_vct_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_avmm1_if_0_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl_k_dfd_q1_sel_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_aib_clk1_sel_hwtcl"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter name="cxlio_pf6_vf_msix_table_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_ctrl0_k_compressed_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter name="cxlio_pf4_vf_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf4_no_int" />
  <parameter name="hssi_pldadapt_rx_15_bonding_dft_en" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_jtagid0_k_jtag_id_0_attr"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_l1_1sub_cap_enable"
     value="enable" />
  <parameter name="cxlio_pf5_bar2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_irq_ctrl_k_gpio_irq_attr"
     value="0" />
  <parameter name="cxlio_pf1_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter name="hip_8pf_cfg_space_en_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_hip_aib_ssr_in_polling_bypass"
     value="disable" />
  <parameter name="cxlio_pf2_vf_bar5_mask_hwtcl" value="0" />
  <parameter name="hip_cfg_extcap_en_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf5_not_supported" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sn_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf2_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_tlp_serr_dis_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_phy_rxelecidle_k_rxelecidle_disable_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_ctrl0_k_compressed_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_tx_usertest_sel" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_port_link_ctrl_off_fast_link_mode"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_frmgen_burst_hwtcl"
     value="frmgen_burst_dis" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_pld_pma_pcie_switch_polling_bypass"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_phcomp_rd_del" value="phcomp_rd_del3" />
  <parameter
     name="hssi_aibnd_rx_0_aib_datasel_gr1_hwtcl"
     value="aib_datasel1_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_4_vf_subysystem_id_4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_tph_cap_enable"
     value="disable" />
  <parameter name="powerup_value_hwtcl" value="powerup" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_pld_pma_fpll_num_phase_shifts_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_dwc_tx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_vf_device_id_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter name="cxlio_pf3_sriov_vf_offset_stride_first_vf_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_us_bypass_pipeln_hwtcl"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_pld_pma_fpll_num_phase_shifts_polling_bypass_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf3_bar4_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_aibnd_tx_13_dfd_dll_dcc_en_hwtcl" value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter name="hssi_avmm1_if_23_pcs_cal_reserved" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outctrl_gr2_hwtcl"
     value="aib_outen2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="cfg_avmm_csr_k_partial_bypass_configload_engineer_mode_hwtcl"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_7_k_cii_addr_size7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter name="hssi_pldadapt_rx_23_indv_hwtcl" value="indv_en" />
  <parameter name="cxlio_pf4_sriov_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="cxlio_pf1_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_out_bit1_rst_val"
     value="reset_to_one_hfsrout1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_pasid_reg_privil_mode_supp"
     value="pf0_pasid_reg_privil_mode_supp_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_18_k_pf0_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_bad_tlp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_2_k_pf0_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_is_paired_with" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bist_header_type_latency_cache_line_size_reg_multi_func"
     value="false" />
  <parameter name="cxlio_pf5_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf0_not_in_msix_table" />
  <parameter name="cxlio_pf5_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_stagger_control_k_stag_mode_attr"
     value="5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter name="cxlio_pf5_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_clkdiv_hwtcl"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dwc_ctrl0_k_tx_lane_flip_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_bar3_mask_bit0"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_word_align_enable_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_tsize0_k_exvf_msix_tablesize_pf1_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_powermode_dc" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_cfg_second_pipepll_en"
     value="disable_2nd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1_substates_off_l1sub_t_power_off"
     value="2" />
  <parameter name="cxlio_pf1_bar2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_142_k_pf6_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_ltr_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_12_k_pf0_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_dirclkp_shiften"
     value="aib_red_dirclkp_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter name="cxlio_pf3_vf_msix_table_bir_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_tph_next_ptr"
     value="764" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_txferclkout_shiften_hwtcl"
     value="aib_red_txferclkout_shift_disable" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_sr_sr_reserved_in_en" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_free_run_div_clk_hwtcl"
     value="out_of_reset_sync" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk1_delay_sel" value="delay_path3" />
  <parameter
     name="hssi_pldadapt_tx_23_fifo_double_write"
     value="fifo_double_write_en" />
  <parameter name="hssi_pldadapt_rx_0_lpbk_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf7_no_int" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf5_aspm_dis" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outndrv_r56_hwtcl"
     value="aib_ndrv56_setting0" />
  <parameter name="hssi_pldadapt_rx_0_comp_cnt" value="0" />
  <parameter name="cxlio_pf5_ats_relexed_ordering_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_frmgen_burst" value="frmgen_burst_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_fifo_stop_rd_hwtcl" value="rd_empty" />
  <parameter name="cxlio_pf0_vf_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_1_vf_msix_table_offset_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dwc_ctrl0_k_sris_mode_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar4_reg_bar4_type"
     value="pf0_bar4_mem32" />
  <parameter name="cxlio_pf0_vf_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_virtio_en"
     value="pf6_virtio_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_data_sel_3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff1_k_exvf_msixpba_bir_pf1_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_0_aib_tx_dcc_dft" value="aib_tx_dcc_dft_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf0_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_hrdrst_align_bypass" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl0_k_exvf_tph_sttablelocation_pf0_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_ras_des_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf2_vf_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar0_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_txferclkoutn_shiften_hwtcl"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_msix_pba_ptr_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf0_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_enable"
     value="disable" />
  <parameter name="cxlio_ptm_rqstr_capable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_user_vsec_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_full" value="full_pc_dw" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_cxl_cap_enable"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl1_k_exvf_tph_sttablesize_pf2_attr"
     value="0" />
  <parameter name="cxlio_pf1_bar5_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf2_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff2_k_exvf_msixpba_bir_pf2_attr"
     value="0" />
  <parameter name="cxlio_pf6_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_0_vf_tph_devspecific_mode_0"
     value="pf0_vf_tphcap_0_vf_tph_devspecific_mode_0_false" />
  <parameter name="hssi_pldadapt_rx_23_dv_mode" value="dv_mode_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar5_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_pld_avmm1_clk_rowclk_hz"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fastbond_rden_hwtcl"
     value="rden_ds_fast_us_fast" />
  <parameter name="cxlio_pf1_vf_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dft_sel_hwtcl"
     value="aib_tx_dcc_dft_mode0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_28h_reg_dsp_16g_tx_preset11"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_stretch_num_stages_hwtcl" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_28h_reg_dsp_16g_tx_preset10"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_ehp_rx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar0_reg_bar0_type"
     value="pf1_bar0_mem32" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_pld_avmm2_clk_rowclk_hz_hwtcl"
     value="112500000" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_lockreq_muxsel"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_dftmuxsel"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter name="cxlio_pf4_vf_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter name="cxlio_pf4_vf_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ats_ctl0_k_exvf_ats_pagealignreq_pf2_attr"
     value="false" />
  <parameter name="hssi_avmm2_if_15_pldadapt_hip_mode_hwtcl" value="user_chnl" />
  <parameter name="hssi_pldadapt_tx_23_fifo_stop_rd" value="rd_empty" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_hp_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_2_vf_ats_pagealignedreq_2"
     value="pf0_vf_atscap_2_vf_ats_pagealignedreq_2_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_115_k_pf5_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_pipe_mode_hwtcl" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter name="cxlio_pf0_vf_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_rx_fifo_write_ctrl" value="blklock_ignore" />
  <parameter
     name="hssi_avmm1_if_15_hssiadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msix_table_ptr_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter name="hssi_aibnd_rx_0_powermode_ac" value="rxdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar0_prefetchable"
     value="disable" />
  <parameter name="hssi_ctr_u_aib_top_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter name="cxlio_pf3_sriov_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter name="cxlio_pf3_vf_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_empty_hwtcl" value="empty_default" />
  <parameter name="hssi_aibnd_rx_0_op_mode" value="rx_dll_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter name="cxlio_pf7_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_mask_tx_pll_rst_val_hwtcl"
     value="reset_to_zero_maskpll" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts"
     value="true" />
  <parameter name="hssi_ctr_htol" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz_hwtcl"
     value="800000000" />
  <parameter name="cxlio_pf6_msix_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar0_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_is_paired_with_hwtcl" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_0_fifo_rd_clk_frm_gen_scg_en_hwtcl"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_stagger_control_k_stag_mode_attr"
     value="5" />
  <parameter name="cxlio_pf3_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_msi_ext_msg_data_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_5_k_pf0_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_rx_fastbond_wren" value="wren_ds_del_us_del" />
  <parameter name="cxlio_pf2_sriov_vf_offset_stride_first_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_8_k_pf0_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_core_updnen_hwtcl"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter name="cxlio_pf1_vf_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_146_k_pf6_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_internal_clk2_sel2"
     value="pma_clks_clk2_mux2" />
  <parameter name="cxlio_pf1_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_0_fifo_rd_clk_sel"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_internal_clk2_sel1"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_csb_ctrl0_k_reloadcred_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_1_vf_tph_sttable_size_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable_atg4"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable_atg5"
     value="enable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_core_updnen_hwtcl"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter
     name="hssi_pldadapt_rx_0_clock_del_measure_enable_hwtcl"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_fifo_stop_wr" value="wr_full" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_capabilities_reg_pcie_cap_surprise_down_err_rep_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_21_k_pf0_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_xbar_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter name="cxlio_pf0_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_con_status_reg_no_soft_rst"
     value="pf1_internally_reset" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar3_prefetchable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_mode_hwtcl" value="txphase_comp" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_2_vf_ats_invqueue_depth_2"
     value="0" />
  <parameter name="hssi_ctr_cxl_ialpmmctl_vid_hwtcl" value="7832" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_rx_lane_flip_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter name="hssi_ctr_topology" value="cxl_x16_up" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_tx_lane_flip_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter name="cxlio_pf0_pasid_cap_privileged_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter name="cxlio_pf3_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_24h_reg_usp_32g_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_24h_reg_usp_32g_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_24h_reg_usp_32g_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_24h_reg_usp_32g_tx_preset7"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_us_last_chnl_hwtcl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_63_k_pf2_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_dirclkp_shiften_hwtcl"
     value="aib_red_dirclkp_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable_atg5"
     value="gen5_pf0_continue" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf5_not_in_msix_table" />
  <parameter
     name="hssi_pldadapt_tx_15_frmgen_wordslip_hwtcl"
     value="frmgen_wordslip_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable_atg4"
     value="gen4_pf0_continue" />
  <parameter name="hssi_pldadapt_rx_23_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_dftmuxsel_hwtcl"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_intb_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter
     name="hssi_pldadapt_rx_0_ds_bypass_pipeln"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_hrdrst_rst_sm_dis" value="enable_rx_rst_sm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_rx_shiften"
     value="aib_red_rx_shift_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_lane_rls_quiet_time"
     value="10" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_uc_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_siov_reg3_ims_support"
     value="pf5_siov_reg3_ims_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter name="hssi_avmm2_if_13_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_rst_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff3_k_exvf_msixtable_bir_pf3_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_ctrl_plane_bonding" value="individual" />
  <parameter name="hssi_pldadapt_rx_13_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outctrl_gr1_hwtcl"
     value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_exvf_virtio_en"
     value="disable" />
  <parameter name="hssi_aibnd_rx_13_powermode_dc" value="powerup" />
  <parameter
     name="hssi_pldadapt_rx_23_txfiford_post_ct_sel_hwtcl"
     value="txfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter name="cxlio_pf5_tph_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_trig_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter name="cxlio_pf4_sriov_vf_offset_stride_first_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf5_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter name="hssi_ctr_iopads_powerdown_mode" value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_out_bit0_rst_val"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_pldadapt_tx_23_powermode_freq_hz_pld_tx_clk1_dcm"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_out_bit2_rst_val"
     value="reset_to_zero_hfsrout2" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_pld_8g_eidleinfersel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_entest_hwtcl"
     value="aib_dllstr_align_test_disable" />
  <parameter name="cxlio_pf2_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_fifo_rd_clk_sel"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter name="cxlio_pf6_msi_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fifo_power_mode_hwtcl"
     value="full_width_ps_dw" />
  <parameter name="cxlio_pf1_vf_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter name="hssi_ctr_pcie_capable" value="gen5_capable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_143_k_pf6_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf3_vf_bar3_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter name="cxlio_pf0_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pipe_loopback_control_off_pipe_loopback"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_full" value="full_pc_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter name="cxlio_pf3_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_loopback_mode_hwtcl" value="disable" />
  <parameter name="cxlio_pf5_sriov_vf_mig_int_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_hdpldadapt_csr_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="cxlio_pf2_vf_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_7_k_cii_pf_en7_attr"
     value="0" />
  <parameter name="cxlio_pf3_vf_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter name="cxlio_pf1_vf_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_bar4_64b_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_indv" value="indv_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_6_k_cii_start_addr6_attr"
     value="0" />
  <parameter name="cxlio_pf2_vf_bar0_64b_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_tph_req_cap_reg_tph_st_tab_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_cxl_ldid_en"
     value="ldid_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_ehp_rx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_devcapreg2_tph_cpl_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_csb_mmio_access_ctrl_grant_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_powermode_dc_hwtcl" value="powerup" />
  <parameter name="cxlio_pf0_vf_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outpdrv_r34_hwtcl"
     value="aib_pdrv34_setting0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_datapath_tb_sel_hwtcl"
     value="har_reset_tb" />
  <parameter name="cxlio_pf6_sriov_vf_offset_stride_first_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_sn_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_full" value="full_pc_dw" />
  <parameter
     name="hssi_pldadapt_rx_13_txfifowr_post_ct_sel_hwtcl"
     value="txfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter name="cxlio_pf0_vf_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter name="cxlio_pf4_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_6_k_cii_addr_size6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff0_k_exvf_msixtable_offset_pf0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec_atg4"
     value="927" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msix_pba_ptr_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec_atg5"
     value="927" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_174_k_pf7_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_pwr_on_scale_support"
     value="0" />
  <parameter name="cxlio_pf1_revision_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_8g_sigdet_out_rst_val"
     value="reset_to_zero_sigdet" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf0_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_aib_fabric_rx_sr_clk_in_hz_hwtcl"
     value="900000000" />
  <parameter name="hssi_pldadapt_tx_15_hip_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter name="cxlio_pf1_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_stretch_num_stages" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_csb_opcode_ctrl_lock_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter name="hssi_ctr_u_ctrl_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_tsize0_k_exvf_msix_tablesize_pf0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff4_k_exvf_msixtable_offset_pf4_attr"
     value="0" />
  <parameter name="cxlio_pf0_exp_rom_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_asn_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar2_64b_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_hrdrst_align_bypass" value="enable" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_out_bit1_rst_val_hwtcl"
     value="reset_to_one_hfsrout1" />
  <parameter name="hssi_pldadapt_rx_0_fifo_wr_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_0_k_cii_start_addr0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_tph_req_cap_reg_etph_req_supd"
     value="pf4_tph_req_cap_reg_etph_req_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_dl_protocol_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter name="cxlio_pf7_sriov_vf_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_power_indicator"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_outpdrv_r34_hwtcl"
     value="aib_pdrv34_setting0" />
  <parameter name="cxlio_pf0_vf_msix_cap_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_vf_bar0_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_ds_master" value="ds_master_en" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk1_delay_sel" value="delay_path3" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_rst_hwtcl"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter name="hssi_ctr_pipe_direct_octet1_hwtcl" value="octet1_eight_x1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_28_k_pf1_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_36_k_pf1_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_inctrl_gr2_hwtcl"
     value="aib_inctrl2_setting2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msix_cap_reg_table_sz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_t_common_mode"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_pri_next_ptr"
     value="808" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ptm_ctrl_k_cfg_ptm_auto_update_signal_attr"
     value="false" />
  <parameter name="cxlio_pf7_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msix_pba_ptr_pba_offset"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar5_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_pldadapt_tx_15_ds_last_chnl_hwtcl" value="ds_last_chnl" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_fifo_write_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="cxlio_pf5_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_loopback_mode" value="disable" />
  <parameter name="hssi_pldadapt_tx_23_indv_hwtcl" value="indv_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar4_prefetchable"
     value="disable" />
  <parameter name="cxlio_pf4_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msix_pba_ptr_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_datasel_gr0_hwtcl"
     value="aib_datasel0_setting0" />
  <parameter name="hssi_avmm2_if_0_pldadapt_gate_dis" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_cfg_ram_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf6_no_int" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_6_k_cii_start_addr6_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_txferclkout_shiften"
     value="aib_red_txferclkout_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_num_of_lanes"
     value="num_1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_7_vf_msix_table_offset_7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_ehp_rx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter name="cxlio_pf0_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_siov_dvsec_flags_h"
     value="pf0_siov_dvsec_flags_h_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="6" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_virtio_en"
     value="pf2_virtio_disable" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fifo_write_latency_adjust"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_hrdrst_user_ctl_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_0_internal_clk2_sel1_hwtcl"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter name="hssi_pldadapt_rx_13_rx_usertest_sel_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_siov_dvsec_funtion_dependency_link"
     value="0" />
  <parameter name="cxlio_flexbus_range2_memory_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_28h_reg_usp_rx_preset_hint15"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_jtagid2_k_jtag_id_2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter name="cxlio_pf7_sriov_vf_offset_stride_first_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_pldadapt_tx_15_frmgen_wordslip"
     value="frmgen_wordslip_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_lockreq_muxsel"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_28h_reg_usp_rx_preset_hint14"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ats_ctl1_k_exvf_ats_pagealignreq_pf5_attr"
     value="false" />
  <parameter name="cxlio_pf2_sriov_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_144_k_pf6_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_asn_bypass_pma_pcie_sw_done_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_jtagid3_k_jtag_id_3_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_sr_sr_parity_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_3_vf_subysystem_id_3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar0_reg_bar0_type"
     value="pf0_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_num_of_vf"
     value="0" />
  <parameter name="cxlio_pf5_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter name="cxlio_pf4_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_fifo_stop_rd_hwtcl" value="rd_empty" />
  <parameter name="hssi_pldadapt_rx_13_rx_fifo_write_ctrl" value="blklock_ignore" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range1_size_low_memory_info_valid_range1"
     value="pf0_dvsec_flex_bus_range1_size_low_memory_info_valid_range1_true" />
  <parameter name="hssi_pldadapt_rx_13_bonding_dft_en" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_rcvr_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outpdrv_r12_hwtcl"
     value="aib_pdrv12_setting0" />
  <parameter name="cxlio_pf1_tph_cpl_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_l1_1_pcipm_support"
     value="true" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_control1_reg_l1_1_pcipm_en"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_rx_fifo_align_clr_rst_val_hwtcl"
     value="reset_to_zero_alignclr" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter name="cxlio_pf1_bar5_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf3_vf_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode_atg4"
     value="gen4_pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode_atg5"
     value="gen5_pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_control_link_status_reg_pcie_cap_link_bw_man_int_en"
     value="false" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_13_powermode_ac"
     value="rxdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_aibnd_tx_15_aib_outctrl_gr2_hwtcl"
     value="aib_outen2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_tsize1_k_exvf_msix_tablesize_pf3_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_fifo_rd_clk_scg_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf7_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_151_k_pf6_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_us_last_chnl_hwtcl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_gen3_equalization_disable"
     value="false" />
  <parameter name="cxlio_pf6_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="cxlio_pf2_vf_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf1_minus_6db" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_mode" value="txphase_comp" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_aibnd_rx_23_aib_inctrl_gr0_hwtcl"
     value="aib_inctrl0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_fc_protocol_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_10g_rx_crc32_err_rst_val_hwtcl"
     value="reset_to_zero_crc32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_no_cmd_cpl_support"
     value="false" />
  <parameter name="cxlio_pf4_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf3_minus_6db" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar4_mask"
     value="0" />
  <parameter name="cxlio_pf5_vf_bar0_64b_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_clock_del_measure_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_capability_reg_l1_1_aspm_support"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outndrv_r34_hwtcl"
     value="aib_ndrv34_setting0" />
  <parameter name="cxlio_pf7_revision_id_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_msix_function_mask_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_ats_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf1_pasid_cap_privileged_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_msi_next_ptr"
     value="112" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter name="hssi_pldadapt_rx_13_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_ats_reg_page_aglign_req"
     value="pf3_ats_reg_page_aglign_req_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar0_reg_bar0_type"
     value="pf2_bar0_mem32" />
  <parameter name="hssi_pldadapt_tx_13_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_word_align_hwtcl" value="wa_en" />
  <parameter name="hssi_avmm2_if_15_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter name="hssi_pldadapt_tx_15_tx_datapath_tb_sel" value="har_reset_tb" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_tsize2_k_exvf_msix_tablesize_pf4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset1"
     value="0" />
  <parameter name="cxlio_pf6_msi_ext_msg_data_cap_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_fifo_stop_wr_hwtcl" value="wr_full" />
  <parameter name="cxlio_pf4_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_tlp_bypass_en_dwc_ctrl0_k_ecrc_strip_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter name="cxlio_pf0_num_of_vf_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fifo_rd_clk_sel"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter name="cxlio_num_of_pf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_pld_8g_tx_boundary_sel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_xbar_sel_3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_109_k_pf4_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_1_k_cii_addr_size1_attr"
     value="0" />
  <parameter name="cxlio_pf6_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_inctrl_gr0_hwtcl"
     value="aib_inctrl0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_cvp_cfg_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_chnl_bonding_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_rx_0_word_align" value="wa_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_link_eq_req_int_en_attr"
     value="false" />
  <parameter name="cxlio_pf2_bar2_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_xbar_sel_3_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_gb_tx_odwidth" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_ctrl0_k_patcntr_en_attr"
     value="false" />
  <parameter name="cxlio_pf5_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_devcapreg2_tph_cpl_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="6" />
  <parameter name="hssi_pldadapt_rx_23_word_align_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_tph_req_cap_reg_int_vct_mode_supd"
     value="pf6_tph_req_cap_reg_int_vct_mode_supd_false" />
  <parameter name="hssi_aibnd_tx_15_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outctrl_gr2_hwtcl"
     value="aib_outen2_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_pldadapt_rx_15_powermode_freq_hz_pld_rx_clk1_dcm"
     value="400000000" />
  <parameter name="hssi_ctr_is_cvp_enable" value="false" />
  <parameter name="cxlio_pf5_class_code_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_hdpldadapt_csr_clk_hz" value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_hrdrst_dcd_cal_done_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pipe_loopback_control_off_pipe_loopback"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_2_k_cii_addr_size2_attr"
     value="0" />
  <parameter name="cxlio_pf2_bar0_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_rx_0_asn_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_106_k_pf4_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_vf_offset_stride_first_vf_off"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_status_reg_no_eq_needed_rcvd"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_ltd_b_rst_val_hwtcl"
     value="reset_to_one_ltdb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter name="cxlio_pf7_vf_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf7_not_capable" />
  <parameter name="hssi_pldadapt_tx_15_frmgen_mfrm_length_hwtcl" value="2048" />
  <parameter name="hssi_pldadapt_tx_23_fifo_wr_clk_scg_en" value="disable" />
  <parameter name="hssi_pldadapt_tx_15_reconfig_settings" value="{}" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_inctrl_gr3_hwtcl"
     value="aib_inctrl3_setting3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_electromech_interlock"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_core_dn_prgmnvrt"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter name="cxlio_pf5_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_dftmuxsel_hwtcl"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter name="cxlio_pf6_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vc_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_xbar_sel_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_ehp_tx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_clock_del_measure_enable_hwtcl"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_datapath_tb_sel_hwtcl"
     value="pcs_chnl_tb" />
  <parameter name="hssi_pldadapt_tx_15_hdpldadapt_pld_tx_clk2_dcm_hz" value="0" />
  <parameter name="cxlio_pf0_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_pfull_hwtcl" value="10" />
  <parameter name="cxlio_pf3_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_test_clk_pll_en_n"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter name="cxlio_pf0_msi_multiple_msg_cap_user_hwtcl" value="5" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_sriov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_msi_enable"
     value="disable" />
  <parameter name="cxlio_pf7_vf_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff1_k_exvf_msixtable_bir_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter name="cxlio_pf3_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_electromech_interlock"
     value="false" />
  <parameter name="hssi_avmm1_if_15_pldadapt_read_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_acs_next_ptr"
     value="328" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_cvp_cfg_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_avmm1_if_0_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff4_k_exvf_msixpba_offset_pf4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_125_k_pf5_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_23_silicon_rev" value="14nm5" />
  <parameter name="hssi_pldadapt_tx_13_gb_tx_odwidth_hwtcl" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_en"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_cvp_cfg_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_acs_capabilities_ctrl_reg_acs_at_block"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_core_updnen"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_csb_msg_dropped_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf2_vf_bar4_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_pma_aib_tx_clk_expected_setting" value="x2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf0_not_capable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="hssi_ctr_u_ial_top_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_prs_ext_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_fifo_rd_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_acs_capabilities_ctrl_reg_acs_at_block"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_test_clk_pll_en_n_hwtcl"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_sr_sr_hip_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_link_auto_bw_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf3_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_ats_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf2_revision_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf6_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter name="cxlio_pf6_vf_bar5_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_pldadapt_rx_15_bonding_dft_en_hwtcl" value="dft_dis" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_manual_dn"
     value="aib_tx_dcc_manual_dn0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl1_k_dfd_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_dsp_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_dsp_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_82_k_pf3_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_rst_prgmnvrt"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_ph01_en_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_status_reg_rx_enh_link_behavior_ctrl"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_ph01_en_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter name="cxlio_pf5_vf_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_155_k_pf7_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_24h_reg_dsp_32g_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_24h_reg_dsp_32g_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_24h_reg_dsp_32g_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_24h_reg_dsp_32g_tx_preset7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_exp_rom_base_addr_reg_exp_rom_base_address"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff6_k_exvf_msixtable_offset_pf6_attr"
     value="0" />
  <parameter name="cxlio_pf4_prs_cap_enable_user_hwtcl" value="0" />
  <parameter name="h2d_arb_ctrl_k_h2drsp_throttle_en_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter name="cxlio_pf2_ats_relexed_ordering_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fpll_shared_direct_async_in_sel_hwtcl"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_tag_support"
     value="tag_10bit" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_pasid_reg_pasid_max_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_0_vf_subysystem_id_0"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outndrv_r12_hwtcl"
     value="aib_ndrv12_setting0" />
  <parameter name="hssi_pldadapt_rx_15_osc_clk_scg_en" value="disable" />
  <parameter name="cxlio_pf7_vf_bar1_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_fifo_mode" value="phase_comp" />
  <parameter
     name="hssi_pldadapt_rx_13_fifo_rd_clk_sel"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_drop_vendor0_msg"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_num_of_lanes"
     value="num_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_59_k_pf2_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf5_no_int" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_dftmuxsel_hwtcl"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_power_controller"
     value="false" />
  <parameter name="cxlio_pf3_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_clock_del_measure_enable_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_170_k_pf7_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_pld_pma_fpll_cnt_sel_polling_bypass_hwtcl"
     value="disable" />
  <parameter name="hssi_aibnd_rx_13_redundancy_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode"
     value="pf0_next_rec_speed" />
  <parameter
     name="hssi_pldadapt_rx_15_fifo_wr_clk_del_sm_scg_en_hwtcl"
     value="enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_ehp_tx_correctable_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf6_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_ehp_rx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_prs_ext_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_us_last_chnl_hwtcl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl3_k_trig0_sel_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_phy_slot_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_ats_reg_ro_support"
     value="pf4_ats_reg_ro_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter name="hssi_aibnd_tx_15_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter
     name="hssi_aibnd_tx_0_aib_outctrl_gr1_hwtcl"
     value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_ph01_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_avmm2_if_13_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_pldadapt_tx_23_fifo_rd_clk_sel_hwtcl"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_powermode_ac_hwtcl"
     value="rxdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_capabilities_7_vf_msix_tablesz_7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_6_k_cii_start_addr6_attr"
     value="0" />
  <parameter name="cxlio_pf0_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_outndrv_r56_hwtcl"
     value="aib_ndrv56_setting0" />
  <parameter name="hssi_avmm2_if_23_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_2_k_cii_addr_size2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_mlf_tlp_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar4_reg_bar4_type"
     value="pf0_bar4_mem32" />
  <parameter name="cxlio_pf2_pasid_cap_privileged_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_reset_ctrl1_k_clrhip_not_rst_sticky_attr"
     value="false" />
  <parameter name="cxlio_pf4_bar1_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf0_vf_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_new_dll"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msix_table_ptr_table_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_halfcode"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter name="hssi_pldadapt_tx_0_frmgen_wordslip" value="frmgen_wordslip_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter name="cxlio_pf0_rb_err_rptr_user_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_15_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_130_k_pf5_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_frmgen_wordslip_hwtcl"
     value="frmgen_wordslip_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_2_k_cii_start_addr2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_rcvr_overflow_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter name="cxlio_pf7_msix_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar4_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl1_k_xbar0_sel_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_ctrl0_k_encrypted_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_inta_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar3_prefetchable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_13_sup_mode" value="user_mode" />
  <parameter
     name="hssi_pldadapt_rx_0_fifo_double_read_hwtcl"
     value="fifo_double_read_en" />
  <parameter name="cxlio_pf3_vf_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_pld_clk1_delay_sel_hwtcl"
     value="delay_path3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_10_k_pf0_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dll_dft_sel"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar4_reg_bar4_type"
     value="pf3_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_core_dn_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_pldadapt_tx_0_ds_bypass_pipeln"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_pld_aib_loopback_en_attr"
     value="false" />
  <parameter name="cxlio_pf2_vf_msix_pba_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_pld_pma_fpll_num_phase_shifts_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode"
     value="pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_fpll_shared_direct_async_in_sel_hwtcl"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter name="hssi_pldadapt_tx_0_compin_sel_hwtcl" value="compin_master" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_us_master" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_47_k_pf2_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="hssi_avmm1_if_0_pldadapt_uc_blocking_enable" value="enable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_iinasyncen_hwtcl"
     value="aib_inasyncen_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter name="cxlio_pf4_vf_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_csb_msg_dropped_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf7_msi_ext_msg_data_cap_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_ims_sup_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_6_vf_msix_table_bir_6"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_pld_tx_clk1_dcm_hz"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ehp_ctrl1_k_outstanding_crd_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf1_not_capable" />
  <parameter name="cxlio_pf0_vf_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar0_reg_bar0_type"
     value="pf5_bar0_mem32" />
  <parameter name="device_family" value="Agilex" />
  <parameter name="hssi_avmm1_if_23_pldadapt_uc_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_word_align_hwtcl" value="wa_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_aibnd_rx_23_aib_datasel_gr2_hwtcl"
     value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_7_k_cii_addr_size7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_core_dn_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_fc_protocol_err_sts_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk1_delay_en" value="enable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_manual_up"
     value="aib_tx_dcc_manual_up0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_7_k_cvp_irq_en"
     value="cvp_ctrl_7_k_cvp_irq_en_false" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msix_pba_ptr_pba_bir"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_duplex_mode_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter name="hssi_pldadapt_tx_0_dv_bond" value="dv_bond_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_user_vsec_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_asn_wait_for_dll_reset_cnt" value="64" />
  <parameter name="hssi_pldadapt_rx_15_ds_master_hwtcl" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter name="cxlio_pf1_msi_multiple_msg_cap_user_hwtcl" value="5" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter name="cxlio_pf5_vf_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_out_bit0_rst_val_hwtcl"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf6_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_cap_id_nxt_ptr_reg_dsi"
     value="pf5_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_vsecras_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf2_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf1_not_in_msix_table" />
  <parameter name="cxlio_pf0_vf_tph_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_capability_reg_no_eq_needed_support"
     value="false" />
  <parameter name="ialpmmctl_vid_engineer_mode_hwtcl" value="32902" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_ats_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_15_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_rst_prgmnvrt"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter name="cxlio_pf0_func_dep_link_user_hwtcl" value="0" />
  <parameter name="cxlio_pf0_vf_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_us_master_hwtcl" value="us_master_en" />
  <parameter name="hssi_avmm1_if_23_pcs_cal_done" value="avmm1_cal_done_assert" />
  <parameter name="hssi_pldadapt_rx_0_hrdrst_user_ctl_en_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_ber_margining_ctrl"
     value="aib_ber_margining_setting0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_core_dn_prgmnvrt"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_2_pcipm_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1_substates_off_l1sub_t_power_off"
     value="2" />
  <parameter name="cxlio_pf6_vf_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_replay_number_rollover_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_manual_up"
     value="aib_tx_dcc_manual_up0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_6_vf_tph_intvec_mode_6"
     value="pf0_vf_tphcap_6_vf_tph_intvec_mode_6_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_intc_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_fifo_rd_clk_ins_sm_scg_en_hwtcl"
     value="enable" />
  <parameter name="cxlio_pf5_vf_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_aibnd_tx_23_powermode_freq_hz_aib_hssi_tx_transfer_clk"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_175_k_pf7_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter name="cxlio_pf5_vf_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_113_k_pf5_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_ds_bypass_pipeln"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar2_reg_bar2_type"
     value="pf3_bar2_mem32" />
  <parameter
     name="hssi_aibnd_tx_0_aib_iinclken_hwtcl"
     value="aib_inclken_setting3" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_dwc_rx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="is_engineer_mode" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_sn_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf6_vf_ats_page_align_req_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_word_mark" value="wm_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_aer_rc_err_int_en_attr"
     value="false" />
  <parameter name="cxlio_pf2_vf_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_mode" value="txphase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_fifo_power_mode_hwtcl"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_137_k_pf6_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_hrdrst_dcd_cal_done_bypass" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_10h_reg_usp_rx_preset_hint3"
     value="7" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_lockreq_muxsel_hwtcl"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_10h_reg_usp_rx_preset_hint2"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter name="cxlio_pf3_pasid_cap_privileged_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_en_iocsr_unused_hwtcl"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff1_k_exvf_msixpba_offset_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_virtio_en"
     value="pf5_virtio_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf0_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter name="hssi_pldadapt_tx_13_bonding_dft_en" value="dft_dis" />
  <parameter name="hssi_pldadapt_rx_23_chnl_bonding_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_fifo_mode" value="phase_comp" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_ltr_rst_val_hwtcl"
     value="reset_to_zero_ltr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_jtagid2_k_jtag_id_2_attr"
     value="0" />
  <parameter name="cxlio_pf6_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msi_cap_reg_per_vector_msk_cap"
     value="pf3_msi_cap_reg_per_vector_msk_cap_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_us_bypass_pipeln_hwtcl"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_lockreq_muxsel_hwtcl"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="cxlio_pf0_bar3_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf3_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_2_th_val"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_us_last_chnl" value="us_last_chnl" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_hip_aib_ssr_in_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_drx_shiften"
     value="aib_red_drx_shift_disable" />
  <parameter
     name="hssi_pldadapt_tx_13_us_bypass_pipeln"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fastbond_rden_hwtcl"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_77_k_pf3_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_cvp_mode"
     value="cvp_disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_fifo_mode" value="phase_comp" />
  <parameter name="hssi_ctr_cxl_pialup_virtual_cvp_bar_num_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar4_mask"
     value="0" />
  <parameter name="cxlio_pf0_bar0_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_95_k_pf4_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_compin_sel_hwtcl" value="compin_master" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_deskew_ctrl_k_dskw_force_done_p2_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl1_k_xbar1_sel_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_pipe_msgbuf_overflow_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter name="hssi_aibnd_tx_23_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_rx_usertest_sel" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_err_en_correct_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter name="cxlio_pf1_ats_relexed_ordering_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_129_k_pf5_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_0_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter
     name="hssi_pldadapt_rx_0_hrdrst_rst_sm_dis_hwtcl"
     value="enable_rx_rst_sm" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk1_delay_en_hwtcl" value="enable" />
  <parameter name="hssi_avmm2_if_0_pldadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff7_k_exvf_msixtable_offset_pf7_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_dirclkn_shiften_hwtcl"
     value="aib_red_dirclkn_shift_disable" />
  <parameter name="top_topology_hwtcl" value="CXLx16" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_pcie_slot_imp"
     value="pf0_not_implemented" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_attention_indicator_button"
     value="false" />
  <parameter name="device_die_revisions" value="MAIN_FM8_REVA,HSSI_RNR_REVB" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_1_k_cii_addr_size1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_3_vf_tph_sttable_loc_3"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_bypass_ctrl_1_control"
     value="14680064" />
  <parameter name="cxlio_pf2_vf_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_cvp_cfg_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter name="cxlio_pf4_msix_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_20h_reg_usp_tx_preset11"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_rx_15_asn_wait_for_fifo_flush_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_20h_reg_usp_tx_preset10"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_ctrl0_k_encrypted_attr"
     value="false" />
  <parameter name="cxlio_pf7_vf_bar2_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_pipe_mode_hwtcl" value="disable_pipe" />
  <parameter name="hssi_pldadapt_tx_13_word_mark_hwtcl" value="wm_en" />
  <parameter
     name="hssi_aibnd_tx_15_aib_datasel_gr2_hwtcl"
     value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf2_minus_6db" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_reset_ctrl1_k_clrhip_not_rst_sticky_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_cont_cal_iocsr_unused"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_gb_rx_odwidth" value="odwidth_32" />
  <parameter name="cxlio_pf2_vf_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_datasel_gr3_hwtcl"
     value="aib_datasel3_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_28h_reg_dsp_16g_tx_preset8"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_23_k_pf1_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_28h_reg_dsp_16g_tx_preset9"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_94_k_pf4_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_redo_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_redo_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fifo_read_latency_adjust"
     value="disable" />
  <parameter name="hssi_aibnd_tx_0_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter name="cxlio_pf5_vf_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_fifo_write_latency_adjust"
     value="disable" />
  <parameter name="cxlio_pf4_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_support_mod_ts"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fifo_write_latency_adjust"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_fifo_double_write"
     value="fifo_double_write_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_0_vf_ats_globalinv_support_0"
     value="pf0_vf_atscap_0_vf_ats_globalinv_support_0_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_dfd_mux_adpt_0to7"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar1_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_ds_master" value="ds_master_en" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msix_pba_ptr_pba_offset"
     value="0" />
  <parameter name="cxlio_pf1_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="hssi_pldadapt_rx_23_hip_mode_hwtcl" value="user_chnl" />
  <parameter name="hssi_avmm2_if_23_pldadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_175_k_pf7_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_ph01_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pfvf_sel_vsec_enable_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_rst_prgmnvrt"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_pldadapt_tx_13_ctrl_plane_bonding_hwtcl"
     value="individual" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf0_minus_6db" />
  <parameter
     name="hssi_pldadapt_rx_23_aib_clk2_sel"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_hdpldadapt_speed_grade" value="dash_3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_tlp_bypass_en_dwc_ctrl0_k_ecrc_strip_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_virtio_en"
     value="pf3_virtio_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_49_k_pf2_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_en_hwtcl"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_146_k_pf6_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_empty" value="empty_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_lane_stagger_interval"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_tx_usertest_sel_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf7_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_sris_mode_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_redo_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_redo_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_loopback_mode" value="disable" />
  <parameter name="pld_clkfreq_user_hwtcl" value="400MHz" />
  <parameter name="hssi_pldadapt_tx_23_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fastbond_wren"
     value="wren_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_devcapreg2_tph_cpl_support"
     value="0" />
  <parameter name="hssi_avmm1_if_13_calibration_type" value="one_time" />
  <parameter name="cxlio_pf1_bar3_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_23_gb_tx_odwidth" value="odwidth_32" />
  <parameter name="cxlio_cfg_ext_vc_next_ptr_user_hwtcl" value="560" />
  <parameter
     name="hssi_aibnd_rx_0_aib_ber_margining_ctrl_hwtcl"
     value="aib_ber_margining_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_18h_reg_dsp_rx_preset_hint7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter name="hssi_aibnd_tx_15_aib_hssi_tx_transfer_clk_hz_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_rcvr_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_drx_shiften_hwtcl"
     value="aib_red_drx_shift_disable" />
  <parameter name="hssi_pldadapt_tx_0_bonding_dft_en" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_18h_reg_dsp_rx_preset_hint6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_l1_2_pcipm_support"
     value="true" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk1_delay_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl1_k_exvf_tph_sttablesize_pf2_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_out_bit3_rst_val_hwtcl"
     value="reset_to_zero_hfsrout3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_pld_8g_tx_boundary_sel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_pasid_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf3_bar4_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf5_vf_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_6_vf_revision_id_6"
     value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_5_k_cii_start_addr5_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_read_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_slot_power_limit_value"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ehp_ctrl1_k_outstanding_crd_attr"
     value="0" />
  <parameter name="cxlio_pf1_class_code_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf7_minus_6db" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar0_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_dy_ctl_static_hwtcl"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter name="cxlio_pf4_sriov_vf_subsys_dev_id_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_bar3_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf1_vf_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter name="hssi_pldadapt_rx_0_pma_hclk_scg_en" value="enable" />
  <parameter name="hssi_ctr_u_pcie_top_powerdown_mode" value="false" />
  <parameter name="cxlio_pf7_vf_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_outctrl_gr0_hwtcl"
     value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_tph_req_cap_reg_etph_req_supd"
     value="pf7_tph_req_cap_reg_etph_req_supd_false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_new_dll"
     value="aib_dllstr_align_new_dll_setting0" />
  <parameter name="cxlio_pf3_vf_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_reset_csr_k_pld_crs_en"
     value="reset_csr_k_pld_crs_en_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range2_size_low_memory_range2_size_low"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_core_dn_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter name="cxlio_pf0_exp_rom_enable_user_hwtcl" value="Disable" />
  <parameter name="hssi_avmm2_if_0_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter name="hssi_aibnd_tx_13_aib_tx_dcc_en_hwtcl" value="aib_tx_dcc_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_112_k_pf5_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_is_paired_with_hwtcl" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_xbar_sel_0_attr"
     value="0" />
  <parameter name="cxlio_pf0_msix_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msi_cap_reg_mul_msg_cap"
     value="5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1_substates_off_l1sub_t_power_off"
     value="2" />
  <parameter name="hssi_pldadapt_rx_0_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_aib_fabric_rx_transfer_clk_hz"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_dtx_shiften_hwtcl"
     value="aib_red_dtx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_user_vsec_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_func_dep_link_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_msix_cap_reg_table_sz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_63_k_pf2_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf7_aer_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ats_ctl1_k_exvf_ats_pagealignreq_pf7_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_root_control_root_capabilities_reg_pcie_cap_crs_sw_visibility"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_tx_precode_req"
     value="false" />
  <parameter name="cxlio_pf5_bar5_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_dsp_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_dsp_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_tph_req_cap_reg_etph_req_supd"
     value="pf2_tph_req_cap_reg_etph_req_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_gen3_equalization_disable_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_gen3_equalization_disable_atg5"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_pma_aib_tx_clk_expected_setting" value="x2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_vf_device_id_vf_device_id"
     value="0" />
  <parameter name="cxlio_cfg_ext_ats_next_ptr_user_hwtcl" value="792" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_out_bit2_rst_val"
     value="reset_to_zero_hfsrout2" />
  <parameter name="hssi_pldadapt_rx_23_fifo_rd_clk_scg_en" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_rxfiford_post_ct_sel_hwtcl"
     value="rxfiford_sclk_post_ct" />
  <parameter name="hssi_pldadapt_rx_15_pld_clk1_delay_sel" value="delay_path3" />
  <parameter
     name="hssi_aibnd_tx_23_aib_outndrv_r34_hwtcl"
     value="aib_ndrv34_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_18_k_pf0_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_stop_wr_hwtcl" value="n_wr_full" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf7_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_ctl_k_cvp_bar_used_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf0_no_int" />
  <parameter name="hssi_pldadapt_rx_23_ds_master" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_2_k_encryped"
     value="cvp_ctrl_2_k_encryped_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_tsize3_k_exvf_msix_tablesize_pf7_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_pfull_hwtcl" value="10" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_115_k_pf5_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_13_aib_inctrl_gr1" value="aib_inctrl1_setting3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_78_k_pf3_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_13_aib_inctrl_gr0" value="aib_inctrl0_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter name="hssi_aibnd_rx_13_aib_inctrl_gr3" value="aib_inctrl3_setting3" />
  <parameter name="hssi_aibnd_rx_13_aib_inctrl_gr2" value="aib_inctrl2_setting2" />
  <parameter
     name="hssi_avmm1_if_23_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_3_vf_tph_exttphreq_3"
     value="pf0_vf_tphcap_3_vf_tph_exttphreq_3_false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_cont_cal"
     value="aib_tx_dcc_cal_cont" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_pld_avmm1_clk_rowclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter name="cxlio_pf3_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen2_ctrl_off_support_mod_ts"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar2_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_linkreq_fullrst"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_indv" value="indv_en" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_in_bit0_rst_val_hwtcl"
     value="reset_to_one_hfsrin0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_attention_indicator"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_81_k_pf3_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_prs_ext_cap_enable"
     value="disable" />
  <parameter name="hssi_avmm2_if_0_pcs_cal_reserved" value="0" />
  <parameter name="cxlio_pf1_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_1_k_cii_pf_en1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_vsecras_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_hrdrst_rst_sm_dis" value="enable_tx_rst_sm" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_siov_dvsec_flags_h"
     value="pf3_siov_dvsec_flags_h_false" />
  <parameter name="hssi_ctr_u_rnr_aibaux_top_wrp_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_2ch_reg_dsp_32g_tx_preset14"
     value="0" />
  <parameter name="cxlio_pf4_ats_relexed_ordering_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_2ch_reg_dsp_32g_tx_preset15"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_2ch_reg_dsp_32g_tx_preset12"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_2ch_reg_dsp_32g_tx_preset13"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_3_vf_msix_table_bir_3"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar5_mask"
     value="0" />
  <parameter name="enable_example_design_sim_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_err_en_correct_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable"
     value="pf0_continue" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_24h_reg_dsp_rx_preset_hint12"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_24h_reg_dsp_rx_preset_hint13"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_121_k_pf5_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar2_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_hrdrst_dll_lock_bypass_hwtcl"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_loopback_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_fc_protocol_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_pld_tx_clk1_dcm_hz_hwtcl"
     value="400000000" />
  <parameter name="cxlio_pf1_sriov_vf_mig_int_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_mask_tx_pll_rst_val"
     value="reset_to_zero_maskpll" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_10h_reg_dsp_tx_preset3"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_byp_iocsr_unused_hwtcl"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_10h_reg_dsp_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_fifo_wr_clk_del_sm_scg_en_hwtcl"
     value="enable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_dftmuxsel_hwtcl"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_msi_cap_reg_mul_msg_cap"
     value="5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_mask_tx_pll_rst_val"
     value="reset_to_zero_maskpll" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_ats_reg_global_inval_suppport"
     value="pf3_ats_reg_global_inval_suppport_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_control1_reg_l1_2_aspm_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_pldadapt_tx_13_frmgen_burst_hwtcl"
     value="frmgen_burst_dis" />
  <parameter name="hssi_pldadapt_tx_0_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter name="hssi_pldadapt_tx_23_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_capability_reg_comm_mode_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_pld_tx_clk1_dcm_hz"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_virtio_en"
     value="pf7_virtio_disable" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_in_bit3_rst_val_hwtcl"
     value="reset_to_zero_hfsrin3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter name="hssi_aibnd_rx_23_silicon_rev" value="14nm5" />
  <parameter name="hssi_aibnd_tx_13_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter name="cxlio_pf3_vf_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_prbs_flags_sr_enable_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf4_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_txfifowr_post_ct_sel"
     value="txfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_sriov_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf3_sriov_vf_mig_int_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_fifo_rd_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_core_rst_width"
     value="16" />
  <parameter name="cxlio_pf3_pasid_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter name="cxlio_pf5_vf_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_fpll_shared_direct_async_in_sel_hwtcl"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_pcie_slot_imp"
     value="pf0_not_implemented" />
  <parameter name="hssi_pldadapt_rx_13_pld_clk1_inv_en" value="disable" />
  <parameter name="hssi_pldadapt_rx_0_hdpldadapt_pld_rx_clk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_in_bit1_rst_val"
     value="reset_to_one_hfsrin1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_dbi_access_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_tph_cap_enable"
     value="disable" />
  <parameter name="hssi_ctr_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_out_bit0_rst_val_hwtcl"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_xbar_sel_3_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_txferclkout_shiften_hwtcl"
     value="aib_red_txferclkout_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf4_not_in_msix_table" />
  <parameter name="hssi_pldadapt_tx_0_fifo_stop_wr_hwtcl" value="wr_full" />
  <parameter name="cxlio_pf0_vf_msix_table_bir_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_vf_msix_tablesize_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff0_k_exvf_msixtable_bir_pf0_attr"
     value="0" />
  <parameter name="cxlio_pf3_vf_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar4_reg_bar4_type"
     value="pf4_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_aib_fabric_rx_sr_clk_in_hz"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_cii_ctrl_k_cii_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_fifo_wr_clk_del_sm_scg_en" value="enable" />
  <parameter name="hssi_pldadapt_rx_15_dv_mode_hwtcl" value="dv_mode_dis" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_pld_txelecidle_rst_val_hwtcl"
     value="reset_to_zero_txelec" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_pldadapt_rx_23_fifo_wr_clk_sel"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter name="hssi_pldadapt_tx_13_bonding_dft_en_hwtcl" value="dft_dis" />
  <parameter name="hssi_pldadapt_tx_15_phcomp_rd_del_hwtcl" value="phcomp_rd_del3" />
  <parameter name="cxlio_pf1_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_ds_master_hwtcl" value="ds_master_en" />
  <parameter name="hssi_avmm1_if_15_pcs_cal_done" value="avmm1_cal_done_assert" />
  <parameter
     name="hssi_aibnd_tx_0_aib_ddrctrl_gr0_hwtcl"
     value="aib_ddr0_setting1" />
  <parameter name="hssi_pldadapt_tx_0_hrdrst_rst_sm_dis" value="enable_tx_rst_sm" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter name="hssi_aibnd_rx_13_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff2_k_exvf_msixpba_bir_pf2_attr"
     value="0" />
  <parameter name="cxlio_pf1_pasid_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_1_k_cii_start_addr1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_ptm_autoupdate"
     value="autoupdate_10ms" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_dirclkp_shiften_hwtcl"
     value="aib_red_dirclkp_shift_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_pipepll_error_timeout"
     value="65535" />
  <parameter name="cxlio_pf2_vf_bar2_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_reconfig_settings" value="{}" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_prs_ext_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_outctrl_gr0_hwtcl"
     value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_cap_id_nxt_ptr_reg_dsi"
     value="pf6_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_pldadapt_rx_0_fifo_wr_clk_del_sm_scg_en_hwtcl"
     value="enable" />
  <parameter name="cxlio_pf6_msix_pba_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outndrv_r78_hwtcl"
     value="aib_ndrv78_setting0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outndrv_r34_hwtcl"
     value="aib_ndrv34_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_69_k_pf3_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sriov_num_vf_non_ari"
     value="0" />
  <parameter name="hssi_aibnd_rx_15_redundancy_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_14h_reg_usp_rx_preset_hint5"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_14h_reg_usp_rx_preset_hint4"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_166_k_pf7_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_byp_mode"
     value="hrc_mode" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk1_inv_en" value="disable" />
  <parameter name="hssi_aibnd_tx_13_redundancy_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf1_sriov_vf_bar2_mem32" />
  <parameter name="hssi_pldadapt_tx_0_us_master_hwtcl" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff7_k_exvf_msixtable_bir_pf7_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_asn_wait_for_pma_pcie_sw_done_cnt"
     value="64" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_aib_fabric_rx_transfer_clk_hz_hwtcl"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_slot_power_limit_value"
     value="0" />
  <parameter name="cxlio_pf7_vf_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf1_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_pld_pma_reser_out_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_hrdrst_rx_osc_clk_scg_en_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl_k_dfd_q0_sel_attr"
     value="0" />
  <parameter name="xcvr_reconfig_user_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_capability_reg_l1_1_pcipm_support"
     value="true" />
  <parameter name="hssi_pldadapt_rx_0_stretch_num_stages" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl3_k_trig1_sel_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_aib_fabric_rx_sr_clk_in_hz"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_pcie_int_msg_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_txfiford_post_ct_sel_hwtcl"
     value="txfiford_sclk_post_ct" />
  <parameter name="hssi_pldadapt_tx_15_fifo_width" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff6_k_exvf_msixpba_bir_pf6_attr"
     value="0" />
  <parameter name="cxlio_pf0_vf_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_sriov_enable_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_15_op_mode_hwtcl" value="tx_dcc_enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_clk_csr_k_clock_control"
     value="0" />
  <parameter name="hip_cxl_cache_en_hwtcl" value="1" />
  <parameter name="hssi_pldadapt_tx_15_gb_tx_idwidth_hwtcl" value="idwidth_32" />
  <parameter name="hssi_pldadapt_tx_23_hdpldadapt_csr_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_80_k_pf3_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tx_common_mode_k_txcommonmode_disable_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter name="hssi_pldadapt_tx_13_fifo_rd_clk_frm_gen_scg_en" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_dwc_rx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_selflock"
     value="aib_dllstr_align_selflock_enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_bar3_mask_bit0"
     value="false" />
  <parameter name="cxlio_pf4_vf_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_aibnd_rx_0_aib_inctrl_gr1_hwtcl"
     value="aib_inctrl1_setting3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_dv_mode" value="dv_mode_dis" />
  <parameter
     name="hssi_pldadapt_tx_15_us_bypass_pipeln"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_ltd_b_rst_val"
     value="reset_to_one_ltdb" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_selflock_hwtcl"
     value="aib_tx_selflock_enable" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_pld_8g_eidleinfersel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_vc_next_ptr"
     value="560" />
  <parameter name="cxlio_pf5_sriov_vf_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_stagger_control_k_stag_mode_attr"
     value="5" />
  <parameter name="cxlio_pf0_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_8g_sigdet_out_rst_val"
     value="reset_to_zero_sigdet" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf2_not_supported" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_flp_inst_iapctl2_ialinvratelnkdn"
     value="iapctl2_ialinvratelnkdn_true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_hrdrst_user_ctl_en" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_flp_inst_hybrid_x4_width"
     value="disable_x4" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_dftmuxsel"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_fastbond_rden_hwtcl"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_avmm2_if_23_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset2"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_indv" value="indv_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_tph_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_pipe_mode_hwtcl" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter name="cxlio_pf3_msi_multiple_msg_cap_user_hwtcl" value="5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_cfg_ram_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_20h_reg_usp_16g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_bar1_mask_bit0"
     value="false" />
  <parameter name="hssi_aibnd_tx_23_aib_iinclken" value="aib_inclken_setting3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl1_k_xbar2_sel_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_hps_ctrl_en_hwtcl"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter name="hssi_avmm2_if_13_pldadapt_gate_dis" value="disable" />
  <parameter name="hssi_pldadapt_tx_23_bonding_dft_val_hwtcl" value="dft_0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_l1_2_aspm_support"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_3_vf_msix_pba_offset_3"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_duplex_mode" value="enable" />
  <parameter name="hssi_pldadapt_rx_0_low_latency_en" value="disable" />
  <parameter name="hssi_aibnd_rx_15_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_dbi_access_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_dv_gen" value="dv_gen_dis" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_dy_ctl_static_hwtcl"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_pld_pma_pcie_switch_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_pasid_cap_enable"
     value="disable" />
  <parameter name="hssi_avmm1_if_15_calibration_type" value="one_time" />
  <parameter name="hssi_pldadapt_rx_15_sclk_sel" value="sclk1_rowclk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar0_reg_bar0_type"
     value="pf6_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_2_th_val"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_73_k_pf3_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_fifo_rd_clk_sel_hwtcl"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter name="cxlio_pf4_flags_h_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_173_k_pf7_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_aer_next_ptr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pfvf_sel_vsec_enable_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_tsize2_k_exvf_msix_tablesize_pf4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_siov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff0_k_exvf_msixpba_offset_pf0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_us_bypass_pipeln"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_core_up_prgmnvrt"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter name="hssi_avmm2_if_23_pcs_arbiter_ctrl" value="avmm2_arbiter_uc_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_control1_reg_t_common_mode"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_ptile_header_fmt"
     value="enable" />
  <parameter
     name="hssi_pldadapt_tx_23_fifo_double_write_hwtcl"
     value="fifo_double_write_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range1_size_low_memory_range1_size_low"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf6_sriov_vf_bar2_mem32" />
  <parameter name="hssi_pldadapt_tx_15_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_14h_reg_dsp_rx_preset_hint5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_eieos_cnt_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_ats_reg_inval_queue_dep"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_eieos_cnt_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_14h_reg_dsp_rx_preset_hint4"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_1_vf_tph_intvec_mode_1"
     value="pf0_vf_tphcap_1_vf_tph_intvec_mode_1_false" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_pld_10g_tx_bitslip_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_cfg_pldpll_disable"
     value="enable" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_10g_rx_crc32_err_rst_val_hwtcl"
     value="reset_to_zero_crc32" />
  <parameter name="cxlio_pf1_vf_bar5_enable_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_0_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter name="hssi_aibnd_rx_0_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter name="hssi_aibnd_rx_0_aib_datasel_gr1" value="aib_datasel1_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf3_msi_vec_1" />
  <parameter name="hssi_aibnd_rx_0_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msix_table_ptr_table_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf6_not_in_msix_table" />
  <parameter
     name="hssi_avmm2_if_23_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="hssi_pldadapt_tx_13_comp_cnt_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_0_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar2_reg_bar2_type"
     value="pf2_bar2_mem32" />
  <parameter name="cxlio_pf0_vf_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_13_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_ats_reg_global_inval_suppport"
     value="pf4_ats_reg_global_inval_suppport_false" />
  <parameter name="hssi_aibnd_rx_0_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec_atg5"
     value="927" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_rst_prgmnvrt"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec_atg4"
     value="927" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_1_k_cii_pf_en1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar0_64b_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_chnl_bonding" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_frmgen_pyld_ins_hwtcl"
     value="frmgen_pyld_ins_dis" />
  <parameter name="hssi_pldadapt_rx_13_pma_hclk_scg_en_hwtcl" value="enable" />
  <parameter name="cxlio_pf7_vf_bar4_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_aibnd_tx_23_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter name="cxlio_pf2_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_aib_fabric_tx_sr_clk_in_hz"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_dl_protocol_err_sts_en_attr"
     value="false" />
  <parameter name="hssi_aibnd_tx_15_aib_tx_dcc_en" value="aib_tx_dcc_enable" />
  <parameter name="hssi_aibnd_tx_0_op_mode" value="tx_dcc_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_selectable_deemph_bit_mux"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_inta_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_sclk_sel_hwtcl" value="sclk1_rowclk" />
  <parameter name="hssi_pldadapt_rx_23_pma_hclk_scg_en" value="enable" />
  <parameter name="cxlio_pf7_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_core_updnen"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_devvendid_deviceid"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fastbond_wren_hwtcl"
     value="wren_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="cxlio_pf4_msi_ext_msg_data_cap_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_13_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fifo_read_latency_adjust"
     value="disable" />
  <parameter name="hssi_aibnd_tx_13_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter name="hssi_aibnd_tx_13_aib_outctrl_gr3" value="aib_outen3_setting1" />
  <parameter name="hssi_aibnd_tx_13_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_pldpll_rsten_warm"
     value="disable" />
  <parameter name="cxlio_pf2_pasid_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_23_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter name="hssi_aibnd_tx_15_aib_tx_dcc_byp" value="aib_tx_dcc_byp_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_status_reg_no_eq_needed_rcvd"
     value="false" />
  <parameter name="hssi_ctr_u_pcie_top_sim_mode" value="disable" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_avmm_clk_scg_en" value="disable" />
  <parameter name="hssi_pldadapt_rx_23_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter name="hssi_pldadapt_tx_23_loopback_mode" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_124_k_pf5_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_13_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter name="hssi_aibnd_tx_13_aib_datasel_gr3" value="aib_datasel3_setting1" />
  <parameter name="hssi_aibnd_tx_13_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter name="hssi_aibnd_tx_13_aib_datasel_gr1" value="aib_datasel1_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_28h_reg_usp_16g_tx_preset11"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msix_cap_reg_table_sz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_28h_reg_usp_16g_tx_preset10"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_aib_fabric_rx_sr_clk_in_hz_hwtcl"
     value="900000000" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_pld_pma_eye_monitor_polling_bypass_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf2_sriov_vf_mig_int_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_capabilities_4_vf_msix_tablesz_4"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_frmgen_pipeln_hwtcl"
     value="frmgen_pipeln_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_virtio_en"
     value="pf1_virtio_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf6_not_supported" />
  <parameter name="hssi_pldadapt_rx_0_lpbk_mode" value="disable" />
  <parameter name="hssi_pldadapt_rx_13_bonding_dft_val_hwtcl" value="dft_0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msix_table_ptr_table_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_hrdrst_rx_osc_clk_scg_en_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_sriov_cap_vf_mig_cap"
     value="pf2_sriov_cap_vf_mig_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter name="cxlio_pf2_tph_cpl_support_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_6_vf_tph_sttable_size_6"
     value="0" />
  <parameter name="device_die_types" value="Unknown" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf7_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_pipe_enable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_siov_dvsec_flags_h"
     value="pf7_siov_dvsec_flags_h_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_6_vf_tph_exttphreq_6"
     value="pf0_vf_tphcap_6_vf_tph_exttphreq_6_false" />
  <parameter
     name="hssi_avmm1_if_13_hssiadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_acs_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf7_vf_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_out_bit1_rst_val_hwtcl"
     value="reset_to_one_hfsrout1" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_new_dll"
     value="aib_dllstr_align_new_dll_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_hps_ctrl_en"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff6_k_exvf_msixpba_offset_pf6_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_powermode_dc" value="powerup" />
  <parameter name="hssi_pldadapt_tx_23_sh_err" value="sh_err_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_duplex_mode_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_rcvr_overflow_err_sts_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_dbi_access_err_en_attr"
     value="false" />
  <parameter name="hssi_ctr_cxl_pialup_sup_mode_hwtcl" value="user_mode" />
  <parameter name="hssi_pldadapt_rx_15_fifo_rd_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_capabilities_1_vf_msix_tablesz_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl2_k_exvf_tph_sttablesize_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_exvf_virtio_en"
     value="disable" />
  <parameter name="cxlio_pf6_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_5_k_pf0_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_gb_rx_idwidth" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_cont_cal_hwtcl"
     value="aib_tx_dcc_cal_cont" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_csb_ctrl0_k_tlp_serr_dis_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_asn_bypass_pma_pcie_sw_done_hwtcl"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_outpdrv_r34_hwtcl"
     value="aib_pdrv34_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msix_table_ptr_table_bir"
     value="0" />
  <parameter
     name="hssi_avmm2_if_0_pcs_calibration_feature_en"
     value="avmm2_pcs_calibration_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_rxfiford_post_ct_sel_hwtcl"
     value="rxfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter name="cxlio_pf5_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dft_hwtcl"
     value="aib_tx_dcc_dft_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_gen3_equalization_disable_atg5"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fifo_power_mode"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_gen3_equalization_disable_atg4"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dy_ctlsel_hwtcl"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode_atg5"
     value="gen5_pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode_atg4"
     value="gen4_pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_161_k_pf7_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar1_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf1_prs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_internal_clk1_sel2"
     value="pma_clks_clk1_mux2" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_clkdiv_hwtcl"
     value="aib_tx_clkdiv_setting1" />
  <parameter
     name="hssi_pldadapt_rx_23_internal_clk1_sel1"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter name="cxlio_pf6_num_of_vf_user_hwtcl" value="0" />
  <parameter name="cxlio_pf7_ats_relexed_ordering_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msi_cap_reg_per_vector_msk_cap"
     value="pf4_msi_cap_reg_per_vector_msk_cap_false" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_pld_avmm2_clk_rowclk_hz"
     value="112500000" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_sr_sr_hip_en" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_tph_req_cap_reg_st_table_loc"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_supported_page_size"
     value="0" />
  <parameter name="hssi_aibnd_rx_13_op_mode_hwtcl" value="rx_dll_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_stretch_num_stages" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_dsp_rx_preset_hint3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_dsp_rx_preset_hint2"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_pipe_mode" value="disable_pipe" />
  <parameter name="hssi_pldadapt_rx_15_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_aer_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf6_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_dftmuxsel_hwtcl"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter name="cxlio_pf6_msix_function_mask_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_clkdiv_hwtcl"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode"
     value="pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_0_k_cii_pf_en0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_corrected_internal_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_frmgen_pipeln_hwtcl"
     value="frmgen_pipeln_en" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_out_bit2_rst_val_hwtcl"
     value="reset_to_zero_hfsrout2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf3_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_pldadapt_rx_0_internal_clk2_sel2_hwtcl"
     value="pma_clks_clk2_mux2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_7_k_cvp_write_mask_ctl"
     value="cvp_ctrl_7_k_cvp_write_mask_ctl_false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_halfcode"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_7_k_pf0_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_fifo_mode" value="phase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_data_sel_2_attr"
     value="0" />
  <parameter name="hssi_ctr_u_ial_top_r_wptr_delay" value="one_cycle" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_data_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_irq_ctrl_k_irq_misc_ctrl_attr"
     value="0" />
  <parameter name="hssi_avmm2_if_15_pldadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_pasid_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_fifo_stop_wr_hwtcl" value="n_wr_full" />
  <parameter name="hssi_pldadapt_rx_0_word_align_enable_hwtcl" value="enable" />
  <parameter name="hssi_pldadapt_rx_13_loopback_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_33_k_pf1_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_irq_ctrl_k_irq_misc_ctrl_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_24h_reg_usp_32g_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_24h_reg_usp_32g_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_24h_reg_usp_32g_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_24h_reg_usp_32g_tx_preset7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_control1_reg_t_common_mode"
     value="0" />
  <parameter name="cxlio_pf5_bar2_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_aibnd_rx_13_aib_outndrv_r12" value="aib_ndrv12_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_redo"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_avmm1_if_15_hssiadapt_sr_sr_free_run_div_clk"
     value="out_of_reset_sync" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_control1_reg_l1_2_th_val"
     value="0" />
  <parameter name="cxlio_pf2_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devcapreg_flr_cap"
     value="pf0_devcapreg_flr_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_prs_ext_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_134_k_pf6_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_halfcode_hwtcl"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter name="cxlio_pf5_msix_bir_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_tlp_serr_dis_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter name="cxlio_pf4_vf_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_con_status_reg_no_soft_rst"
     value="pf4_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_cfg_ram_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl0_k_exvf_tph_sttablelocation_pf1_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_byp_iocsr_unused_hwtcl"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dwc_ctrl0_k_sris_mode_attr"
     value="false" />
  <parameter name="hssi_avmm2_if_23_pcs_cal_reserved" value="0" />
  <parameter name="hssi_avmm2_if_13_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter name="cxlio_pf4_vf_msix_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_0_aib_tx_dcc_en_hwtcl" value="aib_tx_dcc_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_surprise_down_err_sts_en_attr"
     value="false" />
  <parameter name="cxlio_pf1_msi_ext_msg_data_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl1_k_xbar3_sel_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter name="cxlio_pf0_vf_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf0_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dwc_ctrl0_k_tx_lane_flip_en_attr"
     value="false" />
  <parameter name="cxlio_pf3_vf_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_halfcode_hwtcl"
     value="aib_tx_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_ds_bypass_pipeln"
     value="ds_bypass_pipeln_dis" />
  <parameter name="cxlio_pf7_vf_ats_page_align_req_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_osc_clk_scg_en" value="disable" />
  <parameter name="pipedirectmode_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_loopback_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_hdpldadapt_pld_tx_clk2_dcm_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset2"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff5_k_exvf_msixpba_offset_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf1_aspm_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar2_64b_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_fifo_rd_clk_frm_gen_scg_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_csb_mmio_access_ctrl_grant_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_5_k_pf0_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_mode" value="rxphase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fifo_power_mode_hwtcl"
     value="full_width_ps_dw" />
  <parameter name="cxlio_pf7_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_test_clk_pll_en_n"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter name="cxlio_pf1_msix_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="disable" />
  <parameter name="cxlio_pf0_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_15_pcs_calibration_feature_en"
     value="avmm1_pcs_calibration_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="cxlio_pf3_msix_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_ecc_ctrl_k_par_sts_uc_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_tx_shiften_hwtcl"
     value="aib_red_tx_shift_disable" />
  <parameter name="cxlio_pf3_msix_bir_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_us_last_chnl_hwtcl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_io_decode"
     value="io32" />
  <parameter name="hssi_pldadapt_tx_0_comp_cnt_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter name="cxlio_pf1_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_0_fifo_wr_clk_sel"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter name="hssi_pldadapt_tx_0_frmgen_burst_hwtcl" value="frmgen_burst_dis" />
  <parameter name="cxlio_pf1_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_ep_native"
     value="native" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf5_aspm_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_4_k_cii_start_addr4_attr"
     value="0" />
  <parameter name="cxlio_pf2_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_selflock"
     value="aib_tx_selflock_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_6_k_pf0_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_vf_device_id_vf_device_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fifo_double_write_hwtcl"
     value="fifo_double_write_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_122_k_pf5_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf3_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_rx_fifo_write_ctrl" value="blklock_ignore" />
  <parameter
     name="hssi_avmm1_if_23_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_intd_en_attr"
     value="false" />
  <parameter name="hssi_avmm2_if_0_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter name="cxlio_pf1_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msix_table_ptr_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_acs_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf5_revision_id_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_full" value="full_pc_dw" />
  <parameter name="hssi_avmm2_if_0_pldadapt_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_cfg_link_eq_req_int_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_empty_hwtcl" value="empty_default" />
  <parameter name="hssi_pldadapt_tx_23_comp_cnt" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter name="cxlio_pf0_vf_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_pfull_hwtcl" value="10" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_full_hwtcl" value="full_pc_dw" />
  <parameter name="cxlio_pf3_siov_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_mode" value="txphase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sriov_num_vf_non_ari"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_us_last_chnl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_eieos_cnt_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_eieos_cnt_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf2_sriov_vf_bar0_mem32" />
  <parameter name="cxlio_pf5_bar3_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_pldadapt_rx_13_hrdrst_dll_lock_bypass" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="cxlio_pf0_bar0_64b_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_empty_hwtcl" value="empty_dw" />
  <parameter
     name="hssi_pldadapt_tx_23_aib_clk2_sel_hwtcl"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="hssi_pldadapt_rx_0_gb_rx_odwidth_hwtcl" value="odwidth_32" />
  <parameter name="cxlio_pf1_sriov_vf_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter name="cxlio_pf1_vf_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="hssi_pldadapt_rx_23_free_run_div_clk" value="out_of_reset_sync" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar4_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_aib_clk2_sel_hwtcl"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_dbi_access_err_en_attr"
     value="false" />
  <parameter name="rcrbbar_en_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_hp_pme_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_tph_req_cap_reg_st_table_loc"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_bar5_mask_bit0"
     value="false" />
  <parameter name="hssi_aibnd_tx_0_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_ctrl1_k_devbrd_type_attr"
     value="0" />
  <parameter name="cxlio_pf5_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_cfg_sel_reset_deassert"
     value="pll_lock_deassert" />
  <parameter name="hssi_pldadapt_rx_13_us_last_chnl" value="us_last_chnl" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk2_sel" value="pld_clk2_dcm" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_clk_csr_k_clkreq_hysterisis"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_38_k_pf1_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_misc_control_1_off_port_logic_wr_disable"
     value="false" />
  <parameter name="cxlio_pf5_msix_pba_offset_user_hwtcl" value="0" />
  <parameter name="cxlio_pf0_sriov_vf_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter name="hssi_aibnd_tx_23_powermode_dc_hwtcl" value="powerup" />
  <parameter name="cxlio_pf1_vf_bar2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_stagger_control_k_stag_dlycnt_attr"
     value="6" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msix_table_ptr_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_head2_cap_viral_capable"
     value="pf0_dvsec_head2_cap_viral_capable_true" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_10_k_pf0_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter name="cxlio_flexbus_head2_viral_cap_user_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_1_k_pf0_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_mode" value="rxphase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_csb_opcode_ctrl_lock_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_ialpmmctl_vmeb15"
     value="104" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_dsp_rx_preset_hint0"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_outndrv_r56_hwtcl"
     value="aib_ndrv56_setting0" />
  <parameter name="hssi_pldadapt_rx_15_fifo_stop_rd_hwtcl" value="rd_empty" />
  <parameter
     name="hssi_pldadapt_tx_13_fifo_double_write_hwtcl"
     value="fifo_double_write_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_0ch_reg_dsp_rx_preset_hint1"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_rst_hwtcl"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="cxlio_pf7_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_err_en_fatal_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fastbond_wren"
     value="wren_ds_del_us_del" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_cii_ctrl_k_cii_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_bonding_dft_en_hwtcl" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar4_reg_bar4_type"
     value="pf6_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_ehp_rx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_core_dn_prgmnvrt"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_bonding_dft_val_hwtcl" value="dft_0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range1_size_low_memory_class_range1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_ehp_ctrl1_k_tx_rd_th_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_cfg_sys_serr_dis_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_revclasscode_class_codes"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_10h_reg_dsp_rx_preset_hint2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_10h_reg_dsp_rx_preset_hint3"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter name="cxlio_pf4_pasid_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_pipe_msgbuf_overflow_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_fifo_double_read_hwtcl"
     value="fifo_double_read_en" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_txferclkout_shiften"
     value="aib_red_txferclkout_shift_disable" />
  <parameter name="hssi_pldadapt_tx_13_us_master" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_con_status_reg_no_soft_rst"
     value="pf7_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_root_control_root_capabilities_reg_pcie_cap_crs_sw_visibility"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_24h_reg_dsp_tx_preset13"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_loopback_mode" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_24h_reg_dsp_tx_preset12"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter name="cxlio_flexbus_range1_memory_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_bar1_k_cvp_bar_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen2_ctrl_off_auto_lane_flip_ctrl_en"
     value="false" />
  <parameter name="cxlio_pf7_bar2_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_core_dn_prgmnvrt"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_bar0_k_cvp_bar_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="disable" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_sr_sr_hip_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar4_mask"
     value="0" />
  <parameter name="cxlio_pf4_vf_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_15_hssiadapt_sr_sr_reserved_out_en"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_csb_msg_dropped_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_empty" value="empty_default" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter name="hssi_avmm1_if_pldadapt_uc_blocking_hwtcl" value="enable" />
  <parameter name="cxlio_pf6_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_pma_hclk_scg_en_hwtcl" value="enable" />
  <parameter name="cxlio_pf5_vf_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_maxpayload_size"
     value="max_payload_128" />
  <parameter name="cxlio_enable_multi_func_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_2_vf_tph_sttable_loc_2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outpdrv_r78_hwtcl"
     value="aib_pdrv78_setting0" />
  <parameter name="hssi_pldadapt_rx_0_asn_en_hwtcl" value="disable" />
  <parameter name="hssi_aibnd_tx_15_aib_tx_dcc_dft" value="aib_tx_dcc_dft_disable" />
  <parameter name="hssi_pldadapt_rx_15_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter name="hssi_aibnd_tx_15_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outpdrv_r12_hwtcl"
     value="aib_pdrv12_setting0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_outpdrv_r56_hwtcl"
     value="aib_pdrv56_setting0" />
  <parameter name="hssi_pldadapt_rx_13_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_class_code_revision_id_program_interface"
     value="0" />
  <parameter name="hssi_aibnd_rx_23_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter name="hssi_aibnd_rx_23_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter name="hssi_aibnd_rx_23_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter name="hssi_pldadapt_rx_15_hdpldadapt_pld_rx_clk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar5_mask"
     value="0" />
  <parameter name="cxlio_pf7_vf_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_ltr_next_ptr"
     value="816" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_port_link_ctrl_off_fast_link_mode"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter name="cxlio_num_of_pf_user_hwtcl" value="1" />
  <parameter name="hssi_pldadapt_rx_15_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_mrl_sensor"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_hp_int_en_attr"
     value="false" />
  <parameter name="cxlio_pf1_vf_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_34_k_pf1_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf5_vf_msix_cap_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf0_msix_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_rcvd_pm_to_ack_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_7_vf_tph_exttphreq_7"
     value="pf0_vf_tphcap_7_vf_tph_exttphreq_7_false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_dly_pst_hwtcl"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter name="cxlio_pf3_bar5_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf2_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outpdrv_r78_hwtcl"
     value="aib_pdrv78_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1_substates_off_l1sub_t_pclkack_low"
     value="3" />
  <parameter name="cxlio_pf0_cpl_to_disable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter name="cxlio_pf6_vf_bar2_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_aibnd_tx_15_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl2_k_exvf_tph_sttablelocation_pf4_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_clock_del_measure_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter name="cxlio_pf4_vf_ats_invalidate_queue_depth_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_vf_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fastbond_rden"
     value="rden_ds_fast_us_fast" />
  <parameter name="hssi_pldadapt_tx_0_duplex_mode" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_msi_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_pld_8g_tx_boundary_sel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_18h_reg_dsp_rx_preset_hint6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_7_k_cii_pf_en7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_18h_reg_dsp_rx_preset_hint7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ats_ctl0_k_exvf_ats_pagealignreq_pf0_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_58_k_pf2_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_pempty_hwtcl" value="2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl3_k_exvf_tph_sttablelocation_pf7_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_frmgen_pyld_ins"
     value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_ctrl0_k_dfd_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_rsvdp_11"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_139_k_pf6_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar4_reg_bar4_type"
     value="pf7_bar4_mem32" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fifo_write_latency_adjust_hwtcl"
     value="disable" />
  <parameter name="cxlio_flexbus_range2_memory_size_low_hwtcl" value="0" />
  <parameter name="cxlio_pf0_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_iinasyncen_hwtcl"
     value="aib_inasyncen_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_ecc_ctrl_k_ecc_sts_cor_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf0_msi_vec_1" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_pld_avmm2_clk_rowclk_hz_hwtcl"
     value="112500000" />
  <parameter name="cxlio_pf7_prs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_control1_reg_l1_2_aspm_en"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_fifo_width" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter name="hssi_pldadapt_rx_0_pld_clk1_sel_hwtcl" value="pld_clk1_dcm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_ats_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_rx_13_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_cxl_next_ptr"
     value="1360" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf3_not_in_msix_table_vf" />
  <parameter name="cxlio_pf1_vf_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_cap_id_nxt_ptr_reg_dsi"
     value="pf2_not_required" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_drx_shiften"
     value="aib_red_drx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_6_k_pf0_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_1_vf_ats_invqueue_depth_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff2_k_exvf_msixtable_bir_pf2_attr"
     value="0" />
  <parameter name="cxlio_pf5_vf_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter name="hssi_pldadapt_rx_0_pld_clk1_delay_en_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_rcvd_pm_turnoff_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_ehp_ctrl1_k_outstanding_crd_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_pempty_hwtcl" value="2" />
  <parameter name="cxlio_pf7_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_ctrl0_k_dfd_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter name="disable_value_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_siov_dvsec_flags_h"
     value="pf6_siov_dvsec_flags_h_false" />
  <parameter name="cxlio_pf3_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_selflock_hwtcl"
     value="aib_tx_selflock_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_hrc_dfd_grp1_sel"
     value="0" />
  <parameter name="cxlio_pf6_bar5_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_compin_sel" value="compin_master" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_mode_hwtcl" value="rxphase_comp" />
  <parameter name="hssi_avmm2_if_13_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_aib_clk1_sel_hwtcl"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter name="cxlio_pf1_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter name="hssi_pldadapt_rx_13_sclk_sel" value="sclk1_rowclk" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_in_bit0_rst_val_hwtcl"
     value="reset_to_one_hfsrin0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_frmgen_bypass_hwtcl"
     value="frmgen_bypass_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_153_k_pf6_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_txfifowr_post_ct_sel_hwtcl"
     value="txfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_powermode_ac_hwtcl"
     value="txdatapath_high_speed_pwr" />
  <parameter name="hssi_aibnd_rx_13_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter
     name="hssi_avmm1_if_0_hssiadapt_sr_sr_free_run_div_clk"
     value="out_of_reset_sync" />
  <parameter
     name="hssi_aibnd_rx_13_aib_inctrl_gr1_hwtcl"
     value="aib_inctrl1_setting3" />
  <parameter
     name="hssi_avmm1_if_13_hssiadapt_sr_sr_free_run_div_clk"
     value="out_of_reset_sync" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_dlink_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar1_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_7_k_pf0_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dwc_ctrl0_k_sris_mode_attr"
     value="false" />
  <parameter name="cxlio_pf2_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_ds_bypass_pipeln_hwtcl"
     value="ds_bypass_pipeln_dis" />
  <parameter name="cxlio_pf3_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_tx_precoding_on"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_ehp_rx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar0_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dft_hwtcl"
     value="aib_tx_dcc_dft_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ats_ctl1_k_exvf_ats_pagealignreq_pf6_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter name="cxlio_pf0_vf_bar5_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf4_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_153_k_pf6_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="cxlio_pf3_vf_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_avmm2_if_13_hssiadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_pld_avmm1_clk_rowclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_sr_hip_mode" value="disable_hip" />
  <parameter name="hssi_pldadapt_rx_15_word_align_enable" value="enable" />
  <parameter
     name="hssi_pldadapt_tx_15_aib_clk2_sel"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf7_not_supported" />
  <parameter name="hssi_aibnd_rx_13_aib_outndrv_r78" value="aib_ndrv78_setting2" />
  <parameter
     name="hssi_pldadapt_rx_13_asn_wait_for_pma_pcie_sw_done_cnt"
     value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_hot_plug_surprise"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_4_vf_revision_id_4"
     value="1" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_sr_powerdown_mode" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="6" />
  <parameter name="cxlio_pf1_msi_per_vector_msk_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_138_k_pf6_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_class_code_revision_id_subclass_code"
     value="0" />
  <parameter name="cxlio_pf5_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_pout_shiften"
     value="aib_red_pout_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_85_k_pf3_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_sriov_cap_vf_mig_int"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_user_vsec_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_pipe_mode" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf5_sriov_vf_bar4_mem32" />
  <parameter name="cxlio_pf4_sriov_vf_mig_int_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_pld_tx_clk1_dcm_hz"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_csb_ctrl0_k_tlp_serr_dis_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_3_k_pf0_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter name="cxlio_pf1_vf_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_46_k_pf2_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_siov_next_ptr"
     value="1304" />
  <parameter name="hssi_pldadapt_tx_13_low_latency_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_phy_rxtermination_k_rxtermination_attr"
     value="127" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_core_up_prgmnvrt"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fastbond_rden_hwtcl"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_1_vf_tph_devspecific_mode_1"
     value="pf0_vf_tphcap_1_vf_tph_devspecific_mode_1_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter name="cxlio_pf4_bar5_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_23_frmgen_burst" value="frmgen_burst_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_0_vf_msix_table_offset_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl2_k_exvf_tph_sttablesize_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar2_enable"
     value="disable" />
  <parameter name="cxlio_pf2_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_jtagid0_k_jtag_id_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_150_k_pf6_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_2_k_pf0_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_in_bit3_rst_val"
     value="reset_to_zero_hfsrin3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_ctrl1_k_vsec_next_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_port_force_off_support_part_lanes_rxei_exit"
     value="false" />
  <parameter name="hssi_avmm2_if_23_pldadapt_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_hrdrst_rst_sm_dis_hwtcl"
     value="enable_tx_rst_sm" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_tx_shiften_hwtcl"
     value="aib_red_tx_shift_disable" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_mask_tx_pll_rst_val_hwtcl"
     value="reset_to_zero_maskpll" />
  <parameter name="cxlio_pf3_msi_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff6_k_exvf_msixtable_bir_pf6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_dl_protocol_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_fifo_stop_rd" value="rd_empty" />
  <parameter name="cxlio_pf1_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter name="cxlio_pf0_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_hip_aib_ssr_in_polling_bypass"
     value="disable" />
  <parameter name="cxlio_pf1_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_dly_pst"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter name="cxlio_pf7_msix_function_mask_user_hwtcl" value="0" />
  <parameter name="cxlio_pf0_flags_h_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_test_clk_pll_en_n"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_pempty" value="2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_ras_des_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf0_minus_6db" />
  <parameter
     name="hssi_pldadapt_rx_0_fifo_rd_clk_ins_sm_scg_en_hwtcl"
     value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_7_vf_msix_pba_bir_7"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter name="hssi_pldadapt_tx_0_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_exvf_virtio_en"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_stretch_num_stages_hwtcl" value="two_stage" />
  <parameter name="hssi_pldadapt_tx_15_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="cxlio_pf2_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_num_of_vf"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_21_k_pf0_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_stretch_num_stages_hwtcl" value="two_stage" />
  <parameter name="flxbusptctl_driftbuf_en_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_pm_next_ptr"
     value="80" />
  <parameter name="cxlio_pf7_bar4_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_hdpldadapt_pld_tx_clk2_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pipe_loopback_control_off_pipe_loopback"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_manual_dn"
     value="aib_tx_dcc_manual_dn0" />
  <parameter
     name="hssi_pldadapt_rx_23_fifo_rd_clk_ins_sm_scg_en_hwtcl"
     value="enable" />
  <parameter
     name="hssi_pldadapt_rx_13_aib_clk1_sel_hwtcl"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter name="cxlio_pf4_msix_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_rcvr_overflow_err_sts_en_attr"
     value="false" />
  <parameter name="cxlio_tag_support_user_hwtcl" value="2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_csb_ctrl0_k_mcred_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_powermode_dc" value="powerup" />
  <parameter name="cxlio_pf5_num_of_vf_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk1_inv_en_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_15_stretch_num_stages" value="two_stage" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_mode_hwtcl" value="txphase_comp" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outctrl_gr2_hwtcl"
     value="aib_outen2_setting1" />
  <parameter
     name="hssi_pldadapt_rx_23_ctrl_plane_bonding_hwtcl"
     value="individual" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_data_sel_0_attr"
     value="0" />
  <parameter name="cxlio_pf3_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar2_reg_bar2_type"
     value="pf6_bar2_mem32" />
  <parameter
     name="hssi_aibnd_rx_23_aib_datasel_gr1_hwtcl"
     value="aib_datasel1_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_byp_hwtcl"
     value="aib_tx_dcc_byp_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_1_k_cii_pf_en1_attr"
     value="0" />
  <parameter name="cxlio_pf4_vf_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_cont_cal"
     value="aib_tx_dcc_cal_cont" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_5_vf_ats_globalinv_support_5"
     value="pf0_vf_atscap_5_vf_ats_globalinv_support_5_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_ras_des_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_3_vf_ats_invqueue_depth_3"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_dis_chkplllock_b4_corerst"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_69_k_pf3_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf4_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_sriov_cap_vf_mig_int"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_aib_fabric_tx_sr_clk_in_hz_hwtcl"
     value="900000000" />
  <parameter name="cxlio_pf2_vf_msix_tablesize_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_rx_fifo_align_clr_rst_val_hwtcl"
     value="reset_to_zero_alignclr" />
  <parameter name="hssi_pldadapt_rx_23_hdpldadapt_pld_rx_clk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar1_reg_sriov_vf_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_103_k_pf4_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_attention_indicator_button"
     value="false" />
  <parameter name="cxlio_flexbus_range2_media_type_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar5_enable"
     value="disable" />
  <parameter name="cxlio_pf6_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_slot_power_limit_scale"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar3_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sriov_num_vf_non_ari"
     value="0" />
  <parameter name="cxlio_pf0_siov_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_hrdrst_rx_osc_clk_scg_en_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_duplex_mode_hwtcl" value="enable" />
  <parameter name="hssi_pldadapt_tx_23_hrdrst_dcd_cal_done_bypass" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_bad_tlp_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outndrv_r34_hwtcl"
     value="aib_ndrv34_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_2_k_pf0_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_flexbus_range2_memory_info_valid_user_hwtcl" value="1" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_mode_hwtcl" value="rxphase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_tlp_bypass_en_dwc_ctrl0_k_ecrc_strip_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset2"
     value="0" />
  <parameter name="cxlio_pf1_msix_enable_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_15_sup_mode" value="user_mode" />
  <parameter
     name="hssi_pldadapt_rx_0_aib_clk1_sel"
     value="aib_clk1_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_72_k_pf3_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_exvf_virtio_en"
     value="disable" />
  <parameter name="hssi_avmm1_if_15_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl16g_cap_off_20h_reg_dsp_16g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_siov_dvsec_funtion_dependency_link"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_pld_clk1_delay_sel" value="delay_path3" />
  <parameter name="hssi_pldadapt_rx_15_pma_hclk_scg_en" value="enable" />
  <parameter name="hssi_aibnd_rx_23_op_mode_hwtcl" value="rx_dll_enable" />
  <parameter name="hssi_pldadapt_tx_0_dv_gen_hwtcl" value="dv_gen_dis" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="cxlio_pf5_vf_bar5_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar0_enable"
     value="disable" />
  <parameter name="cxlio_pf0_vf_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_con_status_reg_no_soft_rst"
     value="pf7_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_rcvr_overflow_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_core_updnen"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fifo_write_latency_adjust"
     value="disable" />
  <parameter name="cxlio_pf6_vf_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_sriov_cap_vf_mig_cap"
     value="pf3_sriov_cap_vf_mig_cap_false" />
  <parameter
     name="hssi_avmm1_if_23_pldadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_165_k_pf7_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf6_not_in_msix_table_vf" />
  <parameter name="hssi_pldadapt_tx_23_chnl_bonding" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter name="hssi_aibnd_rx_13_powermode_dc_hwtcl" value="powerup" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_num_of_vf"
     value="0" />
  <parameter name="cxlio_pf0_pasid_max_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_acs_capabilities_ctrl_reg_acs_at_block"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_pcie_int_msg_num"
     value="0" />
  <parameter name="cxlio_pf2_msi_multiple_msg_cap_user_hwtcl" value="5" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_3_k_cii_start_addr3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_dy_ctl_static_hwtcl"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1_substates_off_l1sub_t_l1_2"
     value="4" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_pld_pma_fpll_cnt_sel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_revclasscode_rid"
     value="1" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_aib_fabric_rx_sr_clk_in_hz"
     value="900000000" />
  <parameter
     name="hssi_aibnd_rx_15_dft_hssitestip_dll_dcc_en_hwtcl"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff1_k_exvf_msixtable_offset_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_status_reg_rx_enh_link_behavior_ctrl"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_tx_precode_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_6_k_pf0_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf7_sriov_vf_mig_cap_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_fifo_width_hwtcl" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar2_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_powermode_dc_hwtcl" value="powerup" />
  <parameter name="hssi_aibnd_rx_15_aib_datasel_gr2" value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_exvf_acs_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_rx_15_aib_datasel_gr0" value="aib_datasel0_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="disable" />
  <parameter name="hssi_aibnd_rx_15_aib_datasel_gr1" value="aib_datasel1_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf0_no_int" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter name="cxlio_pf1_flags_h_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_in_bit1_rst_val"
     value="reset_to_one_hfsrin1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msix_cap_reg_function_mask"
     value="pf1_msix_cap_reg_function_mask_false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar3_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_hrdrst_user_ctl_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_126_k_pf5_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar2_reg_bar2_type"
     value="pf5_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf4_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_5_k_cii_pf_en5_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter name="hssi_pldadapt_tx_23_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_32_k_pf1_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msix_cap_reg_function_mask"
     value="pf5_msix_cap_reg_function_mask_false" />
  <parameter name="cxlio_flexbus_range1_interleave_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff2_k_exvf_msixpba_offset_pf2_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_pld_clk1_delay_sel_hwtcl"
     value="delay_path3" />
  <parameter name="hssi_pldadapt_tx_13_phcomp_rd_del_hwtcl" value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter name="cxlio_pf1_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_bar3_mask_bit0"
     value="false" />
  <parameter name="hssi_aibnd_tx_0_aib_tx_halfcode" value="aib_tx_halfcode_enable" />
  <parameter name="hssi_aibnd_tx_13_aib_ddrctrl_gr0" value="aib_ddr0_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_ats_reg_ro_support"
     value="pf0_ats_reg_ro_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_pld_clk1_inv_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_vf_offset_stride_first_vf_off"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_cii_ctrl_k_cfg_update_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_0_k_cii_addr_size0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_73_k_pf3_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_capabilities_reg_pcie_cap_surprise_down_err_rep_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_28h_reg_usp_16g_tx_preset8"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_frmgen_pyld_ins" value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl16g_cap_off_28h_reg_usp_16g_tx_preset9"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_160_k_pf7_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_us_bypass_pipeln_hwtcl"
     value="us_bypass_pipeln_dis" />
  <parameter name="hssi_pldadapt_tx_0_frmgen_mfrm_length" value="2048" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_7_vf_tph_intvec_mode_7"
     value="pf0_vf_tphcap_7_vf_tph_intvec_mode_7_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_cvp_cfg_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ehp_ctrl0_k_ehp_control_reg_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_loopback_mode" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter name="cxlio_pf3_bar3_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk2_sel" value="pld_clk2_dcm" />
  <parameter name="hssi_pldadapt_tx_23_indv" value="indv_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_ctrl1_k_vsec_next_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_powerdown_mode" value="false" />
  <parameter name="cxlio_pf7_bar0_mask_hwtcl" value="0" />
  <parameter name="cxlio_cfg_ext_msix_next_ptr_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_func_dep_link_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_rcvd_pm_turnoff_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_full" value="full_pc_dw" />
  <parameter name="cxlio_pf1_vf_bar4_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf3_vf_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_pld_avmm1_clk_rowclk_hz"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_14h_reg_usp_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_14h_reg_usp_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_dft_hssitestip_dll_dcc_en_hwtcl"
     value="disable_dft" />
  <parameter name="hssi_pldadapt_rx_13_ds_last_chnl_hwtcl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_157_k_pf7_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_hdpldadapt_pld_sclk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_out_bit1_rst_val"
     value="reset_to_one_hfsrout1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_class_code_revision_id_subclass_code"
     value="0" />
  <parameter name="csr_k_clock_control_engineer_mode_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter name="cxlio_pf3_vf_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_dwc_rx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk1_inv_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_40_k_pf1_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_status_reg_tx_precode_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_low_latency_en_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_13_compin_sel_hwtcl" value="compin_master" />
  <parameter
     name="hssi_avmm1_if_0_pcs_calibration_feature_en"
     value="avmm1_pcs_calibration_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_10h_reg_dsp_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_7_vf_tph_sttable_loc_7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_10h_reg_dsp_tx_preset2"
     value="0" />
  <parameter name="cxlio_pf7_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fifo_write_ctrl_hwtcl"
     value="blklock_ignore" />
  <parameter name="cxlio_pf6_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_rst_hwtcl"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter
     name="hssi_aibnd_rx_15_powermode_ac_hwtcl"
     value="rxdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_revclasscode_class_codes"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_exvf_acs_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf2_vf_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_xbar_sel_2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_msix_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_vf_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_out_bit2_rst_val"
     value="reset_to_zero_hfsrout2" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_mask_tx_pll_rst_val_hwtcl"
     value="reset_to_zero_maskpll" />
  <parameter name="device" value="AGIB027R29A1E2VR3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter name="cxlio_pf5_msi_ext_msg_data_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_slot_power_limit_scale"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar2_enable"
     value="disable" />
  <parameter name="cxlio_pf6_vf_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_3_vf_ats_pagealignedreq_3"
     value="pf0_vf_atscap_3_vf_ats_pagealignedreq_3_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar3_reg_bar3_mem_io"
     value="pf0_bar3_mem" />
  <parameter name="cxlio_pf2_msix_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_manual_up_hwtcl"
     value="aib_tx_dcc_manual_up0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msix_pba_ptr_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_ats_reg_ro_support"
     value="pf1_ats_reg_ro_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_core_updnen_hwtcl"
     value="aib_dllstr_align_st_core_updnen_setting0" />
  <parameter name="cxlio_pf2_vf_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar4_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dll_entest"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_lockreq_muxsel_hwtcl"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar2_enable"
     value="disable" />
  <parameter name="cxlio_pf6_vf_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_datasel_gr2_hwtcl"
     value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_ats_reg_inval_queue_dep"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_auto_lane_flip_ctrl_en"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk1_delay_en_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msi_cap_reg_extnd_msg_data_capable"
     value="pf7_msi_cap_reg_extnd_msg_data_capable_false" />
  <parameter name="hssi_pldadapt_rx_13_pld_clk1_delay_en_hwtcl" value="enable" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fifo_power_mode"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_cxl_bypass_reset_entry_bypass_idle_check_hwtcl"
     value="pf0_reset_entry_bypass_reset_entry_bypass_idle_check_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_bad_dllp_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff1_k_exvf_msixtable_bir_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf3_vf_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_pout_shiften_hwtcl"
     value="aib_red_pout_shift_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_root_control_root_capabilities_reg_pcie_cap_crs_sw_visibility"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cvp_ctrl0_k_encrypted_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_mode_hwtcl" value="txphase_comp" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_cont_cal_iocsr_unused_hwtcl"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_rcvd_pm_to_ack_en_attr"
     value="false" />
  <parameter name="cxlio_pf5_vf_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar2_enable"
     value="disable" />
  <parameter name="hssi_avmm2_if_0_hssiadapt_hip_mode" value="disable_hip" />
  <parameter name="cxlio_pf5_vf_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_dftmuxsel"
     value="aib_dllstr_align_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_frmgen_bypass_hwtcl"
     value="frmgen_bypass_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter
     name="hssi_avmm1_if_0_hssiadapt_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_txferclkoutn_shiften_hwtcl"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter name="cxlio_pf1_pasid_cap_execute_permission_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bist_header_type_latency_cache_line_size_reg_multi_func"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_status_reg_tx_precoding_on"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf4_sriov_vf_bar0_mem32" />
  <parameter name="hssi_pldadapt_tx_13_hip_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_2_k_cii_pf_en2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_csb_ctrl0_k_fixedcred_attr"
     value="false" />
  <parameter name="cxlio_pf2_msi_per_vector_msk_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_internal_clk1_sel2_hwtcl"
     value="pma_clks_clk1_mux2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_ats_reg_page_aglign_req"
     value="pf4_ats_reg_page_aglign_req_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_attention_indicator_button"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_inctrl_gr1_hwtcl"
     value="aib_inctrl1_setting3" />
  <parameter name="hssi_pldadapt_tx_23_stretch_num_stages_hwtcl" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_control_link_status_reg_pcie_cap_link_bw_man_int_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_ds_bypass_pipeln_hwtcl"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_acs_capabilities_ctrl_reg_acs_at_block"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar2_reg_bar2_type"
     value="pf0_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_fifo_rd_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_out_bit0_rst_val_hwtcl"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_aibnd_rx_15_powermode_freq_hz_aib_hssi_rx_transfer_clk"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_28h_reg_dsp_tx_preset14"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_28h_reg_dsp_tx_preset15"
     value="0" />
  <parameter name="cxlio_pf0_cxl_cap_enable_user_hwtcl" value="enable" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fifo_write_ctrl_hwtcl"
     value="blklock_ignore" />
  <parameter name="hssi_pldadapt_tx_15_duplex_mode" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_pme_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_0ch_reg_dsp_rx_preset_hint0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_0ch_reg_dsp_rx_preset_hint1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_5_k_jtag_id_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_data_sel_2_attr"
     value="0" />
  <parameter name="pld_sbep_portid_k_pld_sbep_id_hwtcl" value="145" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_0ch_reg_dsp_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_0ch_reg_dsp_tx_preset1"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fifo_power_mode"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_tph_req_cap_reg_int_vct_mode_supd"
     value="pf3_tph_req_cap_reg_int_vct_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_pld_avmm2_clk_rowclk_hz_hwtcl"
     value="112500000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl2_k_exvf_tph_sttablesize_pf4_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_core_dn_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter name="hssi_pldadapt_rx_0_pld_clk1_inv_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ats_ctl0_k_exvf_ats_pagealignreq_pf2_attr"
     value="false" />
  <parameter name="cxlio_cfg_ext_ltr_next_ptr_user_hwtcl" value="816" />
  <parameter name="hssi_pldadapt_tx_13_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter name="cxlio_pf5_pasid_cap_execute_permission_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_trigger0_sel_grp3"
     value="rx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_trigger0_sel_grp1"
     value="tx_fifo_rd_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_trigger0_sel_grp2"
     value="rx_fifo_rd_en" />
  <parameter name="hssi_aibnd_tx_0_redundancy_en_hwtcl" value="disable" />
  <parameter
     name="hssi_avmm1_if_15_hssiadapt_sr_sr_osc_clk_scg_en"
     value="disable" />
  <parameter name="cxlio_pf0_msi_ext_msg_data_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_fc_protocol_err_sts_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_dv_mode" value="dv_mode_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_64_k_pf2_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_enable"
     value="disable" />
  <parameter name="top_cxl_link_speed_user_hwtcl" value="Gen5" />
  <parameter name="cxlio_pf1_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_en"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter name="cxlio_pf3_ats_relexed_ordering_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter name="cxlio_flexbus_range2_memory_class_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_sriov_misc_ctrl_k_nonsriov_mode_attr"
     value="255" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_8g_sigdet_out_rst_val_hwtcl"
     value="reset_to_zero_sigdet" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_phase_2_3_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_phase_2_3_atg5"
     value="false" />
  <parameter name="cxlio_pf7_tph_cpl_support_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_15_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_tsize3_k_exvf_msix_tablesize_pf7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_trigger0_sel_grp0"
     value="tx_fifo_wa_lock" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_ehp_rx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_84_k_pf3_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_fifo_stop_wr" value="n_wr_full" />
  <parameter name="hssi_pldadapt_rx_23_us_master" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_revclasscode_rid"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_ph01_en_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl2_k_exvf_tph_sttablelocation_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_ph01_en_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_2_k_pf0_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_internal_clk2_sel2"
     value="pma_clks_clk2_mux2" />
  <parameter
     name="hssi_pldadapt_rx_0_internal_clk2_sel1"
     value="pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_ecc_ctrl_k_nparity_ecc_attr"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="cxlio_pf7_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_1_pcipm_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable"
     value="pf0_continue" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff4_k_exvf_msixtable_offset_pf4_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_datasel_gr1_hwtcl"
     value="aib_datasel1_setting1" />
  <parameter name="cxlio_pf5_vf_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_attention_indicator_button"
     value="false" />
  <parameter name="opt_tx_big_buffer_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_exvf_virtio_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_virtio_en"
     value="pf0_virtio_disable" />
  <parameter name="is_rnrb" value="1" />
  <parameter
     name="hssi_pldadapt_rx_0_free_run_div_clk_hwtcl"
     value="out_of_reset_sync" />
  <parameter name="hssi_ctr_pld_txrx_clk_hz_hwtcl" value="pld_800mhz" />
  <parameter name="cxlio_pf0_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_prs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_surprise_down_err_sts_attr"
     value="false" />
  <parameter name="cxlio_pf7_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_3_k_cii_start_addr3_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fifo_read_latency_adjust"
     value="disable" />
  <parameter name="cxlio_pf1_vf_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_test_clk_pll_en_n_hwtcl"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar1_prefetchable"
     value="disable" />
  <parameter name="cxlio_pf6_vf_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_core_up_prgmnvrt"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_pld_tx_clk1_dcm_hz_hwtcl"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_6_k_cii_addr_size6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_169_k_pf7_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_exvf_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_pfull" value="10" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_csb_mmio_access_ctrl_grant_attr"
     value="0" />
  <parameter name="cxlio_pf2_device_id_user_hwtcl" value="0" />
  <parameter name="hssi_avmm2_if_23_func_mode" value="c3adpt_pmadir" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_prefetch_decode"
     value="pref64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_devcapreg2_tph_cpl_support"
     value="0" />
  <parameter name="cxlio_pf7_ims_sup_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_rd_clk_ins_sm_scg_en" value="enable" />
  <parameter name="cxlio_pf7_vf_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_4_k_cii_pf_en4_attr"
     value="0" />
  <parameter name="cxlio_pf7_msi_multiple_msg_cap_user_hwtcl" value="5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_class_code_revision_id_subclass_code"
     value="0" />
  <parameter name="cxlio_pf4_bar0_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_uncor_internal_err_sts_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_gb_rx_idwidth_hwtcl" value="idwidth_32" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_pld_rx_clk1_dcm_hz"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_siov_reg3_ims_support"
     value="pf0_siov_reg3_ims_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_revclasscode_class_codes"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_sh_err_hwtcl" value="sh_err_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_electromech_interlock"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_outctrl_gr3_hwtcl"
     value="aib_outen3_setting1" />
  <parameter name="hssi_pldadapt_tx_0_hdpldadapt_speed_grade" value="dash_3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_20h_reg_usp_rx_preset_hint10"
     value="7" />
  <parameter name="hssi_pldadapt_tx_23_is_paired_with" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_20h_reg_usp_rx_preset_hint11"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf1_vf_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_port_link_ctrl_off_fast_link_mode"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_test_clk_pll_en_n_hwtcl"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_60_k_pf2_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_usp_rx_preset_hint3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_usp_rx_preset_hint2"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_prs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_pipe_msgbuf_overflow_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_en_iocsr_unused_hwtcl"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="cxlio_pf0_vf_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outpdrv_r56_hwtcl"
     value="aib_pdrv56_setting0" />
  <parameter name="hssi_pldadapt_rx_13_rx_datapath_tb_sel" value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_5_vf_tph_sttable_size_5"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_cont_cal_iocsr_unused"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_ltr_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_txferclkout_shiften_hwtcl"
     value="aib_red_txferclkout_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_flp_inst_sosctl_srisen"
     value="sosctl_srisen_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_102_k_pf4_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter name="chemem_ctrl_k_perframe_slice_en_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_ds_bypass_pipeln_hwtcl"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter name="cxlio_pf0_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_compin_sel_hwtcl" value="compin_master" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_bad_tlp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl0_k_exvf_tph_sttablesize_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl0_k_exvf_tph_sttablelocation_pf0_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_pld_clk1_delay_sel" value="delay_path3" />
  <parameter name="hssi_pldadapt_rx_13_fifo_stop_wr" value="n_wr_full" />
  <parameter name="cxlio_pf2_vf_msix_table_bir_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_bar3_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl2_k_exvf_tph_sttablesize_pf4_attr"
     value="0" />
  <parameter name="cxlio_pf0_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fastbond_rden"
     value="rden_ds_fast_us_fast" />
  <parameter name="cxlio_pf6_bar2_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_tx_fifo_power_mode" value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_exvf_ats_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf2_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_rst_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_rst_prgmnvrt_setting0" />
  <parameter name="hssi_pldadapt_tx_0_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_aibnd_tx_15_aib_datasel_gr0_hwtcl"
     value="aib_datasel0_setting0" />
  <parameter name="flxbusptctl_driftbuf_en_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_hp_pme_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_capabilities_3_vf_msix_tablesz_3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_link_eq_req_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_ats_reg_ro_support"
     value="pf3_ats_reg_ro_support_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter name="cxlio_pf6_vf_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_rst_prgmnvrt"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar0_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_59_k_pf2_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_hrdrst_rx_osc_clk_scg_en_hwtcl"
     value="disable" />
  <parameter name="cxlio_pf1_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter name="cxlio_pf1_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_cfg_pme_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_tph_req_cap_reg_etph_req_supd"
     value="pf1_tph_req_cap_reg_etph_req_supd_false" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_write_resp_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_96_k_pf4_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_exvf_ats_cap_enable"
     value="disable" />
  <parameter name="hssi_avmm1_if_0_pldadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_pldadapt_tx_0_hrdrst_rst_sm_dis_hwtcl"
     value="enable_tx_rst_sm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_con_status_reg_no_soft_rst"
     value="pf5_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_ats_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_23_aib_tx_clkdiv" value="aib_tx_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_sriov_cap_vf_mig_int"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts_atg5"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts_atg4"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter name="cxlio_pf5_vf_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="disable" />
  <parameter name="cxlio_pf2_vf_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf3_msi_vec_1" />
  <parameter name="cxlio_pf0_vf_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_0_vf_tph_exttphreq_0"
     value="pf0_vf_tphcap_0_vf_tph_exttphreq_0_false" />
  <parameter name="cxlio_pf0_vf_bar2_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf0_vf_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fastbond_rden_hwtcl"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_eieos_cnt"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_dwc_rx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_addr_a2a3_data_pack"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_18_k_pf0_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_class_code_revision_id_base_class_code"
     value="0" />
  <parameter name="hssi_aibnd_rx_23_sup_mode_hwtcl" value="user_mode" />
  <parameter name="hssi_pldadapt_tx_0_loopback_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_13_aib_datasel_gr2_hwtcl"
     value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_phase_2_3"
     value="false" />
  <parameter name="hssi_avmm1_if_23_pldadapt_read_blocking_enable" value="enable" />
  <parameter name="cxlio_pf4_num_of_vf_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_2_aspm_en"
     value="false" />
  <parameter name="hssi_ctr_cxl_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="6" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_halfcode_hwtcl"
     value="aib_tx_halfcode_enable" />
  <parameter name="hssi_pldadapt_tx_23_hip_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_capability_reg_l1_2_pcipm_support"
     value="true" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_14h_reg_dsp_rx_preset_hint5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_14h_reg_dsp_rx_preset_hint4"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_internal_clk1_sel2_hwtcl"
     value="pma_clks_clk1_mux2" />
  <parameter name="cxlio_cfg_ext_tph_next_ptr_user_hwtcl" value="764" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="cxlio_pf6_class_code_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_vf_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_prs_ext_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_acs_capabilities_ctrl_reg_acs_src_valid"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_asn_bypass_pma_pcie_sw_done"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dft_sel_hwtcl"
     value="aib_tx_dcc_dft_mode0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_core_dn_prgmnvrt"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_sriov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_selflock"
     value="aib_dllstr_align_selflock_enable" />
  <parameter name="hssi_pldadapt_tx_0_fifo_stop_wr" value="wr_full" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_bonding_dft_val_hwtcl" value="dft_0" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_pfull" value="10" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_prs_ext_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_rxfifowr_post_ct_sel"
     value="rxfifowr_sclk_post_ct" />
  <parameter name="cxlio_pf6_sriov_vf_mig_cap_user_hwtcl" value="0" />
  <parameter name="cxlio_pf2_vf_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_7_k_cii_start_addr7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf1_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_exvf_acs_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf0_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_en_iocsr_unused"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="cxlio_pf4_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_49_k_pf2_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_powermode_ac"
     value="rxdatapath_high_speed_pwr" />
  <parameter
     name="hssi_pldadapt_tx_23_fpll_shared_direct_async_in_sel"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk2_sel_hwtcl" value="pld_clk2_dcm" />
  <parameter name="hssi_avmm2_if_13_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_ats_reg_page_aglign_req"
     value="pf2_ats_reg_page_aglign_req_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_rx_prbs_flags_sr_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_pwr_on_value_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_cap_id_nxt_ptr_reg_dsi"
     value="pf0_not_required" />
  <parameter
     name="hssi_aibnd_tx_13_aib_outpdrv_r56_hwtcl"
     value="aib_pdrv56_setting0" />
  <parameter name="cxlio_pf5_pasid_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_1_vf_msix_table_bir_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_siov_dvsec_funtion_dependency_link"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter name="cxlio_pf6_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_acs_capabilities_ctrl_reg_acs_src_valid"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_fifo_wr_clk_del_sm_scg_en" value="enable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_hps_ctrl_en_hwtcl"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter name="hssi_ctr_cxl_ialpmmctl_vmeb15_hwtcl" value="104" />
  <parameter name="cxlio_pf2_vf_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_pld_avmm2_clk_rowclk_hz_hwtcl"
     value="112500000" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff0_k_exvf_msixtable_offset_pf0_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_replay_timer_timeout_err_sts_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_duplex_mode_hwtcl" value="enable" />
  <parameter name="cxlio_pf0_msi_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf2_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_6_k_pf0_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_lockreq_muxsel"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fastbond_rden"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_mlf_tlp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_full_hwtcl" value="full_pc_dw" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dll_dft_sel_hwtcl"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter name="cxlio_cfg_ext_ptm_next_ptr_user_hwtcl" value="1280" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_intc_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_ecc_ctrl_k_ecc_aib_sel_attr"
     value="0" />
  <parameter name="cxlio_pf2_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter name="hssi_pldadapt_tx_0_txfifo_empty" value="empty_default" />
  <parameter
     name="hssi_pldadapt_tx_0_fpll_shared_direct_async_in_sel"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter name="hybrid_x4_width_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_bonding_dft_en" value="dft_dis" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_in_bit1_rst_val"
     value="reset_to_one_hfsrin1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_108_k_pf4_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_en"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ats_ctl1_k_exvf_ats_pagealignreq_pf5_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter name="cxlio_pf2_vf_bar4_type_user_hwtcl" value="Disabled" />
  <parameter name="top_cxl_op_mode_hwtcl" value="IO+Cache+Mem" />
  <parameter
     name="hssi_pldadapt_rx_15_fifo_double_read"
     value="fifo_double_read_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf1_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen2_ctrl_off_select_deemph_var_mux"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_mode_hwtcl" value="rxphase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dll_dft_sel"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_dsp_rx_preset_hint3"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter name="hssi_pldadapt_rx_0_rx_datapath_tb_sel" value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_dsp_rx_preset_hint2"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_pld_pma_fpll_cnt_sel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_aibnd_tx_0_aib_datasel_gr1_hwtcl"
     value="aib_datasel1_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_24_k_pf1_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_2_vf_msix_pba_offset_2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_ecrc_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="cxlio_pf5_vf_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_class_code_revision_id_subclass_code"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar0_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_avmm2_if_15_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="cxlio_pf6_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_full_hwtcl" value="full_pc_dw" />
  <parameter
     name="hssi_pldadapt_rx_23_fifo_rd_clk_sel_hwtcl"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter name="hssi_pldadapt_tx_15_tx_usertest_sel" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar0_reg_bar0_type"
     value="pf3_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_class_code_revision_id_subclass_code"
     value="0" />
  <parameter name="cxlio_pf1_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_devvendid_deviceid"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter name="hssi_avmm1_if_0_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_virtio_en"
     value="pf6_virtio_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_cii_ctrl_k_cfg_update_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_pld_10g_tx_bitslip_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_avmm1_if_23_hssiadapt_sr_sr_osc_clk_scg_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_107_k_pf4_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter name="cxlio_pf2_vf_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_msi_cap_enable"
     value="disable" />
  <parameter name="hssi_ctr_u_ial_top_rnr_ialup_flp_inst_iapctl2_vid" value="7832" />
  <parameter name="cxlio_pf5_vf_bar1_enable_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_0_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter name="cxlio_pf4_siov_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_25_k_pf1_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_106_k_pf4_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_user_vsec_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_in_bit1_rst_val"
     value="reset_to_one_hfsrin1" />
  <parameter
     name="hssi_pldadapt_rx_23_asn_wait_for_dll_reset_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_gen3_equalization_disable"
     value="false" />
  <parameter name="cxlio_pf4_class_code_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter name="cxlio_pf6_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter name="hssi_avmm2_if_15_topology" value="disabled_block" />
  <parameter name="cxlio_pf7_vf_msix_table_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_linkreq_partialrst"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_virtio_en"
     value="pf7_virtio_disable" />
  <parameter
     name="hssi_pldadapt_rx_23_asn_wait_for_fifo_flush_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_147_k_pf6_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msi_cap_reg_mul_msg_cap"
     value="5" />
  <parameter name="device_revision" value="10nm8arnrb" />
  <parameter name="cxlio_pf0_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_replay_number_rollover_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_msi_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_18h_reg_usp_tx_preset7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_18h_reg_usp_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_dlink_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf0_vf_bar2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_3_k_cii_pf_en3_attr"
     value="0" />
  <parameter name="cxlio_pf2_msix_enable_user_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_0_silicon_rev" value="14nm5" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_sr_sr_parity_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_21_k_pf0_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_15_func_mode" value="c3adpt_pmadir" />
  <parameter name="hssi_pldadapt_rx_23_compin_sel_hwtcl" value="compin_master" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_status_reg_tx_precode_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_irq_en_k_dwc_rx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_rcvd_pm_to_ack_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_fifo_power_mode_hwtcl"
     value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_data_sel_1_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_fifo_width" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_tph_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_15_powerdown_mode" value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_fifo_rd_clk_sel_hwtcl"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_capability_reg_l1_2_pcipm_support"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_prs_ext_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_fifo_wr_clk_scg_en_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_0_low_latency_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_exvf_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_hdpldadapt_speed_grade" value="dash_3" />
  <parameter
     name="hssi_avmm2_if_15_pcs_calibration_feature_en"
     value="avmm2_pcs_calibration_dis" />
  <parameter name="hssi_pldadapt_rx_0_rx_usertest_sel_hwtcl" value="disable" />
  <parameter name="hssi_aibnd_tx_23_aib_hssi_tx_transfer_clk_hz_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_23_powermode_freq_hz_aib_hssi_rx_transfer_clk"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter name="hssi_avmm2_if_15_calibration_type" value="one_time" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff5_k_exvf_msixpba_offset_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_0_vf_ats_invqueue_depth_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msix_table_ptr_table_bir"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_no_eq_needed_rcvd"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_bad_dllp_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_rcvr_err_sts_en_attr"
     value="false" />
  <parameter name="cxlio_pf2_vf_bar1_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf6_vf_bar2_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_bar5_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_frmgen_pyld_ins_hwtcl"
     value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_data_sel_2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_l1_1sub_cap_enable"
     value="enable" />
  <parameter name="hssi_pldadapt_tx_23_bonding_dft_en" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_5_k_cii_addr_size5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_7_k_pf0_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_manual_up_hwtcl"
     value="aib_tx_dcc_manual_up0" />
  <parameter name="hssi_pldadapt_tx_23_silicon_rev" value="14nm5" />
  <parameter name="hssi_pldadapt_tx_13_hrdrst_user_ctl_en" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_tph_req_cap_reg_st_table_loc"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter name="cxlio_pf2_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_hrdrst_dcd_cal_done_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msi_cap_reg_per_vector_msk_cap"
     value="pf1_msi_cap_reg_per_vector_msk_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter name="cxlio_pf1_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_capability_reg_l1_2_aspm_support"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_cfg_bw_mgt_int_en_attr"
     value="false" />
  <parameter name="cxlio_pf6_vf_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_pld_10g_tx_bitslip_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_stagger_control_k_stag_dlycnt_attr"
     value="6" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter name="cxlio_pf1_msix_pba_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_class_code_revision_id_revision_id"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_word_align_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_155_k_pf7_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_0_k_cii_start_addr0_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dll_dft_sel_hwtcl"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter name="cxlio_pf3_msix_function_mask_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_3_vf_msix_table_offset_3"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz_hwtcl"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_4_k_cii_addr_size4_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_mode" value="rxphase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_aib_clk2_sel"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dft_sel_hwtcl"
     value="aib_tx_dcc_dft_mode0" />
  <parameter name="cxlio_pf7_vf_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_ltd_b_rst_val"
     value="reset_to_one_ltdb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_60_k_pf2_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_4_vf_tph_sttable_loc_4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter name="hssi_avmm1_if_15_topology" value="disabled_block" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_wr_clk_scg_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf5_vf_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_rxeq_ph01_en_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_rxeq_ph01_en_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter name="hssi_avmm2_if_13_pcs_cal_reserved" value="0" />
  <parameter name="hssi_pldadapt_rx_13_low_latency_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar2_reg_bar2_type"
     value="pf2_bar2_mem32" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dll_entest_hwtcl"
     value="aib_tx_dcc_dll_test_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_cfg_ram_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_ber_margining_ctrl"
     value="aib_ber_margining_setting0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_new_dll"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_prs_ext_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf6_vf_bar5_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_dl_protocol_err_sts_en_attr"
     value="false" />
  <parameter name="hssi_aibnd_rx_13_sup_mode" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf1_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter name="cxlio_pf5_aer_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf5_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_6_k_jtag_id_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_exvf_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_compin_sel" value="compin_master" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_ltd_b_rst_val_hwtcl"
     value="reset_to_one_ltdb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl1_k_dfd_patcntr_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_aibnd_tx_15_aib_outpdrv_r56_hwtcl"
     value="aib_pdrv56_setting0" />
  <parameter name="hssi_pldadapt_rx_15_hrdrst_dll_lock_bypass" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf0_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_capability_reg_l1_1_aspm_support"
     value="false" />
  <parameter name="cxlio_pf3_vf_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_txfifowr_post_ct_sel"
     value="txfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_cap_id_nxt_ptr_reg_dsi"
     value="pf5_not_required" />
  <parameter name="cxlio_pf3_vf_ats_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_rst"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter name="hssi_aibnd_rx_13_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter name="hssi_pldadapt_rx_15_fifo_rd_clk_ins_sm_scg_en" value="enable" />
  <parameter name="cxlio_pf7_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_1_pcipm_en"
     value="false" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_uc_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_replay_number_rollover_err_sts_en_attr"
     value="false" />
  <parameter name="cxlio_pf2_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts_atg4"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec_atg4"
     value="927" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts_atg5"
     value="true" />
  <parameter name="cxlio_pf5_ims_sup_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dwc_ctrl0_k_pld_crs_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf4_sriov_vf_bar2_mem32" />
  <parameter name="hssi_aibnd_tx_23_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec_atg5"
     value="927" />
  <parameter name="hssi_pldadapt_tx_15_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf7_vf_tph_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_internal_clk1_sel2"
     value="pma_clks_clk1_mux2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_ehp_tx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="cxlio_pf7_vf_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_internal_clk1_sel1"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_aer_cntrl_reg_aer_ecrc_gen_capable"
     value="pf0_aer_cntrl_reg_aer_ecrc_gen_capable_false" />
  <parameter name="cxlio_pf0_vf_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_prs_ext_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_class_code_revision_id_base_class_code"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_hdpldadapt_csr_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar5_mask"
     value="0" />
  <parameter
     name="hssi_avmm1_if_15_pldadapt_avmm_osc_clock_setting"
     value="osc_clk_div_by1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ptm_ctrl_k_cfg_ptm_auto_update_signal_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter name="cxlio_pf3_msix_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_irq_ctrl_k_irq_misc_ctrl_attr"
     value="0" />
  <parameter name="cxlio_pf6_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_pempty_hwtcl" value="2" />
  <parameter
     name="hssi_pldadapt_rx_13_ctrl_plane_bonding_hwtcl"
     value="individual" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_in_bit3_rst_val_hwtcl"
     value="reset_to_zero_hfsrin3" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_drx_shiften"
     value="aib_red_drx_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter name="cxlio_pf2_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_tx_usertest_sel_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter name="hssi_aibnd_rx_13_aib_outpdrv_r12" value="aib_pdrv12_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_137_k_pf6_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_15_powermode_dc" value="powerup" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_7_vf_msix_pba_offset_7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_trig_sel_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter name="cxlio_pf2_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_98_k_pf4_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_2_vf_ats_globalinv_support_2"
     value="pf0_vf_atscap_2_vf_ats_globalinv_support_2_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_empty_hwtcl" value="empty_dw" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_rx_shiften_hwtcl"
     value="aib_red_rx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar4_reg_bar4_type"
     value="pf1_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_siov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_core_dn_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter name="hssi_avmm1_if_15_pldadapt_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar4_enable"
     value="disable" />
  <parameter name="cxlio_pf0_vf_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_drop_vendor1_msg"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_virtio_en"
     value="pf0_virtio_disable" />
  <parameter name="hssi_pldadapt_rx_15_is_paired_with" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sriov_num_vf_non_ari"
     value="0" />
  <parameter name="cxlio_pf7_bar3_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_sr_hip_mode" value="disable_hip" />
  <parameter name="cxlio_cfg_ext_siov_next_ptr_user_hwtcl" value="1304" />
  <parameter name="hssi_pldadapt_tx_13_bonding_dft_val_hwtcl" value="dft_0" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_pld_rx_clk1_dcm_hz_hwtcl"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_19_k_pf0_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_out_bit1_rst_val"
     value="reset_to_one_hfsrout1" />
  <parameter name="cxlio_pf7_vf_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dy_ctlsel"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dy_ctl_static"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter name="hssi_pldadapt_rx_15_low_latency_en_hwtcl" value="disable" />
  <parameter name="hssi_ctr_u_phy_top_u_phy_octet0_powerdown_mode" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_revclasscode_class_codes"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar3_reg_sriov_vf_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_1_k_cii_start_addr1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_acs_capabilities_ctrl_reg_acs_src_valid"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_word_align_enable" value="enable" />
  <parameter name="cxlio_pf5_bar3_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_fifo_stop_rd" value="rd_empty" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_user_vsec_offset"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_phcomp_rd_del_hwtcl" value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_tph_req_cap_reg_dev_spec_mode_supd"
     value="pf0_tph_req_cap_reg_dev_spec_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_7_k_cii_start_addr7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_con_status_reg_no_soft_rst"
     value="pf4_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_4_k_cii_start_addr4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter name="hssi_pldadapt_tx_0_tx_fifo_read_latency_adjust" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_sriov_cap_vf_mig_cap"
     value="pf4_sriov_cap_vf_mig_cap_false" />
  <parameter
     name="hssi_aibnd_tx_15_powermode_ac"
     value="txdatapath_high_speed_pwr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sriov_vf_bar1_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_fifo_stop_rd" value="rd_empty" />
  <parameter name="cxlio_pf3_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter name="cxlio_pf5_vf_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_ats_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_pld_rx_clk1_dcm_hz_hwtcl"
     value="400000000" />
  <parameter name="hssi_avmm1_if_13_func_mode" value="c3adpt_pmadir" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_halfcode_hwtcl"
     value="aib_tx_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter name="cxlio_pf3_vf_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outpdrv_r56_hwtcl"
     value="aib_pdrv56_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_exp_rom_base_addr_reg_rom_bar_enable"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_7_vf_ats_invqueue_depth_7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_power_indicator"
     value="false" />
  <parameter name="hssi_avmm2_if_0_pcs_cal_done" value="avmm2_cal_done_assert" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_5_k_cii_pf_en5_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf2_msi_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_word_mark_hwtcl" value="wm_en" />
  <parameter name="hssi_pldadapt_rx_0_bonding_dft_en" value="dft_dis" />
  <parameter name="hssi_pldadapt_rx_13_duplex_mode" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fifo_read_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_sriov_cap_vf_mig_int"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_capabilities_0_vf_msix_tablesz_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_ats_reg_global_inval_suppport"
     value="pf5_ats_reg_global_inval_suppport_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar4_reg_bar4_type"
     value="pf3_bar4_mem32" />
  <parameter name="cxlio_pf1_num_of_vf_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_xbar_sel_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf6_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_prefetch_decode"
     value="pref64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_num_of_pf"
     value="num_0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ats_ctl0_k_exvf_ats_pagealignreq_pf1_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_pfull_hwtcl" value="10" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf6_aspm_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset3"
     value="0" />
  <parameter name="cxlio_pf6_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_txferclkout_shiften_hwtcl"
     value="aib_red_txferclkout_shift_disable" />
  <parameter name="hssi_pldadapt_rx_13_word_align_hwtcl" value="wa_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_intb_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_23_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_20h_reg_usp_32g_tx_preset0"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_fifo_rd_clk_scg_en_hwtcl" value="disable" />
  <parameter name="hssi_pldadapt_tx_0_powermode_dc" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_pasid_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_is_paired_with" value="z1578b" />
  <parameter name="hssi_aibnd_rx_0_powerdown_mode_hwtcl" value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_manual_dn_hwtcl"
     value="aib_tx_dcc_manual_dn0" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_sr_powerdown_mode" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_attention_indicator"
     value="false" />
  <parameter name="cxlio_flexbus_range2_interleave_size_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_bar3_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_us_master" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf4_aspm_dis" />
  <parameter name="hssi_pldadapt_tx_13_hip_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_2_th_sca"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_cap_reg_ari_acs_fun_grp_cap"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_pld_avmm2_clk_rowclk_hz_hwtcl"
     value="112500000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_2_vf_tph_sttable_size_2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_fifo_rd_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_revclasscode_rid"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_hip_aib_ssr_in_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_sr_sr_reserved_in_en" value="enable" />
  <parameter name="cxlio_pf3_vf_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_pma_aib_tx_clk_expected_setting" value="x2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_142_k_pf6_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_comp_cnt_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pld_sbep_portid_k_pld_sbep_id"
     value="145" />
  <parameter name="hssi_pldadapt_tx_23_frmgen_mfrm_length_hwtcl" value="2048" />
  <parameter name="hip_cfg_space_en_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_pma_aib_tx_clk_expected_setting" value="x2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fifo_power_mode_hwtcl"
     value="full_width_ps_dw" />
  <parameter name="cxlio_pf3_revision_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_ptm_next_ptr"
     value="1280" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_selflock_hwtcl"
     value="aib_dllstr_align_selflock_enable" />
  <parameter name="cxlio_pf3_vf_msix_cap_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_vf_bar0_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf6_vf_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sriov_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_13_word_align_enable_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_sriov_enable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_15_redundancy_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_95_k_pf4_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_pld_clk1_delay_en" value="enable" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_pld_avmm2_clk_rowclk_hz_hwtcl"
     value="112500000" />
  <parameter name="opcode_lock_k_opcode_lock_engineer_mode_hwtcl" value="1" />
  <parameter name="cxlio_pf1_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="hssi_pldadapt_rx_0_ds_last_chnl" value="ds_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dfd_trig_sel_0_attr"
     value="0" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_sr_sup_mode" value="user_mode" />
  <parameter name="hssi_avmm2_if_15_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_ber_margining_ctrl"
     value="aib_ber_margining_setting0" />
  <parameter name="cxlio_pf3_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_core_up_prgmnvrt"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_pout_shiften"
     value="aib_red_pout_shift_disable" />
  <parameter name="hssi_pldadapt_rx_13_powermode_dc" value="powerup" />
  <parameter name="hssi_pldadapt_rx_23_asn_en" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_irq_en_k_ehp_tx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_slot_power_limit_scale"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_dirclkn_shiften_hwtcl"
     value="aib_red_dirclkn_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_4_k_cii_addr_size4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_tsize0_k_exvf_msix_tablesize_pf1_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_dtx_shiften_hwtcl"
     value="aib_red_dtx_shift_disable" />
  <parameter name="hssi_pldadapt_rx_23_duplex_mode" value="enable" />
  <parameter name="cxlio_pf1_msix_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_sriov_cap_vf_mig_int"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_exvf_acs_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf5_sriov_vf_mig_cap_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_3_k_cii_addr_size3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_4_k_cii_addr_size4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_pld_pma_fpll_num_phase_shifts_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_us_bypass_pipeln"
     value="us_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf6_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_ehp_ctrl0_k_ehp_control_reg_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_5_vf_msix_table_bir_5"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_core_updnen_hwtcl"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_18h_reg_usp_rx_preset_hint6"
     value="7" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_18h_reg_usp_rx_preset_hint7"
     value="7" />
  <parameter name="cxlio_pf2_sriov_vf_revision_id_user_hwtcl" value="1" />
  <parameter name="cxlio_pf6_vf_bar0_64b_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_pld_clk1_sel" value="pld_clk1_dcm" />
  <parameter name="hssi_avmm2_if_13_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar2_reg_bar2_type"
     value="pf4_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter name="cxlio_pf0_vf_acs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_acs_capabilities_ctrl_reg_acs_at_block"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_4_vf_msix_table_bir_4"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar1_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_stagger_control_k_stag_mode_attr"
     value="5" />
  <parameter
     name="hssi_pldadapt_rx_23_txfifowr_post_ct_sel"
     value="txfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_40_k_pf1_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_vsecras_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_inctrl_gr3_hwtcl"
     value="aib_inctrl3_setting3" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outpdrv_r34_hwtcl"
     value="aib_pdrv34_setting0" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_out_bit1_rst_val_hwtcl"
     value="reset_to_one_hfsrout1" />
  <parameter name="cxlio_pf2_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_user_vsec_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf0_vf_msix_pba_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter name="cxlio_pf0_vf_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_siov_dvsec_funtion_dependency_link"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_78_k_pf3_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_outpdrv_r78_hwtcl"
     value="aib_pdrv78_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_5_vf_msix_pba_offset_5"
     value="0" />
  <parameter name="cxlio_pf5_msix_pba_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_msi_cap_reg_mul_msg_cap"
     value="5" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_us_master_hwtcl" value="us_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff3_k_exvf_msixpba_bir_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_selflock_hwtcl"
     value="aib_dllstr_align_selflock_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_pasid_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_rx_fifo_align_clr_rst_val"
     value="reset_to_zero_alignclr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf7_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_jtagid1_k_jtag_id_1_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_asn_wait_for_dll_reset_cnt_hwtcl" value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_irq_en_inta_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_1_vf_msix_pba_bir_1"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_us_last_chnl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_mlf_tlp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_max_latency_min_grant_interrupt_pin_interrupt_line_reg_int_pin"
     value="pf7_no_int" />
  <parameter name="cxlio_pf4_sriov_vf_device_id_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_13_powerdown_mode" value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_asn_wait_for_pma_pcie_sw_done_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_aibnd_tx_0_aib_datasel_gr2_hwtcl"
     value="aib_datasel2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_ptm_autoupdate"
     value="autoupdate_10ms" />
  <parameter name="cxlio_pf4_vf_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_pldadapt_rx_0_asn_wait_for_fifo_flush_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_20_k_pf0_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_7_k_pf0_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_lpbk_mode" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_fifo_width_hwtcl" value="fifo_double_width" />
  <parameter
     name="hssi_pldadapt_rx_0_fifo_rd_clk_sel_hwtcl"
     value="fifo_rd_clk_pld_rx_clk1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter name="cxlio_pf2_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_vf_device_id_vf_device_id"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_word_align" value="wa_en" />
  <parameter
     name="hssi_aibnd_tx_0_aib_outctrl_gr3_hwtcl"
     value="aib_outen3_setting1" />
  <parameter name="cxlio_pf0_bar3_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_dirclkp_shiften"
     value="aib_red_dirclkp_shift_disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_pout_shiften"
     value="aib_red_pout_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_1_vf_tph_sttable_loc_1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="silicon_rev_hwtcl" value="10nm8arnrb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_hw_mode_override_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter name="cxlio_pf3_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_phy_rxelecidle_k_rxelecidle_disable_attr"
     value="0" />
  <parameter name="cxlio_pf7_bar4_mask_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_sr_sr_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz_hwtcl"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf4_not_capable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_hps_ctrl_en_hwtcl"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter name="cxlio_pf2_vf_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_capability_reg_no_eq_needed_support"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_acs_capabilities_ctrl_reg_acs_src_valid"
     value="disable" />
  <parameter name="cxlio_pf5_bar0_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_1_aspm_en"
     value="false" />
  <parameter name="hssi_avmm1_if_15_pcs_arbiter_ctrl" value="avmm1_arbiter_uc_sel" />
  <parameter name="hssi_pldadapt_rx_0_duplex_mode" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_devvendid_deviceid"
     value="0" />
  <parameter name="false_value_hwtcl" value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_exp_rom_base_addr_reg_exp_rom_base_address"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_bw_mgt_int_en_attr"
     value="false" />
  <parameter name="cxlio_pf6_bar5_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf1_vf_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_0_fifo_rd_clk_frm_gen_scg_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_subs_id1_k_exvf_subsysid_pf2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter name="cxlio_pf2_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter name="cxlio_pf6_vf_ats_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_dv_bond" value="dv_bond_dis" />
  <parameter name="cxlio_pf2_vf_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_tsize1_k_exvf_msix_tablesize_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar0_reg_bar0_type"
     value="pf5_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_hip_mode" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_phy_slot_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_siov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dwc_ctrl0_k_rx_lane_flip_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_148_k_pf6_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf4_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_head2_cap_dvsecid"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_pld_8g_eidleinfersel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf4_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_1_aspm_en"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_4_vf_tph_devspecific_mode_4"
     value="pf0_vf_tphcap_4_vf_tph_devspecific_mode_4_false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter name="cxlio_pf0_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_halfcode_hwtcl"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter name="hssi_aibnd_rx_15_aib_inctrl_gr1" value="aib_inctrl1_setting3" />
  <parameter name="hssi_aibnd_rx_15_aib_inctrl_gr0" value="aib_inctrl0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_cfg_ram_correctable_err_en_attr"
     value="false" />
  <parameter name="hssi_aibnd_rx_13_silicon_rev" value="14nm5" />
  <parameter name="hssi_aibnd_rx_15_aib_inctrl_gr3" value="aib_inctrl3_setting3" />
  <parameter name="hssi_aibnd_rx_15_aib_inctrl_gr2" value="aib_inctrl2_setting2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_85_k_pf3_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf0_vf_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter name="hssi_avmm2_if_15_pcs_cal_reserved" value="0" />
  <parameter name="cxlio_pf5_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_2_aspm_en"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dy_ctlsel_hwtcl"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_cfg_ram_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_en_iocsr_unused"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_sriov_num_vf_non_ari"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outndrv_r12_hwtcl"
     value="aib_ndrv12_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_111_k_pf5_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_74_k_pf3_virtio_offset_cfg2_notify_off_multiplier_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_drop_vendor1_msg"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_pld_pma_eye_monitor_polling_bypass"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_clock_del_measure_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_core_dn_prgmnvrt"
     value="aib_dllstr_align_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter name="hssi_avmm1_if_23_topology" value="disabled_block" />
  <parameter name="cxlio_pf0_vf_bar1_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ats_ctl0_k_exvf_ats_pagealignreq_pf1_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter name="hssi_avmm2_if_23_topology" value="disabled_block" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_cont_cal_hwtcl"
     value="aib_tx_dcc_cal_cont" />
  <parameter
     name="hssi_pldadapt_rx_23_txfiford_post_ct_sel"
     value="txfiford_sclk_post_ct" />
  <parameter name="cxlio_pf0_bar1_mask_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk1_sel_hwtcl" value="pld_clk1_dcm" />
  <parameter
     name="hssi_pldadapt_tx_13_pma_aib_tx_clk_expected_setting_hwtcl"
     value="x2" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_hps_ctrl_en"
     value="aib_tx_dcc_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl0_k_exvf_tph_sttablelocation_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msix_cap_reg_function_mask"
     value="pf2_msix_cap_reg_function_mask_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msi_cap_reg_extnd_msg_data_capable"
     value="pf5_msi_cap_reg_extnd_msg_data_capable_false" />
  <parameter name="hssi_pldadapt_rx_23_hrdrst_dll_lock_bypass" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar2_64b_enable"
     value="disable" />
  <parameter name="cxlio_pf5_prs_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_23_aib_hssi_tx_transfer_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_en_hwtcl"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_status_reg_tx_precoding_on"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_hrdrst_user_ctl_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_147_k_pf6_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msi_cap_reg_extnd_msg_data_capable"
     value="pf4_msi_cap_reg_extnd_msg_data_capable_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_cii_ctrl_k_cfg_update_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter name="cxlio_pf0_exp_rom_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter name="hssi_aibnd_tx_0_aib_hssi_tx_transfer_clk_hz_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_pempty" value="2" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_rst_hwtcl"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter name="cxlio_pf4_vf_tph_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_23_tx_usertest_sel" value="disable" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_empty_hwtcl" value="empty_dw" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_phy_rxtermination_k_rxtermination_attr"
     value="127" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devcapreg_rb_err_rptr"
     value="pf0_devcapreg_rb_err_rptr_false" />
  <parameter name="cxlio_pf1_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_tph_req_cap_reg_st_table_loc"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_tph_req_cap_reg_int_vct_mode_supd"
     value="pf4_tph_req_cap_reg_int_vct_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_num_of_vf"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter name="cxlio_pf4_vf_bar4_address_width_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_vf_bar2_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_ds_master_hwtcl" value="ds_master_en" />
  <parameter name="cxlio_pf6_vf_bar4_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_pldadapt_tx_0_frmgen_mfrm_length_hwtcl" value="2048" />
  <parameter name="hssi_aibnd_tx_0_aib_hssi_tx_transfer_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_virtio_en"
     value="pf5_virtio_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_csb_msg_dropped_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf7_bar5_prefetchable_hwtcl" value="disable" />
  <parameter name="hssi_aibnd_tx_23_redundancy_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf3_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf0_not_in_msix_table_vf" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_dly_pst_hwtcl"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_perst_lo_filt_time"
     value="10" />
  <parameter name="hssi_aibnd_rx_15_powermode_dc" value="powerup" />
  <parameter name="cxlio_pf7_siov_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_status_reg_rsvdp_11"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_exp_rom_base_addr_reg_rom_bar_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_acs_cap_enable"
     value="disable" />
  <parameter name="integer_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_4_vf_tph_exttphreq_4"
     value="pf0_vf_tphcap_4_vf_tph_exttphreq_4_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_hdpldadapt_speed_grade" value="dash_3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_vf_offset_stride_first_vf_off"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cvp_mode"
     value="cvp_disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_pasid_cap_enable"
     value="disable" />
  <parameter name="cxlio_ptm_local_clock_granularity_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_pma_aib_tx_clk_expected_setting_hwtcl"
     value="x2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_internal_clk1_sel1_hwtcl"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_ehp_rx_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_fifo_rd_clk_frm_gen_scg_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_in_bit2_rst_val"
     value="reset_to_one_hfsrin2" />
  <parameter name="hssi_pldadapt_tx_15_txfifo_full" value="full_pc_dw" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cfg_avmm_csr_k_partial_bypass_configload"
     value="cfg_avmm_csr_k_partial_bypass_configload_false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_test_clk_pll_en_n_hwtcl"
     value="aib_tx_dcc_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_in_bit0_rst_val_hwtcl"
     value="reset_to_one_hfsrin0" />
  <parameter name="hssi_avmm1_if_13_pldadapt_avmm_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_dl_protocol_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_devcapreg2_tph_cpl_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_selflock_hwtcl"
     value="aib_dllstr_align_selflock_enable" />
  <parameter name="hssi_aibnd_tx_15_aib_tx_dcc_en_hwtcl" value="aib_tx_dcc_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_5_k_cii_addr_size5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_exp_rom_base_addr_reg_rom_bar_enable"
     value="disable" />
  <parameter name="hssi_avmm2_if_0_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_pempty_hwtcl" value="2" />
  <parameter name="cxlio_pf3_vf_bar2_enable_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_low_latency_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec"
     value="2047" />
  <parameter name="hssi_aibnd_rx_23_op_mode" value="rx_dll_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf4_not_capable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl0_k_exvf_tph_sttablesize_pf1_attr"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_class_code_revision_id_revision_id"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_loopback_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_port_force_off_support_part_lanes_rxei_exit"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_aib_fabric_rx_sr_clk_in_hz"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_prs_ext_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_13_aib_hssi_tx_transfer_clk_hz_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_outctrl_gr3_hwtcl"
     value="aib_outen3_setting1" />
  <parameter
     name="hssi_aibnd_tx_13_aib_ddrctrl_gr0_hwtcl"
     value="aib_ddr0_setting1" />
  <parameter name="hssi_pldadapt_rx_23_rxfifo_pempty" value="2" />
  <parameter name="cxlio_pf4_vf_bar0_mask_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_hip_mode" value="disable_hip" />
  <parameter name="hssi_pldadapt_rx_0_rx_fifo_power_mode" value="full_width_ps_dw" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar5_mask"
     value="0" />
  <parameter name="cxlio_pf5_vf_msix_table_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_aibnd_rx_0_aib_inctrl_gr2_hwtcl"
     value="aib_inctrl2_setting2" />
  <parameter name="hssi_aibnd_tx_0_dfd_dll_dcc_en_hwtcl" value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff7_k_exvf_msixpba_offset_pf7_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_23_aib_ddrctrl_gr0" value="aib_ddr0_setting1" />
  <parameter
     name="hssi_pldadapt_rx_13_rxfifowr_post_ct_sel_hwtcl"
     value="rxfifowr_sclk_post_ct" />
  <parameter name="hssi_aibnd_rx_0_aib_inctrl_gr0" value="aib_inctrl0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_tsize0_k_exvf_msix_tablesize_pf0_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_aib_inctrl_gr1" value="aib_inctrl1_setting3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_vf_offset_stride_first_vf_off"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk1_inv_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter name="cxlio_pf4_tph_cpl_support_user_hwtcl" value="0" />
  <parameter name="hssi_avmm2_if_13_pcs_arbiter_ctrl" value="avmm2_arbiter_uc_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_159_k_pf7_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_15_aib_tx_clkdiv" value="aib_tx_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_cvp_mode"
     value="cvp_disabled" />
  <parameter
     name="hssi_aibnd_rx_0_dft_hssitestip_dll_dcc_en_hwtcl"
     value="disable_dft" />
  <parameter name="hssi_aibnd_rx_0_aib_inctrl_gr2" value="aib_inctrl2_setting2" />
  <parameter name="hssi_aibnd_rx_0_aib_inctrl_gr3" value="aib_inctrl3_setting3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_us_last_chnl_hwtcl" value="us_last_chnl" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_lockreq_muxsel"
     value="aib_dllstr_align_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_new_dll"
     value="aib_dllstr_align_new_dll_setting0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_dly_pst"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter name="cxlio_cfg_ext_pasid_next_ptr_user_hwtcl" value="1148" />
  <parameter name="hssi_avmm1_if_13_pldadapt_gate_dis" value="disable" />
  <parameter name="cxlio_pf5_vf_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf3_minus_6db" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter name="cxlio_pf2_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_us_last_chnl" value="us_last_chnl" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_12_k_pf0_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter name="hssi_pldadapt_rx_0_indv_hwtcl" value="indv_en" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_fifo_read_latency_adjust"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_root_control_root_capabilities_reg_pcie_cap_crs_sw_visibility"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_prs_ext_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf3_vf_bar1_address_width_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_13_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter name="cxlio_dvsecid_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_exvf_acs_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_gb_rx_idwidth_hwtcl" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_fsr_pld_8g_sigdet_out_rst_val_hwtcl"
     value="reset_to_zero_sigdet" />
  <parameter
     name="hssi_pldadapt_rx_15_internal_clk1_sel2"
     value="pma_clks_clk1_mux2" />
  <parameter
     name="hssi_pldadapt_rx_15_internal_clk1_sel1"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_ats_reg_ro_support"
     value="pf5_ats_reg_ro_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter name="cxlio_pf7_vf_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_us_bypass_pipeln"
     value="us_bypass_pipeln_dis" />
  <parameter name="cxlio_pf3_bar5_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf2_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_aibnd_rx_13_aib_datasel_gr1_hwtcl"
     value="aib_datasel1_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_num_of_lanes"
     value="num_1" />
  <parameter name="hssi_pldadapt_rx_23_asn_wait_for_dll_reset_cnt" value="64" />
  <parameter name="cxlio_pf2_vf_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf3_ats_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_asn_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_107_k_pf4_virtio_offset_cfg5_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf5_msix_function_mask_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_pld_pma_fpll_num_phase_shifts_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_halfcode"
     value="aib_tx_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf0_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_io_decode"
     value="io32" />
  <parameter name="hssi_pldadapt_rx_13_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_sriov_cap_vf_mig_cap"
     value="pf7_sriov_cap_vf_mig_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtio_3_k_pf0_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec"
     value="2047" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_dirclkp_shiften"
     value="aib_red_dirclkp_shift_disable" />
  <parameter name="cxlio_pf7_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_pld_pma_eye_monitor_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_control1_reg_l1_2_th_sca"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter name="hssi_avmm1_if_0_pcs_hip_cal_en" value="disable" />
  <parameter name="hssi_avmm1_if_23_pcs_hip_cal_en" value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_datasel_gr3_hwtcl"
     value="aib_datasel3_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_data_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_ehp_ctrl1_k_tx_rd_th_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_24h_reg_usp_rx_preset_hint12"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_24h_reg_usp_rx_preset_hint13"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_control1_reg_l1_1_pcipm_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_18_k_pf0_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter name="hssi_avmm2_if_15_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter name="hssi_aibnd_rx_15_powerdown_mode" value="false" />
  <parameter name="hssi_pldadapt_rx_13_rxfifo_pempty" value="2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf1_minus_6db" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cvp_irq_ctrl_k_cvp_irq_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_cfg_ram_correctable_err_en_attr"
     value="false" />
  <parameter name="hssi_aibnd_tx_0_aib_iinclken" value="aib_inclken_setting3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_cap_id_nxt_ptr_reg_dsi"
     value="pf6_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter name="cxlio_pf3_ims_sup_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_4_vf_msix_pba_offset_4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sriov_num_vf_non_ari"
     value="0" />
  <parameter name="cxlio_pf1_func_dep_link_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf5_minus_6db" />
  <parameter name="hssi_pldadapt_tx_13_pipe_mode_hwtcl" value="disable_pipe" />
  <parameter name="cxlio_pf0_class_code_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_exvf_acs_cap_enable"
     value="disable" />
  <parameter name="hssi_avmm2_if_0_func_mode" value="c3adpt_pmadir" />
  <parameter
     name="hssi_pldadapt_tx_15_fsr_hip_fsr_in_bit3_rst_val"
     value="reset_to_zero_hfsrin3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar5_enable"
     value="disable" />
  <parameter name="cxlio_pf5_msi_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar5_reg_sriov_vf_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_ialpmmctl_vid"
     value="7832" />
  <parameter name="opt_chemem_flow_err_det_en_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_core_updnen_hwtcl"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_pld_avmm2_clk_rowclk_hz_hwtcl"
     value="112500000" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dft_sel"
     value="aib_tx_dcc_dft_mode0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_lower_rate_eq_redo_enable"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_172_k_pf7_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_csb_mmio_access_ctrl_grant_attr"
     value="0" />
  <parameter name="powerdown_false_hwtcl" value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_cont_cal"
     value="aib_tx_dcc_cal_cont" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_bar3_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter name="opt_d2h_req23_en_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msi_cap_reg_mul_msg_cap"
     value="5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter name="cxlio_pf2_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter name="cxlio_pf1_sriov_vf_mig_cap_user_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_13_topology" value="disabled_block" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_sriov_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter name="cxlio_enable_sriov_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_hdpldadapt_pld_avmm1_clk_rowclk_hz"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_sup_mode_hwtcl" value="user_mode" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_pld_pma_fpll_cnt_sel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_150_k_pf6_virtio_offset_cfg5_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter name="hssi_avmm1_if_0_pcs_arbiter_ctrl" value="avmm1_arbiter_uc_sel" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_num_of_vf"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_13_asn_wait_for_pma_pcie_sw_done_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar5_prefetchable"
     value="disable" />
  <parameter name="cxlio_pf6_bar4_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_sriov_cap_vf_mig_int"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_ptm_autoupdate"
     value="autoupdate_10ms" />
  <parameter name="cxlio_pf1_msix_function_mask_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_devvendid_deviceid"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_powermode_freq_hz_pld_tx_clk1_dcm"
     value="400000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_reset_entry_bypass_reset_entry_bypass_idle_check"
     value="pf0_reset_entry_bypass_reset_entry_bypass_idle_check_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_deskew_ctrl_k_dskw_force_done_p1_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_txfiford_post_ct_sel_hwtcl"
     value="txfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_exvf_acs_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf7_vf_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_dwc_rx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf7_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_ltd_b_rst_val_hwtcl"
     value="reset_to_one_ltdb" />
  <parameter name="hssi_avmm2_if_15_pcs_arbiter_ctrl" value="avmm2_arbiter_uc_sel" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_new_dll_hwtcl"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="cxlio_pf7_vf_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_15_pldadapt_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_dfd_mux_hrc"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_sh_err_hwtcl" value="sh_err_dis" />
  <parameter name="cxlio_pf7_msi_enable_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_tx_15_aib_outctrl_gr3" value="aib_outen3_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_8_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_jtagid0_k_jtag_id_0_attr"
     value="0" />
  <parameter name="cxlio_pf1_ims_sup_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_68_k_pf3_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf3_not_in_msix_table_vf" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_test_clk_pll_en_n"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_out_bit2_rst_val"
     value="reset_to_zero_hfsrout2" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dy_ctlsel"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter name="hssi_pldadapt_tx_13_dv_gen_hwtcl" value="dv_gen_dis" />
  <parameter name="hssi_aibnd_tx_0_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter name="hssi_aibnd_rx_13_powerdown_mode" value="false" />
  <parameter
     name="hssi_pldadapt_rx_0_hdpldadapt_aib_fabric_pld_pma_hclk_hz"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_head2_cap_hdm_count"
     value="2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_0_vf_msix_table_bir_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_ats_reg_page_aglign_req"
     value="pf1_ats_reg_page_aglign_req_false" />
  <parameter name="hssi_aibnd_tx_15_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_6_k_cii_addr_size6_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_15_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter name="hssi_aibnd_tx_15_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter name="cxlio_pf2_tph_cap_enable_user_hwtcl" value="0" />
  <parameter name="cxlio_pf3_acs_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_tx_15_indv_hwtcl" value="indv_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_data_sel_3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_us_bypass_pipeln_hwtcl"
     value="us_bypass_pipeln_dis" />
  <parameter name="hssi_ctr_pipe_direct_octet1" value="octet1_eight_x1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_0ch_reg_usp_tx_preset0"
     value="0" />
  <parameter name="hssi_ctr_pipe_direct_octet0" value="octet0_eight_x1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_0ch_reg_usp_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter name="cxlio_total_num_of_vf_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_dtx_shiften"
     value="aib_red_dtx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_eq_redo"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_56_k_pf2_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_dv_gen_hwtcl" value="dv_gen_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ptm_adj_msb_k_cfg_ptm_local_clock_adj_msb_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_fifo_wr_clk_sel_hwtcl"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter name="cxlio_pf2_vf_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_link_capabilities_reg_pcie_cap_surprise_down_err_rep_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf7_ats_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_15_chnl_bonding_hwtcl" value="disable" />
  <parameter name="cxlio_pf4_ats_page_align_req_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_6_k_cii_addr_size6_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_23_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode_atg4"
     value="gen4_pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode_atg5"
     value="gen5_pf0_next_rec_speed" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf6_aspm_dis" />
  <parameter name="hssi_aibnd_tx_0_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_ds_bypass_pipeln_hwtcl"
     value="ds_bypass_pipeln_dis" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_sr_sr_reserved_in_en" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_duplex_mode_hwtcl" value="enable" />
  <parameter name="hssi_pldadapt_tx_23_hrdrst_user_ctl_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_pipe_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_3_vf_ats_globalinv_support_3"
     value="pf0_vf_atscap_3_vf_ats_globalinv_support_3_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sn_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_halfcode"
     value="aib_dllstr_align_halfcode_enable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_ltr_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_pld_clk1_delay_en" value="enable" />
  <parameter
     name="hssi_pldadapt_rx_23_rxfiford_post_ct_sel"
     value="rxfiford_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_virtio_en"
     value="pf1_virtio_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_pld_pma_fpll_cnt_sel_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_91_k_pf4_virtio_offset_cfg1_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf0_msix_pba_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter name="cxlio_pf4_sriov_vf_revision_id_user_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_1_k_pf0_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl1_k_exvf_tph_sttablelocation_pf2_attr"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_device_capabilities_reg_pcie_cap_ep_l0s_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_control1_reg_l1_2_pcipm_en"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_sh_err_hwtcl" value="sh_err_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_fsr_pld_ltr_rst_val"
     value="reset_to_zero_ltr" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1_substates_off_l1sub_t_pclkack_low"
     value="3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter name="cxlio_pf7_sriov_vf_mig_int_user_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_write_resp_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_prefetch_decode"
     value="pref64" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter name="hssi_avmm2_if_23_hssiadapt_avmm_clk_dcg_en" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_pld_txelecidle_rst_val"
     value="reset_to_zero_txelec" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_cap_id_nxt_ptr_reg_dsi"
     value="pf7_not_required" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_pipe_msgbuf_overflow_en_attr"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_rst_prgmnvrt"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_shadow_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_replay_number_rollover_err_sts_en_attr"
     value="false" />
  <parameter name="hssi_avmm2_if_23_pldadapt_gate_dis" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_uc_blocking_enable" value="enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter name="cxlio_pf2_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar2_reg_bar2_type"
     value="pf7_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_irq_en_cfg_aer_rc_err_int_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_comm_mode_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_rst"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_0ch_reg_usp_rx_preset_hint1"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_0ch_reg_usp_rx_preset_hint0"
     value="7" />
  <parameter
     name="hssi_aibnd_rx_15_aib_red_shift_en_hwtcl"
     value="aib_red_shift_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_dfd_reset_n"
     value="reset_en" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_txferclkoutn_shiften"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter name="cxlio_pf2_ims_sup_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_irq_ctrl_k_gpio_irq_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz_hwtcl"
     value="800000000" />
  <parameter name="hssi_pldadapt_tx_0_ds_master_hwtcl" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_cap_reg_ari_acs_fun_grp_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msix_cap_reg_function_mask"
     value="pf4_msix_cap_reg_function_mask_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_core_up_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter name="hssi_aibnd_rx_23_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter name="hssi_pldadapt_rx_15_hrdrst_rst_sm_dis" value="enable_rx_rst_sm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_exvf_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_prs_ext_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf0_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter name="hssi_pldadapt_tx_0_chnl_bonding" value="disable" />
  <parameter name="cxlio_pf0_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_devvendid_deviceid"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf6_not_capable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff3_k_exvf_msixtable_offset_pf3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_pout_shiften_hwtcl"
     value="aib_red_pout_shift_disable" />
  <parameter name="hssi_avmm1_if_13_pldadapt_read_blocking_enable" value="enable" />
  <parameter name="hssi_pldadapt_rx_23_fifo_width_hwtcl" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter name="hssi_pldadapt_rx_0_fifo_width_hwtcl" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_0_vf_msix_pba_bir_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_ehp_tx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff6_k_exvf_msixtable_bir_pf6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_t_common_mode"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_frmgen_burst" value="frmgen_burst_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_7_k_cii_start_addr7_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_us_master_hwtcl" value="us_master_en" />
  <parameter name="hssi_aibnd_tx_23_aib_outndrv_r56" value="aib_ndrv56_setting2" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_sr_sup_mode" value="user_mode" />
  <parameter name="cxlio_pf1_vf_bar0_mask_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_sr_powerdown_mode" value="powerup" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_10g_rx_crc32_err_rst_val"
     value="reset_to_zero_crc32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range1_size_low_memory_active_range1"
     value="pf0_dvsec_flex_bus_range1_size_low_memory_active_range1_true" />
  <parameter
     name="hssi_pldadapt_tx_23_aib_clk2_sel"
     value="aib_clk2_pld_pcs_tx_clk_out" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter name="hssi_avmm1_if_23_hssiadapt_read_blocking_enable" value="enable" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk1_sel_hwtcl" value="pld_clk1_dcm" />
  <parameter name="cxlio_flexbus_range1_memory_active_user_hwtcl" value="1" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_dy_ctl_static"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_28h_reg_dsp_rx_preset_hint14"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_28h_reg_dsp_rx_preset_hint15"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar1_mask_reg_pci_type0_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf7_tph_st_int_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_acs_capabilities_ctrl_reg_acs_p2p_req_redirect"
     value="false" />
  <parameter name="hssi_aibnd_rx_23_aib_outndrv_r78" value="aib_ndrv78_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf5_not_capable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_subsystem_id_subsystem_vendor_id_reg_subsys_vendor_id"
     value="0" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_sr_sup_mode" value="user_mode" />
  <parameter
     name="hssi_aibnd_tx_0_aib_outctrl_gr2_hwtcl"
     value="aib_outen2_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_tph_req_cap_reg_dev_spec_mode_supd"
     value="pf3_tph_req_cap_reg_dev_spec_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf3_not_capable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_revclasscode_class_codes"
     value="0" />
  <parameter name="cxlio_pf7_msi_enable_hwtcl" value="0" />
  <parameter name="cxlio_pf1_bar5_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_18h_reg_usp_rx_preset_hint7"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_18h_reg_usp_rx_preset_hint6"
     value="7" />
  <parameter name="hssi_pldadapt_rx_13_chnl_bonding" value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_st_dftmuxsel_hwtcl"
     value="aib_tx_dcc_st_dftmuxsel_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_dvsec_flex_bus_range2_size_high_memory_range2_size_high"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter name="cxlio_pri_cap_user_hwtcl" value="0" />
  <parameter name="cxlio_pf6_msi_per_vector_msk_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_dy_ctlsel_hwtcl"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar4_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_subs_id2_k_exvf_subsysid_pf5_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_23_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_ecc_ctrl_k_ecc_sts_uc_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_cii_ctrl_k_pfdata_vf_virtio_en_attr"
     value="false" />
  <parameter name="hssi_avmm2_if_0_pcs_hip_cal_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_1_k_pf0_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf5_sriov_vf_bar4_mem32" />
  <parameter name="cxlio_pf2_bar3_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_msix_pba_offset_reg_pci_msix_pba_bir"
     value="0" />
  <parameter name="hip_cxl_mem_en_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_16_k_pf0_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_23_aib_outndrv_r12" value="aib_ndrv12_setting2" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_rst"
     value="aib_dllstr_align_st_rst_setting0" />
  <parameter name="hssi_aibnd_tx_23_aib_tx_dcc_en_hwtcl" value="aib_tx_dcc_enable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_control_link_status_reg_pcie_cap_link_auto_bw_int_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter name="octet1_active_lanes_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_outpdrv_r34_hwtcl"
     value="aib_pdrv34_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_devvendid_deviceid"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_fifo_write_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_dtx_shiften"
     value="aib_red_dtx_shift_disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dft_sel"
     value="aib_tx_dcc_dft_mode0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_subsystem_id_subsystem_vendor_id_reg_subsys_dev_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_internal_clk2_sel2_hwtcl"
     value="pma_clks_clk2_mux2" />
  <parameter name="cxlio_pf6_vf_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_avmm1_if_23_hssiadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf1_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_117_k_pf5_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_outpdrv_r78_hwtcl"
     value="aib_pdrv78_setting0" />
  <parameter name="cxlio_pf0_ims_sup_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk1_inv_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset3"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset1"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset2"
     value="0" />
  <parameter name="cxlio_pf7_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_gb_rx_odwidth_hwtcl" value="odwidth_32" />
  <parameter
     name="hssi_avmm1_if_13_pcs_calibration_feature_en"
     value="avmm1_pcs_calibration_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_15_k_pf0_virtio_offset_cfg4_cap_offset_attr"
     value="0" />
  <parameter name="cxlio_pf1_vf_bar3_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar4_reg_bar4_type"
     value="pf6_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_116_k_pf5_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar0_reg_bar0_type"
     value="pf7_bar0_mem32" />
  <parameter name="hssi_pldadapt_rx_13_low_latency_en_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dll_dft_sel_hwtcl"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter name="hssi_aibnd_rx_23_aib_outndrv_r34" value="aib_ndrv34_setting2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ats_ctl1_k_exvf_ats_pagealignreq_pf4_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_st_en_hwtcl"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter name="hssi_aibnd_tx_0_aib_tx_clkdiv" value="aib_tx_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable"
     value="pf0_continue" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pl32g_cap_off_20h_reg_dsp_32g_tx_preset0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_pipe_msgbuf_overflow_en_attr"
     value="false" />
  <parameter name="cxlio_pf0_vendor_id_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_word_align_enable_hwtcl" value="enable" />
  <parameter name="cxlio_pf7_func_dep_link_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_err_en_fatal_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter name="hssi_ctr_pcie_pld_data_width" value="wide" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_4_k_cii_pf_en4_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_l1sub_capability_reg_pwr_on_scale_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar4_mask_reg_pci_type0_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msix_pba_ptr_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_pwr_on_value_support"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_powermode_dc" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_3_k_cii_pf_en3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_7_k_cii_pf_en7_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_gb_tx_odwidth_hwtcl" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_in_bit2_rst_val"
     value="reset_to_one_hfsrin2" />
  <parameter name="cxlio_pf6_sriov_vf_device_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_100_k_pf4_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_pasid_next_ptr"
     value="1148" />
  <parameter name="cxlio_pf5_msi_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_control1_reg_l1_2_th_sca"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf5_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_2_vf_msix_table_bir_2"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_misc_ssm_irq_en_k_ehp_rx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_link_capabilities_reg_pcie_cap_l1_exit_latency"
     value="4" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_pld_clk1_delay_en" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_pld_10g_tx_bitslip_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_msix_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_156_k_pf7_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_con_status_reg_no_soft_rst"
     value="pf6_internally_reset" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_rst_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_hrc_dfd_grp3_sel"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_gb_tx_idwidth_hwtcl" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter name="cxlio_pf4_bar2_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_pldadapt_rx_15_low_latency_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dft_sel"
     value="aib_tx_dcc_dft_mode0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_width" value="fifo_double_width" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1sub_capability_reg_pwr_on_scale_support"
     value="0" />
  <parameter name="user_mode_value_hwtcl" value="user_mode" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_eq_control_off_gen3_eq_pset_req_vec"
     value="2047" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_bar5_mask_reg_pci_type0_bar5_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_link_control_link_status_reg_pcie_cap_slot_clk_config"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_pld_pma_fpll_num_phase_shifts_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_in_bit1_rst_val_hwtcl"
     value="reset_to_one_hfsrin1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_ep_native"
     value="native" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_class_code_revision_id_revision_id"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_chnl_bonding" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_acs_capabilities_ctrl_reg_acs_at_block"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_st_rst_prgmnvrt"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter name="hssi_pldadapt_tx_15_is_paired_with_hwtcl" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_0_k_cii_addr_size0_attr"
     value="0" />
  <parameter name="cxlio_pf5_flags_h_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msix_table_ptr_table_bir"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_asn_wait_for_pma_pcie_sw_done_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_dly_pst_hwtcl"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_ecrc_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_tsize1_k_exvf_msix_tablesize_pf2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_link_control2_link_status2_reg_pcie_cap_sel_deemphasis"
     value="pf6_minus_6db" />
  <parameter
     name="hssi_pldadapt_tx_13_fpll_shared_direct_async_in_sel"
     value="fpll_shared_direct_async_in_rowclk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_0_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar2_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar1_mask"
     value="0" />
  <parameter name="cxlio_pf6_vf_bar1_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_hps_ctrl_en"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_cont_cal_iocsr_unused"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fifo_read_latency_adjust_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter name="cxlio_pf0_aer_ecrc_chk_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_15_comp_cnt_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter name="cxlio_pf1_vf_msix_tablesize_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_23_gb_rx_odwidth_hwtcl" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter name="cxlio_pf6_vf_bar2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar2_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_outctrl_gr0_hwtcl"
     value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter
     name="hssi_aibnd_tx_13_aib_iinclken_hwtcl"
     value="aib_inclken_setting3" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_rx_datapath_tb_sel"
     value="pcs_chnl_tb" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_cxl_pialup_virtual_ptile_header_fmt_hwtcl"
     value="enable" />
  <parameter name="hssi_pldadapt_rx_23_is_paired_with_hwtcl" value="z1578b" />
  <parameter name="cxlio_pf3_sriov_vf_revision_id_user_hwtcl" value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_tph_req_cap_reg_reg_tph_req_cap_int_vec"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_manual_up_hwtcl"
     value="aib_tx_dcc_manual_up0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_tph_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_23_gb_rx_idwidth_hwtcl" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="hssi_pldadapt_rx_13_asn_wait_for_dll_reset_cnt" value="64" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_chemem_ctrl_k_perframe_slice_en"
     value="chemem_ctrl_k_perframe_slice_en_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_jtagid3_k_jtag_id_3_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_hdpldadapt_csr_clk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_msix_pba_ptr_pba_offset"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_compin_sel" value="compin_master" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ats_ctl1_k_exvf_ats_pagealignreq_pf6_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_core_up_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_core_up_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_misc_ssm_irq_en_k_rcvd_pm_turnoff_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff0_k_exvf_msixtable_bir_pf0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_rp_irq_en_cfg_bw_mgt_int_en_attr"
     value="false" />
  <parameter name="cxlio_pf7_vf_bar5_prefetchable_hwtcl" value="disable" />
  <parameter name="cxlio_pf4_vf_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_139_k_pf6_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_pld_clk2_sel_hwtcl" value="pld_clk2_dcm" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_10g_rx_crc32_err_rst_val"
     value="reset_to_zero_crc32" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk2_sel" value="pld_clk2_dcm" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_msi_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_aer_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_bar5_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_14_rnr_aibadapter_adapter_rxchnl_rx_ssr_tb_sel"
     value="sel_i_chnl_ssr" />
  <parameter
     name="hssi_pldadapt_rx_23_rxfifowr_post_ct_sel_hwtcl"
     value="rxfifowr_sclk_post_ct" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_dy_ctlsel_hwtcl"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter name="hssi_aibnd_rx_23_redundancy_en" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar3_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_byp_iocsr_unused_hwtcl"
     value="aib_tx_dcc_byp_disable_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_4_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_cfg_ram_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter name="cxlio_pf7_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar2_reg_bar2_type"
     value="pf6_bar2_mem32" />
  <parameter name="hssi_pldadapt_rx_15_ds_master" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_ehp_ctrl0_k_ehp_control_reg_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_offset_stride_first_vf_off"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf4_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_29_k_pf1_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_hdpldadapt_pld_tx_clk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_ep_native"
     value="native" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_manual_dn_hwtcl"
     value="aib_tx_dcc_manual_dn0" />
  <parameter
     name="hssi_pldadapt_rx_23_asn_bypass_pma_pcie_sw_done"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_90_k_pf4_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_pin_perst_is_full_rst"
     value="full_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_hot_plug_capable"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_aibnd_tx_15_aib_red_tx_shiften_hwtcl"
     value="aib_red_tx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter name="cxlio_pf0_pasid_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl3_k_exvf_tph_sttablelocation_pf6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_jtagid0_k_jtag_id_0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar0_reg_sriov_vf_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_lockreq_muxsel_hwtcl"
     value="aib_tx_dcc_st_lockreq_muxsel_setting0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_siov_reg3_ims_support"
     value="pf6_siov_reg3_ims_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_dfd_ctrl0_k_patcntr_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_toff1_k_exvf_msixtable_offset_pf1_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msi_cap_reg_per_vector_msk_cap"
     value="pf2_msi_cap_reg_per_vector_msk_cap_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar4_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_ats_reg_ro_support"
     value="pf7_ats_reg_ro_support_false" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf5_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_pasid_reg_exec_permi_supp"
     value="pf0_pasid_reg_exec_permi_supp_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_msix_cap_reg_table_sz"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff5_k_exvf_msixtable_offset_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar3_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar2_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_71_k_pf3_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_en"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_gb_rx_idwidth_hwtcl" value="idwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_device_control_device_status_pcie_cap_ext_tag_en"
     value="false" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_hip_mode" value="disable_hip" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_msi_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_ds_master" value="ds_master_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_24h_reg_usp_16g_tx_preset7"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_pld_txelecidle_rst_val"
     value="reset_to_zero_txelec" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_24h_reg_usp_16g_tx_preset6"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_class_code_revision_id_subclass_code"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_pld_txelecidle_rst_val_hwtcl"
     value="reset_to_zero_txelec" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_rx_usertest_sel"
     value="direct_tr_usertest1_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_24h_reg_usp_16g_tx_preset5"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar4_reg_bar4_type"
     value="pf5_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_pl16g_cap_off_24h_reg_usp_16g_tx_preset4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen3_related_off_rxeq_ph01_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_virtio_en"
     value="pf2_virtio_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_pba_4_vf_msix_pba_bir_4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar4_mask_reg_pci_sriov_bar4_mask"
     value="0" />
  <parameter name="cxlio_pf4_bar4_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outctrl_gr0_hwtcl"
     value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_no_cmd_cpl_support"
     value="false" />
  <parameter name="cxlio_pf6_flags_h_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_ltr_rst_val"
     value="reset_to_zero_ltr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sriov_vf_bar3_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf3_aspm_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter name="cxlio_pf4_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msi_cap_reg_extnd_msg_data_capable"
     value="pf1_msi_cap_reg_extnd_msg_data_capable_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_phase_2_3_atg4"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_bonding_dft_val" value="dft_0" />
  <parameter name="hssi_pldadapt_tx_15_ds_last_chnl" value="ds_last_chnl" />
  <parameter name="hssi_pldadapt_tx_15_hdpldadapt_speed_grade" value="dash_3" />
  <parameter
     name="hssi_aibnd_rx_23_aib_ber_margining_ctrl"
     value="aib_ber_margining_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_surprise_down_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_eq_phase_2_3_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_phy_slot_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ats_ctl0_k_exvf_ats_pagealignreq_pf3_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_tph_req_cap_reg_etph_req_supd"
     value="pf3_tph_req_cap_reg_etph_req_supd_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar4_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_vf_offset_position_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_phase_2_3_atg5"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_eq_phase_2_3_atg4"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tlb_err_en_k_cfg_replay_timer_timeout_err_sts_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_fifo_mode" value="phase_comp" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_con_status_reg_no_soft_rst"
     value="pf5_internally_reset" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_sd_eq_control1_reg_eval_interval_time"
     value="0" />
  <parameter name="cxlio_pf0_vf_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_13_lpbk_mode_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_slot_capabilities_reg_pcie_cap_slot_power_limit_scale"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar0_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_cvp_cfg_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_xbar_sel_2_attr"
     value="0" />
  <parameter name="hssi_aibnd_tx_15_aib_iinclken" value="aib_inclken_setting3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_28_k_pf1_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_ehp_tx_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_hip_aib_ssr_in_polling_bypass_hwtcl"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_acs_capabilities_ctrl_reg_acs_egress_ctrl_size"
     value="8" />
  <parameter name="hssi_pldadapt_tx_15_hrdrst_user_ctl_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_msix_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_dy_ctlsel"
     value="aib_dllstr_align_dy_ctlsel_setting0" />
  <parameter
     name="hssi_ctr_u_phy_top_pcie_capable_octet0"
     value="octet0_gen3_capable" />
  <parameter name="cxlio_pf0_vf_tph_req_cap_st_table_size_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_phy_top_pcie_capable_octet1"
     value="octet1_gen3_capable" />
  <parameter name="cxlio_cfg_ext_msi_next_ptr_user_hwtcl" value="112" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_dwc_ctrl0_k_pld_aib_loopback_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter name="hssi_avmm2_if_23_pldadapt_osc_clk_scg_en" value="disable" />
  <parameter name="cxlio_pf6_siov_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_28h_reg_dsp_32g_tx_preset8"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_cap_off_28h_reg_dsp_32g_tx_preset9"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar5_reg_bar5_prefetch"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_pld_avmm2_clk_rowclk_hz_hwtcl"
     value="112500000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sriov_vf_bar5_enabled"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_23_pma_aib_tx_clk_expected_setting_hwtcl"
     value="x2" />
  <parameter name="hssi_pldadapt_tx_0_hrdrst_user_ctl_en" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_0_powermode_freq_hz_aib_fabric_rx_sr_clk_in"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar4_64b_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_13_fifo_double_read_hwtcl"
     value="fifo_double_read_en" />
  <parameter
     name="hssi_avmm1_if_0_pldadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_en"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_sriov_bar1_mask_reg_pci_sriov_bar1_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_l1sub_capability_reg_comm_mode_support"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_15_fifo_rd_clk_sel_hwtcl"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter name="hssi_pldadapt_rx_23_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter name="cxl_function_mode_user_hwtcl" value="Full TLP Bypass" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf0_not_capable" />
  <parameter
     name="hssi_pldadapt_tx_0_fsr_hip_fsr_in_bit0_rst_val"
     value="reset_to_one_hfsrin0" />
  <parameter name="cxlio_pf7_vf_bar3_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_pldadapt_tx_13_frmgen_wordslip"
     value="frmgen_wordslip_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_3_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter name="cxlio_pf6_bar0_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf3_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_109_k_pf4_virtio_offset_cfg5_cfg_data_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_core_dn_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_en_hwtcl"
     value="aib_dllstr_align_st_en_setting1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_msix_table_4_vf_msix_table_offset_4"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_slot_power_limit_value"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_inctrl_gr0_hwtcl"
     value="aib_inctrl0_setting1" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_st_rst_prgmnvrt_hwtcl"
     value="aib_dllstr_align_st_rst_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf0_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_clkdiv"
     value="aib_dllstr_align_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_ctrl0_k_patcntr_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_rcvr_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ctrl_toolkit_debug_mode"
     value="toolkit_debug_mode_disable" />
  <parameter name="cxlio_pf6_bar2_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_86_k_pf3_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_0_asn_wait_for_fifo_flush_cnt" value="64" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_fifo_write_latency_adjust"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_0_hdpldadapt_pld_tx_clk2_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_red_dirclkp_shiften_hwtcl"
     value="aib_red_dirclkp_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_0_k_cii_start_addr0_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_dly_pst"
     value="aib_dllstr_align_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_exp_rom_base_addr_reg_exp_rom_base_address"
     value="0" />
  <parameter name="hssi_avmm2_if_13_topology" value="disabled_block" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_ctrl0_k_patcntr_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar4_reg_sriov_vf_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cvp_ctrl0_k_encrypted_attr"
     value="false" />
  <parameter name="hssi_ctr_topology_hwtcl" value="cxl_x16_up" />
  <parameter name="cxlio_pf6_bar1_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_vf_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_dy_ctlsel_hwtcl"
     value="aib_tx_dcc_dy_ctlsel_setting0" />
  <parameter name="cxlio_pf7_bar1_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf2_msi_vec_1" />
  <parameter
     name="hssi_aibnd_rx_15_aib_inctrl_gr0_hwtcl"
     value="aib_inctrl0_setting1" />
  <parameter name="cxlio_pf1_vf_msix_pba_bir_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_core_updnen"
     value="aib_tx_dcc_st_core_updnen_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_prs_ext_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_m6_poff6_k_exvf_msixpba_bir_pf6_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_pci_msi_cap_id_next_ctrl_reg_pci_msi_ext_data_cap"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_msix_table_ptr_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_bar2_64b_enable"
     value="disable" />
  <parameter name="cxlio_pf6_msix_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_msix_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_stretch_num_stages_hwtcl" value="two_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_phy_rxtermination_k_rxtermination_attr"
     value="127" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf7_not_capable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_dy_ctl_static_hwtcl"
     value="aib_tx_dcc_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_54_k_pf2_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar0_prefetchable"
     value="disable" />
  <parameter name="hssi_aibnd_rx_13_aib_outpdrv_r78" value="aib_pdrv78_setting2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_adapter_txchnl_tx_datapath_tb_sel"
     value="wa" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_shadow_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_hip_osc_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="false" />
  <parameter name="hssi_pldadapt_tx_15_dv_bond_hwtcl" value="dv_bond_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf2_not_in_msix_table_vf" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_in_bit0_rst_val"
     value="reset_to_one_hfsrin0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_link_capabilities_reg_pcie_cap_port_num"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fifo_write_latency_adjust_hwtcl"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_15_ds_master" value="ds_master_en" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_pld_avmm2_clk_rowclk_hz"
     value="112500000" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_ltr_rst_val_hwtcl"
     value="reset_to_zero_ltr" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_1_k_pf0_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_sts_cfg_uncor_internal_err_sts_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter name="hssi_pldadapt_rx_23_powermode_dc" value="powerup" />
  <parameter name="hssi_pldadapt_tx_0_sup_mode_hwtcl" value="user_mode" />
  <parameter name="hssi_aibnd_tx_15_aib_iinasyncen" value="aib_inasyncen_setting2" />
  <parameter name="hssi_pldadapt_tx_13_pld_clk2_sel_hwtcl" value="pld_clk2_dcm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_ptm_adj_msb_k_cfg_ptm_local_clock_adj_msb_attr"
     value="0" />
  <parameter name="hssi_pldadapt_rx_15_asn_en_hwtcl" value="disable" />
  <parameter name="cxlio_pf4_msix_pba_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_exp_rom_bar_mask_reg_rom_bar_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_sup_mode"
     value="user_mode" />
  <parameter name="hssi_pldadapt_tx_15_ds_master_hwtcl" value="ds_master_en" />
  <parameter name="cxlio_pf3_msix_pba_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_sriov_bar0_mask_reg_pci_sriov_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_txchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_bar3_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_prs_req_capacity_reg_prs_outstanding_capacity"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_hip_aib_ssr_in_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_reset_ctrl1_k_clrhip_not_rst_sticky_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_cfg_ext_ats_next_ptr"
     value="792" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf5_exvf_tph_cap_enable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_0_rxfifo_full_hwtcl" value="full_pc_dw" />
  <parameter name="hssi_aibnd_rx_13_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_new_dll"
     value="aib_tx_dcc_new_dll_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_pasid_cap_cntrl_reg_privileged_mode_supported"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk2_sel_hwtcl" value="pld_clk2_dcm" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter name="cxlio_pf7_vf_msix_pba_offset_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_bar0_prefetchable"
     value="disable" />
  <parameter name="cxlio_pf3_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_datasel_gr3_hwtcl"
     value="aib_datasel3_setting1" />
  <parameter name="hssi_avmm2_if_13_pcs_cal_done" value="avmm2_cal_done_assert" />
  <parameter
     name="hssi_avmm1_if_23_hssiadapt_sr_sr_reserved_out_en"
     value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tx_common_mode_k_txcommonmode_disable_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_13_hdpldadapt_pld_tx_clk1_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_rp_irq_en_hp_pme_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_rp_err_en_fatal_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_shadow_sriov_vf_offset_position_shadow_sriov_vf_stride"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar0_64b_enable"
     value="disable" />
  <parameter name="cxlio_pf3_bar5_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_23_hdpldadapt_aib_fabric_rx_transfer_clk_hz_hwtcl"
     value="800000000" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar4_reg_sriov_vf_bar4_type"
     value="pf0_sriov_vf_bar4_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts_atg5"
     value="true" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_gen3_related_off_rxeq_rgrdless_rxts_atg4"
     value="true" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf4_siov_reg3_ims_support"
     value="pf4_siov_reg3_ims_support_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_cfg_ram_correctable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tph_ctl3_k_exvf_tph_sttablesize_pf6_attr"
     value="0" />
  <parameter name="cxlio_pf1_vf_msix_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf1_sriov_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_txferclkoutn_shiften_hwtcl"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_2_vf_tph_exttphreq_2"
     value="pf0_vf_tphcap_2_vf_tph_exttphreq_2_false" />
  <parameter name="hssi_avmm2_if_23_pcs_cal_done" value="avmm2_cal_done_assert" />
  <parameter name="hssi_pldadapt_tx_13_txfifo_pempty" value="2" />
  <parameter
     name="hssi_aibnd_tx_23_aib_outpdrv_r34_hwtcl"
     value="aib_pdrv34_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_slot_capabilities_reg_pcie_cap_electromech_interlock"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sup_page_sizes_reg_sriov_sup_page_size"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_iinclken_hwtcl"
     value="aib_inclken_setting3" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_empty" value="empty_dw" />
  <parameter name="hssi_pldadapt_tx_15_pipe_mode" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_23_k_pf1_virtio_offset_cfg1_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_6_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_toff7_k_exvf_msixtable_bir_pf7_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_cfg_ram_uncorrectable_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_cii_range_4_k_cii_pf_en4_attr"
     value="0" />
  <parameter
     name="hssi_avmm1_if_13_hssiadapt_sr_sr_reserved_out_en"
     value="enable" />
  <parameter name="hssi_pldadapt_rx_0_gb_rx_odwidth" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_sr_sr_osc_clk_div_sel"
     value="non_div" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf6_not_in_msix_table" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_shadow_sriov_vf_offset_position_shadow_sriov_vf_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_dfdmux_ctrl_k_dfd_q2_sel_attr"
     value="0" />
  <parameter name="cxlio_pf1_bar2_address_width_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar3_mask_reg_pci_type0_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf2_vf_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf6_tph_req_cap_reg_st_table_loc"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_slot_capabilities_reg_pcie_cap_no_cmd_cpl_support"
     value="false" />
  <parameter name="hssi_pldadapt_tx_23_hrdrst_rx_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_status_reg_rsvdp_11"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1_substates_off_l1sub_t_l1_2"
     value="4" />
  <parameter
     name="hssi_pldadapt_rx_13_internal_clk1_sel1_hwtcl"
     value="pma_clks_or_txfiford_post_ct_mux_clk1_mux1" />
  <parameter name="cxlio_pf7_flags_h_user_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_15_pcs_cal_reserved" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf1_tph_req_cap_reg_int_vct_mode_supd"
     value="pf1_tph_req_cap_reg_int_vct_mode_supd_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl3_k_exvf_tph_sttablesize_pf7_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_powermode_freq_hz_pld_rx_clk1_dcm"
     value="400000000" />
  <parameter name="cxlio_full_tlp_bypass_en_hwtcl" value="1" />
  <parameter name="hssi_pldadapt_rx_15_comp_cnt" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar5_prefetchable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf2_msix_cap_reg_table_sz"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_rst_hwtcl"
     value="aib_tx_dcc_st_rst_setting0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_outndrv_r12_hwtcl"
     value="aib_ndrv12_setting0" />
  <parameter name="cxlio_pf3_vf_bar5_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf4_msi_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_7_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf1_not_capable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibchl_top_wrp_xrnr_aibchl_top_xrxdatapath_rx_dft_hssitestip_dll_dcc_en"
     value="disable_dft" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_ats_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf3_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter name="cxlio_pf6_bar1_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_vf_bar5_prefetchable"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_hrdrst_user_ctl_en_hwtcl" value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_rx_fastbond_rden_hwtcl"
     value="rden_ds_fast_us_fast" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_tlb_err_en_k_cfg_uncor_internal_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_poff5_k_exvf_msixpba_bir_pf5_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_aib_outpdrv_r78" value="aib_pdrv78_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_bar5_mask_bit0"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_gb_rx_odwidth_hwtcl" value="odwidth_32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_phy_lane_rst_width"
     value="32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_ats_reg_page_aglign_req"
     value="pf5_ats_reg_page_aglign_req_false" />
  <parameter
     name="hssi_pldadapt_rx_13_fsr_pld_ltd_b_rst_val"
     value="reset_to_one_ltdb" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf5_tph_req_cap_reg_etph_req_supd"
     value="pf5_tph_req_cap_reg_etph_req_supd_false" />
  <parameter name="cxlio_pf7_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_tph_ctl2_k_exvf_tph_sttablelocation_pf5_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_vf_offset_position_sriov_vf_stride"
     value="0" />
  <parameter name="cxlio_pf0_bar2_type_user_hwtcl" value="Disabled" />
  <parameter name="cxlio_pf0_ats_relexed_ordering_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_cvp_cfg_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_ptm_cap_reg_local_clock_granularity"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_pasid_cap_cntrl_reg_execute_permission_supported"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="disable" />
  <parameter name="hssi_avmm1_if_0_hssiadapt_hip_mode" value="disable_hip" />
  <parameter
     name="hssi_pldadapt_tx_13_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz"
     value="800000000" />
  <parameter name="cxlio_pf6_prs_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_link_control_link_status_reg_pcie_cap_link_bw_man_int_en"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_100_k_pf4_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_0_k_cii_pf_en0_attr"
     value="0" />
  <parameter name="cxlio_pf5_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_pld_clk1_delay_sel_hwtcl"
     value="delay_path3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_acs_capabilities_ctrl_reg_acs_usp_forwarding"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_dllstr_align_entest"
     value="aib_dllstr_align_test_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_revclasscode_rid"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_0_asn_wait_for_pma_pcie_sw_done_cnt_hwtcl"
     value="64" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_txferclkoutn_shiften"
     value="aib_red_txferclkoutn_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar2_mask_reg_pci_type0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter name="cxlio_pf5_bar4_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_rx_13_aib_ber_margining_ctrl_hwtcl"
     value="aib_ber_margining_setting0" />
  <parameter name="cxlio_pf2_sriov_vf_subsys_dev_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar3_mask_reg_pci_type0_bar3_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_link_control_link_status_reg_pcie_cap_active_state_link_pm_control"
     value="pf1_aspm_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar1_mask_reg_pci_type0_bar1_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar5_mask_reg_pci_sriov_bar5_mask"
     value="0" />
  <parameter name="cxlio_pf0_subsys_dev_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_12_k_pf0_virtio_offset_cfg3_cap_length_attr"
     value="0" />
  <parameter name="cxlio_pf3_bar2_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_device_capabilities_reg_pcie_cap_flr_cap"
     value="pf2_not_capable" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_dtx_shiften"
     value="aib_red_dtx_shift_disable" />
  <parameter name="hssi_aibnd_tx_13_aib_iinasyncen" value="aib_inasyncen_setting2" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_out_bit2_rst_val_hwtcl"
     value="reset_to_zero_hfsrout2" />
  <parameter name="cxlio_pf0_vf_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_irq_en_k_dbi_access_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_sriov_bar0_reg_sriov_vf_bar0_type"
     value="pf6_sriov_vf_bar0_mem32" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_out_bit3_rst_val_hwtcl"
     value="reset_to_zero_hfsrout3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_exvf_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_dllstr_align_dy_ctl_static"
     value="aib_dllstr_align_dy_ctl_static_setting1" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_13_rnr_aibadapter_adapter_rxchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_pci_msi_cap_id_next_ctrl_reg_pci_msi_multiple_msg_cap"
     value="pf4_msi_vec_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_ep_native"
     value="native" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar4_64b_enable"
     value="disable" />
  <parameter name="cxlio_pf4_vf_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_1ch_reg_usp_rx_preset_hint8"
     value="7" />
  <parameter name="cxlio_pf4_bar0_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_spcie_cap_off_1ch_reg_usp_rx_preset_hint9"
     value="7" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable_atg4"
     value="gen4_pf0_continue" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_cont_cal_iocsr_unused_hwtcl"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter name="hssi_aibnd_rx_0_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter name="cxlio_pf0_vc_cap_enable_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_tph_req_cap_reg_reg_tph_req_device_spec"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_eval_2ms_disable_atg5"
     value="gen5_pf0_continue" />
  <parameter name="cxlio_pf3_vf_tph_etph_req_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_fifo_read_latency_adjust"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_pld_8g_tx_boundary_sel_polling_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_tlb_err_en_k_cfg_bad_dllp_err_sts_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_cap_id_nxt_ptr_reg_dsi"
     value="pf1_not_required" />
  <parameter name="cxlio_pf0_vf_bar0_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf3_vf_device_id_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_msi_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_94_k_pf4_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_hrdrst_rx_osc_clk_scg_en_hwtcl"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_0_rx_pld_pma_pcie_switch_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_cpl_redirect"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_ehp_tx_uncorrectable_err_en_attr"
     value="false" />
  <parameter name="cxlio_pf7_vf_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_vf_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_cii_range_2_k_cii_start_addr2_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_class_code_revision_id_revision_id"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_core_up_prgmnvrt"
     value="aib_tx_dcc_st_core_up_prgmnvrt_setting0" />
  <parameter name="hssi_aibnd_tx_0_powermode_dc" value="powerup" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf4_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_fifo_wr_clk_sel"
     value="fifo_wr_clk_rx_transfer_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_exp_rom_bar_mask_reg_rom_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_device_id_vendor_id_reg_pci_type0_vendor_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_usp_tx_preset2"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_en_iocsr_unused_hwtcl"
     value="aib_tx_dcc_disable_iocsr_unused" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_st_dly_pst_hwtcl"
     value="aib_tx_dcc_st_dly_pst_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_spcie_cap_off_10h_reg_usp_tx_preset3"
     value="0" />
  <parameter name="hssi_avmm1_if_0_pcs_cal_reserved" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_prs_ext_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_datapath_tb_sel_hwtcl"
     value="har_reset_tb" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_10_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_aibnd_tx_15_aib_outctrl_gr0_hwtcl"
     value="aib_outen0_setting1" />
  <parameter name="cxlio_pf2_tph_st_dev_spec_mode_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_msix_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_124_k_pf5_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_dllstr_align_st_hps_ctrl_en_hwtcl"
     value="aib_dllstr_align_hps_ctrl_en_setting0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_cap_id_nxt_ptr_reg_aux_curr"
     value="0" />
  <parameter name="hssi_aibnd_rx_0_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter
     name="hssi_aibnd_tx_15_aib_tx_dcc_st_core_dn_prgmnvrt_hwtcl"
     value="aib_tx_dcc_st_core_dn_prgmnvrt_setting0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_txchnl_phcomp_rd_del"
     value="phcomp_rd_del2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_20_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar0_mask_reg_pci_type0_bar0_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_dfd_pattern_cntr_data_sel"
     value="user_data" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_16_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter name="hssi_pldadapt_tx_15_tx_usertest_sel_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_num_of_lanes"
     value="num_1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_misc_ssm_irq_en_k_dwc_tx_parity_err_en_attr"
     value="false" />
  <parameter name="hssi_pldadapt_rx_13_rx_prbs_flags_sr_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_lane_stagger_disable"
     value="disable_lane_reset_staggering" />
  <parameter name="cxlio_pf3_pasid_cap_execute_permission_user_hwtcl" value="0" />
  <parameter name="cxlio_pf4_vf_tph_req_cap_st_table_loc_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar5_mask_reg_pci_type0_bar5_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_dfd_trig_sel_1_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_fsr_hip_fsr_in_bit2_rst_val_hwtcl"
     value="reset_to_one_hfsrin2" />
  <parameter name="hssi_pldadapt_tx_23_compin_sel_hwtcl" value="compin_master" />
  <parameter name="hssi_pldadapt_tx_15_hrdrst_user_ctl_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_gen3_eq_control_off_gen3_eq_phase23_exit_mode"
     value="pf0_next_rec_speed" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_empty_hwtcl" value="empty_dw" />
  <parameter name="hssi_pldadapt_rx_15_rxfifo_pempty" value="2" />
  <parameter
     name="hssi_aibnd_rx_0_aib_dllstr_align_test_clk_pll_en_n_hwtcl"
     value="aib_dllstr_align_test_clk_pll_en_n_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_class_code_revision_id_base_class_code"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf5_bar0_mask_reg_pci_type0_bar0_enabled"
     value="false" />
  <parameter name="cxlio_pf1_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_2_vf_revision_id_2"
     value="1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_4_vf_ats_pagealignedreq_4"
     value="pf0_vf_atscap_4_vf_ats_pagealignedreq_4_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_sriov_vf_bar0_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf6_exvf_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_tph_req_cap_reg_reg_tph_req_cap_st_table_size"
     value="0" />
  <parameter name="cxlio_flexbus_range1_memory_class_user_hwtcl" value="0" />
  <parameter name="hssi_aibnd_rx_15_aib_outctrl_gr1" value="aib_outen1_setting1" />
  <parameter name="hssi_aibnd_rx_15_aib_outctrl_gr2" value="aib_outen2_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cii_range_7_k_cii_addr_size7_attr"
     value="0" />
  <parameter name="hssi_aibnd_rx_15_aib_outctrl_gr0" value="aib_outen0_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_acs_capabilities_ctrl_reg_acs_p2p_egress_control"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf6_device_capabilities_reg_pcie_cap_ep_l1_accpt_latency"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_m6_tsize3_k_exvf_msix_tablesize_pf6_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_15_fifo_rd_clk_ins_sm_scg_en_hwtcl"
     value="enable" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_8g_sigdet_out_rst_val_hwtcl"
     value="reset_to_zero_sigdet" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_sriov_bar3_mask_reg_pci_sriov_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar4_mask_reg_pci_type0_bar4_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_5_rnr_aibadapter_adapter_txchnl_stretch_num_stages"
     value="seven_stage" />
  <parameter
     name="hssi_pldadapt_rx_13_ds_bypass_pipeln_hwtcl"
     value="ds_bypass_pipeln_dis" />
  <parameter name="cxlio_pf7_vf_bar4_prefetchable_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf0_ats_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_0_aib_tx_dcc_cont_cal_iocsr_unused_hwtcl"
     value="aib_tx_dcc_cal_single_iocsr_unused" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_156_k_pf7_virtio_offset_cfg1_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_rx_13_rx_pld_pma_reser_out_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_r_s2m_drs_bypass_disrepflithdr"
     value="r_s2m_drs_bypass_disrepflithdr_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_pl32g_capability_reg_no_eq_needed_support"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_14_k_pf0_virtio_offset_cfg4_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_12_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter name="hssi_pldadapt_tx_13_is_paired_with" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf0_not_supported" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_port_link_ctrl_off_fast_link_mode"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_55_k_pf2_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_fifo_rd_clk_sel"
     value="fifo_rd_pma_aib_tx_clk" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_vf_bar0_64b_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_0_vf_tph_sttable_size_0"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_bar0_reg_bar0_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_msix_table_ptr_table_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_adapter_rxchnl_internal_clk2_sel"
     value="gate_0_clk2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_cfgtop_inst_ecc_ctrl_k_ecc_error_mask_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dll_dft_sel"
     value="aib_tx_dcc_dll_dft_sel_setting0" />
  <parameter
     name="hssi_pldadapt_rx_13_hdpldadapt_sr_sr_testbus_sel"
     value="ssr_testbus" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_18h_reg_dsp_tx_preset7"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_cii_ctrl_k_cii_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_spcie_cap_off_18h_reg_dsp_tx_preset6"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_hdpldadapt_aib_fabric_tx_sr_clk_in_hz"
     value="900000000" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_expansion_rom_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_99_k_pf4_virtio_offset_cfg3_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_0_aib_outpdrv_r56_hwtcl"
     value="aib_pdrv56_setting0" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk2_sel" value="pld_clk2_dcm" />
  <parameter name="cxlio_pf1_bar3_mask_hwtcl" value="0" />
  <parameter name="cxlio_pf3_bar2_type_user_hwtcl" value="Disabled" />
  <parameter name="hssi_aibnd_rx_0_aib_outpdrv_r12" value="aib_pdrv12_setting2" />
  <parameter name="hssi_aibnd_tx_13_aib_outpdrv_r56" value="aib_pdrv56_setting2" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_cardbus_cis_ptr_reg_cardbus_cis_pointer"
     value="0" />
  <parameter name="hssi_pldadapt_tx_23_pld_clk1_delay_en_hwtcl" value="enable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_bypass_irq_msk"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_tx_dcc_st_en"
     value="aib_tx_dcc_st_en_setting1" />
  <parameter
     name="hssi_pldadapt_rx_15_aib_clk2_sel"
     value="aib_clk2_pld_pcs_rx_clk_out" />
  <parameter
     name="hssi_pldadapt_tx_13_fsr_hip_fsr_out_bit0_rst_val"
     value="reset_to_one_hfsrout0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_vf_device_id_reg_sriov_vf_device_id"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_1_vf_tph_exttphreq_1"
     value="pf0_vf_tphcap_1_vf_tph_exttphreq_1_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_bar1_mask_bit0"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_15_hrdrst_rx_osc_clk_scg_en_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_sriov_vf_bar2_enabled"
     value="disable" />
  <parameter name="hssi_pldadapt_rx_13_fifo_wr_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_dfd_xbar_sel_1_attr"
     value="0" />
  <parameter name="cxlio_cfg_ext_sriov_next_ptr_user_hwtcl" value="624" />
  <parameter name="cxlio_pf2_msix_pba_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar2_mask_reg_pci_sriov_bar2_mask"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_hdpldadapt_pld_sclk2_rowclk_hz" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_msix_pba_offset_reg_pci_msix_pba_offset"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_pipe_mode" value="disable_pipe" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar1_reg_bar1_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_acs_capabilities_ctrl_reg_acs_at_block"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_aibnd_rx_23_aib_red_shift_en"
     value="aib_red_shift_disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_21_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_ats_reg_global_inval_suppport"
     value="pf7_ats_reg_global_inval_suppport_false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_misc_irq_en_k_dwc_tx_parity_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf2_prs_ext_cap_enable"
     value="disable" />
  <parameter name="hssi_avmm2_if_13_pldadapt_hip_mode_hwtcl" value="user_chnl" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf2_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter name="hssi_avmm1_if_13_pcs_cal_done" value="avmm1_cal_done_assert" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf3_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_msi_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_acs_capabilities_ctrl_reg_acs_direct_translated_p2p"
     value="disable" />
  <parameter
     name="hssi_aibnd_tx_23_aib_red_dtx_shiften"
     value="aib_red_dtx_shift_disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf3_pasid_cap_cntrl_reg_max_pasid_width"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf7_bar5_mask_bit0"
     value="false" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_11_rnr_aibadapter_dfd_reset_n"
     value="dfd_register_reset_asserted" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf3_vf_ats_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf6_vf_acs_cap_enable_user_hwtcl" value="0" />
  <parameter name="hssi_pldadapt_rx_0_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_pf0_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_27_k_pf1_virtio_offset_cfg2_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_data_sel_grp2"
     value="rx_fifo_rdptr_rddata_0to27_postloopback" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_data_sel_grp3"
     value="rx_fifo_wrpt_wrdata_0to27" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_data_sel_grp0"
     value="tx_fifo_wrptr_wrdata_0to27_prbs" />
  <parameter name="hssi_aibnd_tx_13_aib_outpdrv_r34" value="aib_pdrv34_setting2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_23_rnr_aibadapter_dfd_data_sel_grp1"
     value="tx_fifo_rdptr_rddata_0to27_premap" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_116_k_pf5_virtio_offset_cfg2_cap_offset_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_pci_msi_cap_id_next_ctrl_reg_pci_msi_64_bit_addr_cap"
     value="false" />
  <parameter name="cxlio_pf2_class_code_user_hwtcl" value="0" />
  <parameter name="cxlio_pf5_vf_ats_global_invalidate_user_hwtcl" value="0" />
  <parameter name="hssi_avmm1_if_15_hssiadapt_osc_clk_scg_en" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_bar2_reg_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf3_link_capabilities_reg_pcie_cap_l0s_exit_latency"
     value="3" />
  <parameter
     name="hssi_avmm2_if_0_hssiadapt_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="hssi_pldadapt_rx_0_is_paired_with_hwtcl" value="z1578b" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf1_vf_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_cvp_ctrl_7_k_gpio_irq"
     value="0" />
  <parameter name="cxlio_pf7_sriov_vf_subsys_dev_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_108_k_pf4_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_13_tx_pld_10g_tx_bitslip_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_9_rnr_aibadapter_adapter_rxchnl_phcomp_rd_del"
     value="phcomp_rd_del3" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf7_ats_reg_inval_queue_dep"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_22_rnr_aibchl_top_wrp_xrnr_aibchl_top_xtxdatapath_tx_dfd_dll_dcc_en"
     value="disable_dfd" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_subs_id0_k_exvf_subsysid_pf0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_subsystemid_subsystemid"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_19_rnr_aibadapter_adapter_rxchnl_rx_pcs_testbus_sel"
     value="direct_tr_tb_bit0_sel" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf1_ser_num_reg_dw_2_sn_ser_num_reg_2_dw"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_comp_cnt" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf2_sriov_vf_bar4_enabled"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_pf0_virtio_dev_specific_conf_en"
     value="disable" />
  <parameter name="cxlio_pf3_vf_bar3_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf6_tph_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_tx_common_mode_k_txcommonmode_disable_attr"
     value="0" />
  <parameter
     name="hssi_aibnd_rx_23_aib_red_shift_en_hwtcl"
     value="aib_red_shift_disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf6_msi_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf4_revision_id_user_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_rx_23_rx_pld_pma_eye_monitor_polling_bypass"
     value="disable" />
  <parameter name="hssi_pldadapt_tx_23_txfifo_pempty" value="2" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_1_rnr_aibadapter_dfd_trigger1_sel_grp0"
     value="tx_fifo_wr_en" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_msix_table_offset_reg_pci_msix_bir"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_ser_num_reg_dw_1_sn_ser_num_reg_1_dw"
     value="0" />
  <parameter
     name="hssi_avmm1_if_13_pldadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_gen2_ctrl_off_auto_lane_flip_ctrl_en"
     value="false" />
  <parameter
     name="hssi_pldadapt_tx_15_tx_hip_aib_ssr_in_polling_bypass"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_atscap_4_vf_ats_invqueue_depth_4"
     value="0" />
  <parameter name="hssi_pldadapt_rx_23_fifo_rd_clk_scg_en_hwtcl" value="disable" />
  <parameter
     name="hssi_aibnd_tx_15_aib_ddrctrl_gr0_hwtcl"
     value="aib_ddr0_setting1" />
  <parameter name="cxlio_pf0_bar2_64b_enable_hwtcl" value="0" />
  <parameter
     name="hssi_pldadapt_tx_23_tx_pld_10g_tx_bitslip_polling_bypass"
     value="disable" />
  <parameter name="hssi_avmm1_if_13_hssiadapt_read_blocking_enable" value="enable" />
  <parameter name="cxlio_pf3_bar5_enable_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_msix_table_offset_reg_pci_msix_table_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf5_bar3_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_17_rnr_aibadapter_adapter_rxchnl_internal_clk1_sel"
     value="gate_0_clk1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_cii_range_0_k_cii_start_addr0_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_bar4_reg_bar4_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_drop_vendor0_msg"
     value="false" />
  <parameter name="hssi_pldadapt_tx_13_frmgen_mfrm_length_hwtcl" value="2048" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf0_sn_cap_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_device_capabilities_reg_pcie_cap_ext_tag_supp"
     value="pf4_not_supported" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_bar3_reg_bar3_mem_io"
     value="pf0_bar3_mem" />
  <parameter name="cxlio_pf0_bar4_mask_hwtcl" value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf7_bar3_reg_bar3_prefetch"
     value="false" />
  <parameter name="hssi_pldadapt_tx_0_tx_usertest_sel" value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_18_rnr_aibadapter_adapter_avmm_avmm_testbus_sel"
     value="avmm1_transfer_testbus" />
  <parameter name="hssi_pldadapt_rx_23_clock_del_measure_enable" value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_shadow_tph_req_cap_reg_reg_tph_req_cap_st_table_loc_1"
     value="pf0_not_in_msix_table_vf" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p2_inst_rnr_pcie_ip4_inst_virtual_pf0_exvf_acs_cap_enable"
     value="disable" />
  <parameter
     name="hssi_pldadapt_tx_0_hdpldadapt_aib_fabric_tx_sr_clk_in_hz_hwtcl"
     value="900000000" />
  <parameter
     name="hssi_pldadapt_tx_13_hrdrst_dcd_cal_done_bypass_hwtcl"
     value="disable" />
  <parameter
     name="hssi_pldadapt_rx_15_fsr_pld_ltr_rst_val"
     value="reset_to_zero_ltr" />
  <parameter name="hssi_avmm1_if_15_silicon_rev" value="14nm5" />
  <parameter
     name="hssi_pldadapt_tx_23_ds_bypass_pipeln_hwtcl"
     value="ds_bypass_pipeln_dis" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_2_rnr_aibadapter_adapter_rxchnl_rx_pma_div2_clk_sel"
     value="phy_rx_word_clk" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_dev3_ext_cap_device_control3_reg_dev3_cap_dmwr_egress_blk"
     value="false" />
  <parameter
     name="hssi_pldadapt_rx_23_asn_bypass_pma_pcie_sw_done_hwtcl"
     value="disable" />
  <parameter name="hssi_aibnd_tx_0_powermode_ac" value="txdatapath_high_speed_pwr" />
  <parameter
     name="hssi_avmm1_if_13_hssiadapt_sr_sr_osc_clk_scg_en"
     value="disable" />
  <parameter
     name="hssi_aibnd_rx_15_aib_datasel_gr2_hwtcl"
     value="aib_datasel2_setting1" />
  <parameter name="hssi_aibnd_tx_0_dft_hssitestip_dll_dcc_en" value="disable_dft" />
  <parameter
     name="hssi_pldadapt_rx_0_hrdrst_rx_osc_clk_scg_en_hwtcl"
     value="disable" />
  <parameter
     name="hssi_ctr_u_aib_top_u_aibadapt_wrap_15_rnr_aibadapter_adapter_rxchnl_hrdrst_user_ctl_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf5_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter name="hssi_pldadapt_tx_0_is_paired_with" value="z1578b" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_opcode_lock_k_opcode_lock"
     value="opcode_lock_k_opcode_lock_true" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_h2d_arb_ctrl_k_h2drsp_throttle_en"
     value="h2d_arb_ctrl_k_h2drsp_throttle_en_false" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf7_msi_cap_enable"
     value="disable" />
  <parameter name="cxlio_pf5_tph_cpl_support_user_hwtcl" value="0" />
  <parameter
     name="hssi_aibnd_tx_13_aib_red_pout_shiften_hwtcl"
     value="aib_red_pout_shift_disable" />
  <parameter
     name="hssi_pldadapt_rx_0_rxfifowr_post_ct_sel"
     value="rxfifowr_sclk_post_ct" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_devvendid_deviceid"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf4_shadow_pci_msix_cap_id_next_ctrl_reg_pci_msix_table_size"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtio_148_k_pf6_virtio_offset_cfg4_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_sriov_bar2_reg_sriov_vf_bar2_type"
     value="pf2_sriov_vf_bar2_mem32" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_vf_bar1_enable"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf4_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_pci_cfg_7_vf_revision_id_7"
     value="1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtual_pf5_user_vsec_offset"
     value="0" />
  <parameter
     name="hssi_aibnd_tx_23_aib_tx_dcc_dft_sel"
     value="aib_tx_dcc_dft_mode0" />
  <parameter
     name="hssi_pldadapt_rx_0_rxfiford_post_ct_sel"
     value="rxfiford_sclk_post_ct" />
  <parameter name="hssi_pldadapt_rx_15_dv_mode" value="dv_mode_dis" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_164_k_pf7_virtio_offset_cfg3_cap_bar_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_virtio_51_k_pf2_virtio_offset_cfg2_cap_length_attr"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar2_mask_reg_pci_type0_bar2_enabled"
     value="false" />
  <parameter name="hssi_pldadapt_rx_23_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_pf0_bar3_reg_bar3_mem_io"
     value="pf0_bar3_mem" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf1_cap_id_nxt_ptr_reg_pme_support"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_class_code_revision_id_program_interface"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_cvp_irq_ctrl_k_gpio_irq_attr"
     value="0" />
  <parameter
     name="hssi_avmm1_if_15_pldadapt_nfhssi_calibratio_feature_en"
     value="disable" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf0_l1_substates_off_l1sub_t_pclkack_low"
     value="3" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_rp_err_en_correct_err_en_attr"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtual_drop_vendor0_msg"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf6_ats_capabilities_ctrl_reg_page_aligned_req"
     value="false" />
  <parameter name="cxlio_pf2_bar2_type_user_hwtcl" value="Disabled" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip4_inst_virtio_20_k_pf0_virtio_offset_cfg5_cap_length_attr"
     value="0" />
  <parameter name="hssi_pldadapt_tx_15_is_paired_with" value="z1578b" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf2_ats_capabilities_ctrl_reg_invalidate_q_depth"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_virtual_pf1_exvf_ats_cap_enable"
     value="disable" />
  <parameter name="hssi_aibnd_tx_13_aib_tx_clkdiv" value="aib_tx_clkdiv_setting1" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf7_bar4_reg_bar4_type"
     value="pf7_bar4_mem32" />
  <parameter name="hssi_pldadapt_rx_13_bonding_dft_en_hwtcl" value="dft_dis" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_virtual_pf0_bar2_mask"
     value="0" />
  <parameter
     name="hssi_ctr_u_aib_top_u_rnr_aib_cmn_u_rnr_hrc_top_async_direct_rx_sel"
     value="0" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p1p3_inst_rnr_pcie_ip8_inst_pf0_sriov_bar2_reg_sriov_vf_bar2_prefetch"
     value="false" />
  <parameter
     name="hssi_ctr_u_pcie_top_rnr_pcie_par_p0_inst_rnr_pcie_ip16_inst_pf4_device_id_vendor_id_reg_pci_type0_device_id"
     value="0" />
  <parameter
     name="hssi_pldadapt_tx_0_tx_fifo_write_latency_adjust"
     value="disable" />
  <parameter
     name="hssi_ctr_u_ial_top_rnr_ialup_icm_inst_rnr_pialup_inst_pf0_vf_tphcap_3_vf_tph_devspecific_mode_3"
     value="pf0_vf_tphcap_3_vf_tph_devspecific_mode_3_false" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/rnr_cxl_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/z1578a_mdx1.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/maib_and_rnr.dv.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_hssi_dcm_rx_mapping.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_hssi_dcm_tx_mapping.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ial_rx_mapping.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ial_tx_mapping.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_csbb_gasket.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_arb_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_memche_priority_mux.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_memche_weight_counter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_tx_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_credit_allocation.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_priority_mux.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper_revb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen_24_chnl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_datapipe.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_sm.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_std_synchronizer.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_logic_interfaces.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_user_avmm_adapter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ptm_deser.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_d2h_data_fifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_credit_counter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_flow_err_detect.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_ehp2aib.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_aib2ehp.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_ehp2aib.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_aib2ehp.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data_shifter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_dvalid.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_generic.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_output_mux.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_seg_valids.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_dw_gen.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_handling.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_valid_shifter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_lut.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment_mux.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_valids.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_2_handling.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_dwpos.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_frame_aligner.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_eop.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_segment.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_sidebands.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_valid.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_segment_decoding.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen0.mif"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen1.mif"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen2.mif"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen3.mif"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen4.mif"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen5.mif"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen6.mif"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen7.mif"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/altera_std_synchronizer_nocut.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen0.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen1.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen2.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen3.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen4.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen5.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen6.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen7.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_divclk.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcism.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcport.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbebase.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_common_module.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_mux2.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_com_syncfifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbccomp.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcegress.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_cfgif.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcfifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcingress.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcinqueue.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebytecount.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbehierinsert.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbemstrreg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbemstr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetrgt.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/intel_rtile_cxl.sdc"
       attributes="NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/rnr_cxl_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/z1578a_mdx1.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/maib_and_rnr.dv.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_hssi_dcm_rx_mapping.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_hssi_dcm_tx_mapping.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ial_rx_mapping.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ial_tx_mapping.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_csbb_gasket.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_arb_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_memche_priority_mux.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_memche_weight_counter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_tx_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_credit_allocation.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_priority_mux.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper_revb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen_24_chnl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_datapipe.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_sm.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_std_synchronizer.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_logic_interfaces.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_user_avmm_adapter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ptm_deser.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_d2h_data_fifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_credit_counter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_flow_err_detect.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_ehp2aib.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_aib2ehp.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_ehp2aib.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_aib2ehp.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data_shifter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_dvalid.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_generic.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_output_mux.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_seg_valids.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_dw_gen.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_handling.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_valid_shifter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_lut.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment_mux.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_valids.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_2_handling.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_dwpos.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_frame_aligner.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_eop.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_segment.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_sidebands.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_valid.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_segment_decoding.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen0.mif"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen1.mif"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen2.mif"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen3.mif"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen4.mif"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen5.mif"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen6.mif"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen7.mif"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/altera_std_synchronizer_nocut.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen0.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen1.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen2.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen3.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen4.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen5.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen6.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen7.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_divclk.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_pkg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcism.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcport.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbebase.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_common_module.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_mux2.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_com_syncfifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbccomp.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcegress.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_cfgif.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcfifo.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcingress.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcinqueue.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebytecount.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbehierinsert.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbemstrreg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbemstr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetrgt.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/synth/intel_rtile_cxl.sdc"
       attributes="NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/intel_rtile/cxl/io/avst/tcl/intel_rtile_cxl_ast_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="rtile_cxl_ip" as="rtile_cxl_ip" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_100_5iee5yq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_iopll"
   version="19.3.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a">
  <parameter name="set_phase" value="SET_PHASE_NUM_SHIFTS" />
  <parameter name="hp_actual_phase_shift_fp5" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp6" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp7" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp8" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp9" value="0.0" />
  <parameter name="gui_pll_cascading_mode" value="adjpllin" />
  <parameter name="hp_actual_phase_shift_fp0" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp1" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp2" value="0.0" />
  <parameter name="out_clk_0_phase_ps" value="1000000000" />
  <parameter name="hp_actual_phase_shift_fp3" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp4" value="0.0" />
  <parameter name="pll_fbclk_mux_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="gui_vco_frequency" value="600.0" />
  <parameter name="out_clk_5_phase_ps" value="1000000000" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="gui_mif_gen_options" value="Generate New MIF File" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="divide_factor7" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="divide_factor8" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="divide_factor5" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="divide_factor6" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="pll_extclk_0_cnt_src" value="pll_extclk_cnt_src_vss" />
  <parameter name="c_cnt_in_src9" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_actual_output_clock_frequency_range10" value="100.0" />
  <parameter name="c_cnt_in_src5" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50.0" />
  <parameter name="c_cnt_in_src4" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_actual_output_clock_frequency_range16" value="100.0" />
  <parameter name="gui_duty_cycle6" value="50.0" />
  <parameter name="c_cnt_in_src1" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_actual_output_clock_frequency_range15" value="100.0" />
  <parameter name="gui_duty_cycle5" value="50.0" />
  <parameter name="c_cnt_in_src0" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50.0" />
  <parameter name="c_cnt_in_src3" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_actual_output_clock_frequency_range17" value="100.0" />
  <parameter name="gui_duty_cycle7" value="50.0" />
  <parameter name="base_address" value="0" />
  <parameter name="c_cnt_in_src2" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_actual_output_clock_frequency_range12" value="100.0" />
  <parameter name="gui_duty_cycle2" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency_range11" value="100.0" />
  <parameter name="gui_duty_cycle1" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency_range14" value="100.0" />
  <parameter name="gui_duty_cycle4" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency_range13" value="100.0" />
  <parameter name="gui_duty_cycle3" value="50.0" />
  <parameter name="out_clk_1_freq" value="1000000000" />
  <parameter name="gui_duty_cycle0" value="50.0" />
  <parameter name="ref_clk_1_freq" value="100000000" />
  <parameter name="out_clk_6_core_en" value="true" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="gui_device_speed_grade" value="1" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="system_part_trait_speed_grade" value="" />
  <parameter name="gui_pll_m_cnt_in_src" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_phase_shift15" value="0.0" />
  <parameter name="gui_phase_shift16" value="0.0" />
  <parameter name="gui_phase_shift13" value="0.0" />
  <parameter name="gui_phase_shift14" value="0.0" />
  <parameter name="gui_phase_shift11" value="0.0" />
  <parameter name="gui_phase_shift12" value="0.0" />
  <parameter name="pll_fractional_cout" value="1" />
  <parameter name="gui_phase_shift10" value="0.0" />
  <parameter name="gui_actual_output_clock_frequency17" value="100.0" />
  <parameter name="gui_actual_duty_cycle0" value="50.0" />
  <parameter name="gui_actual_duty_cycle1" value="50.0" />
  <parameter name="gui_actual_duty_cycle6" value="50.0" />
  <parameter name="gui_actual_duty_cycle7" value="50.0" />
  <parameter name="gui_actual_duty_cycle8" value="50.0" />
  <parameter name="out_clk_5_phase_shifts" value="0" />
  <parameter name="gui_actual_duty_cycle9" value="50.0" />
  <parameter name="gui_actual_duty_cycle2" value="50.0" />
  <parameter name="gui_actual_duty_cycle3" value="50.0" />
  <parameter name="gui_actual_duty_cycle4" value="50.0" />
  <parameter name="gui_actual_duty_cycle5" value="50.0" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency11" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency10" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency16" value="100.0" />
  <parameter name="out_clk_3_core_en" value="true" />
  <parameter name="gui_actual_output_clock_frequency15" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency14" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency13" value="100.0" />
  <parameter name="lock_mode" value="low_lock_time" />
  <parameter name="gui_phase_shift17" value="0.0" />
  <parameter name="out_clk_4_c_div" value="1" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="1" />
  <parameter name="protocol_mode" value="PROTOCOL_MODE_BASIC" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_enable_upstream_out_clk" value="false" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="out_clk_4_phase_shifts" value="0" />
  <parameter name="ref_clk_n_div" value="1" />
  <parameter name="out_clk_0_core_en" value="true" />
  <parameter name="gui_skip_sdc_generation" value="false" />
  <parameter name="gui_clock_to_compensate" value="0" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_pll_freqcal_en" value="true" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="fb_clk_m_div" value="0" />
  <parameter name="gui_reference_clock_frequency_ps" value="10000.0" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Low" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="out_clk_3_phase_shifts" value="0" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="clock_to_compensate" value="1" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="gui_actual_phase_shift9" value="0.0" />
  <parameter name="gui_actual_phase_shift8" value="0.0" />
  <parameter name="gui_actual_phase_shift7" value="0.0" />
  <parameter name="gui_actual_phase_shift6" value="0.0" />
  <parameter name="gui_actual_phase_shift5" value="0.0" />
  <parameter name="gui_actual_phase_shift4" value="0.0" />
  <parameter name="gui_actual_phase_shift3" value="0.0" />
  <parameter name="gui_actual_phase_shift2" value="0.0" />
  <parameter name="gui_actual_phase_shift1" value="0.0" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="cal_code_hex_file" value="iossm.hex" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="100.0" />
  <parameter name="use_core_refclk" value="false" />
  <parameter name="gui_actual_output_clock_frequency4" value="100.0" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_actual_output_clock_frequency3" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency2" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency9" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency8" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency7" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency6" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency1" value="150.0" />
  <parameter name="gui_actual_output_clock_frequency0" value="125.0" />
  <parameter name="gui_actual_phase_shift0" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range12" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range11" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range10" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range17" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range16" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range15" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range14" value="0.0" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="gui_actual_phase_shift_deg_range13" value="0.0" />
  <parameter
     name="out_clk_external_1_source"
     value="OUT_CLK_EXTERNAL_1_SOURCE_UNUSED" />
  <parameter name="vco_clk_freq" value="1000000000" />
  <parameter name="gui_use_logical" value="false" />
  <parameter name="gui_phase_shift0" value="0.0" />
  <parameter name="gui_phase_shift1" value="0.0" />
  <parameter name="gui_phase_shift2" value="0.0" />
  <parameter name="gui_phase_shift3" value="0.0" />
  <parameter name="gui_phase_shift4" value="0.0" />
  <parameter name="gui_phase_shift5" value="0.0" />
  <parameter name="gui_phase_shift6" value="0.0" />
  <parameter name="gui_phase_shift7" value="0.0" />
  <parameter name="gui_phase_shift8" value="0.0" />
  <parameter name="out_clk_3_phase_ps" value="1000000000" />
  <parameter name="gui_phase_shift9" value="0.0" />
  <parameter name="out_clk_2_delay" value="0" />
  <parameter name="cal_error" value="cal_clean" />
  <parameter name="out_clk_periph_0_delay" value="0" />
  <parameter name="gui_output_clock_frequency_ps0" value="8000.0" />
  <parameter name="divide_factor0" value="1" />
  <parameter name="gui_cal_converge" value="false" />
  <parameter name="divide_factor3" value="1" />
  <parameter name="divide_factor4" value="1" />
  <parameter name="divide_factor1" value="1" />
  <parameter name="divide_factor2" value="1" />
  <parameter name="out_clk_2_phase_shifts" value="0" />
  <parameter name="pll_m_cnt" value="1" />
  <parameter name="out_clk_4_delay" value="0" />
  <parameter name="parameter_table_hex_file" value="seq_params_sim.hex" />
  <parameter name="gui_device_iobank_rev" value="" />
  <parameter name="gui_number_of_clocks" value="2" />
  <parameter name="out_clk_3_delay" value="0" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="gui_c_cnt_in_src8" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src4" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src5" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src6" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src7" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src0" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src1" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src2" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src3" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="out_clk_periph_1_delay" value="0" />
  <parameter name="multiply_factor" value="15" />
  <parameter name="out_clk_0_c_div" value="1" />
  <parameter name="gui_prot_mode" value="UNUSED" />
  <parameter name="gui_device_family" value="Agilex" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_fixed_vco_frequency" value="600.0" />
  <parameter name="gui_divide_factor_c14" value="6" />
  <parameter name="gui_divide_factor_c15" value="6" />
  <parameter name="gui_divide_factor_c16" value="6" />
  <parameter name="m_cnt_odd_div_duty_en" value="true" />
  <parameter name="gui_divide_factor_c17" value="6" />
  <parameter name="hp_parameter_update_message" value="" />
  <parameter name="gui_divide_factor_c10" value="6" />
  <parameter name="gui_divide_factor_c11" value="6" />
  <parameter name="gui_divide_factor_c12" value="6" />
  <parameter name="gui_divide_factor_c13" value="6" />
  <parameter name="out_clk_5_c_div" value="1" />
  <parameter name="hp_actual_duty_cycle_fp17" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp14" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp13" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp16" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp15" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp10" value="50.0" />
  <parameter name="gui_enable_output_counter_cascading" value="false" />
  <parameter name="hp_actual_duty_cycle_fp12" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp11" value="50.0" />
  <parameter name="hp_actual_output_clock_frequency_fp7" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp6" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp9" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp8" value="100.0" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="hp_actual_output_clock_frequency_fp3" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp2" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp5" value="100.0" />
  <parameter name="gui_pll_cal_done" value="false" />
  <parameter name="hp_actual_output_clock_frequency_fp4" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp1" value="150.0" />
  <parameter name="hp_actual_output_clock_frequency_fp0" value="125.0" />
  <parameter name="pll_defer_cal_user_mode" value="true" />
  <parameter name="gui_actual_output_clock_frequency_range4" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range5" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range6" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range7" value="100.0" />
  <parameter
     name="gui_actual_output_clock_frequency_range0"
     value="124.545455,124.675325,124.691358,125.0,125.252525,125.396825" />
  <parameter
     name="gui_actual_output_clock_frequency_range1"
     value="140.625,142.857143,145.833333,150.0,152.777778,156.25" />
  <parameter name="gui_actual_output_clock_frequency_range2" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range3" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range8" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range9" value="100.0" />
  <parameter name="reference_clock_frequency" value="100.0 MHz" />
  <parameter name="gui_en_extclkout_ports" value="false" />
  <parameter name="mifTable_values" value="" />
  <parameter name="out_clk_1_phase_shifts" value="0" />
  <parameter name="out_clk_2_c_div" value="1" />
  <parameter name="m_cnt_hi_div" value="8" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="out_clk_3_c_div" value="1" />
  <parameter name="out_clk_5_dutycycle_den" value="2" />
  <parameter name="gui_output_clock_frequency_ps14" value="10000.0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_output_clock_frequency_ps15" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps16" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps17" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps10" value="10000.0" />
  <parameter name="system_info_device_family" value="Agilex" />
  <parameter name="gui_output_clock_frequency_ps11" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps12" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps13" value="10000.0" />
  <parameter name="eff_m_cnt" value="1" />
  <parameter name="gui_extclkout_1_source" value="C0" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="set_fractional" value="SET_FRACTIONAL_FRACTION" />
  <parameter name="pll_lock_fltr_cfg" value="100" />
  <parameter name="c_cnt_odd_div_duty_en0" value="false" />
  <parameter name="pll_freqcal_req_flag" value="true" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="gui_use_coreclk" value="false" />
  <parameter name="gui_include_iossm" value="false" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="gui_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="pll_unlock_fltr_cfg" value="2" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="gui_cal_code_hex_file" value="iossm.hex" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="pll_pfd_frequency" value="100.0 MHz" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="pfd_clk_freq" value="100000000" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="out_clk_periph_1_en" value="true" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="gui_pll_type" value="S10_Simple" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="out_clk_2_freq" value="1000000000" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="gui_pll_vco_freq_band_0" value="pll_freq_clk0_band18" />
  <parameter name="gui_pll_vco_freq_band_1" value="pll_freq_clk1_band18" />
  <parameter name="pll_vco_freq_band_1" value="pll_freq_clk1_band18" />
  <parameter name="ref_clk_0_freq" value="100000000" />
  <parameter name="pll_vco_freq_band_0" value="pll_freq_clk0_band18" />
  <parameter
     name="parameterTable_values"
     value="15,1,1500.0 MHz,1,12,10,1,1,1,1,1,1,false,8,7,true,false,256,256,false,true,256,6,5,256,256,256,256,256,256,256,6,5,256,256,256,256,256,256,false,false,false,false,false,false,false,false,false,true,false,false,true,true,true,true,true,true,1,1,1,1,1,1,1,1,1,0,0,0,0,0,0,0,0,0,pll_cp_setting4,pll_bw_res_setting4" />
  <parameter name="gui_duty_cycle11" value="50.0" />
  <parameter name="gui_duty_cycle10" value="50.0" />
  <parameter name="gui_duty_cycle13" value="50.0" />
  <parameter name="gui_duty_cycle12" value="50.0" />
  <parameter name="gui_duty_cycle15" value="50.0" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle14" value="50.0" />
  <parameter name="gui_duty_cycle17" value="50.0" />
  <parameter name="gui_duty_cycle16" value="50.0" />
  <parameter name="gui_actual_phase_shift16" value="0.0" />
  <parameter name="out_clk_2_core_en" value="true" />
  <parameter name="hp_actual_duty_cycle_fp0" value="50.0" />
  <parameter name="gui_actual_phase_shift17" value="0.0" />
  <parameter name="include_iossm" value="false" />
  <parameter name="hp_actual_duty_cycle_fp1" value="50.0" />
  <parameter name="gui_actual_phase_shift14" value="0.0" />
  <parameter name="gui_actual_phase_shift15" value="0.0" />
  <parameter name="gui_actual_phase_shift12" value="0.0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift13" value="0.0" />
  <parameter name="gui_actual_phase_shift10" value="0.0" />
  <parameter name="gui_actual_phase_shift11" value="0.0" />
  <parameter name="hp_actual_duty_cycle_fp8" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp9" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp6" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp7" value="50.0" />
  <parameter name="gui_refclk_might_change" value="false" />
  <parameter name="hp_actual_duty_cycle_fp4" value="50.0" />
  <parameter name="pll_extclk_1_cnt_src" value="pll_extclk_cnt_src_vss" />
  <parameter name="hp_actual_duty_cycle_fp5" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp2" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp3" value="50.0" />
  <parameter name="out_clk_5_freq" value="1000000000" />
  <parameter name="out_clk_5_dutycycle_num" value="1" />
  <parameter name="hp_previous_num_clocks" value="1" />
  <parameter name="phase_shift1" value="0 ps" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="cascade_mode" value="CASCADE_MODE_STANDALONE" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="out_clk_3_dutycycle_num" value="1" />
  <parameter name="gui_actual_duty_cycle_range2" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range3" value="50.0" />
  <parameter
     name="gui_actual_duty_cycle_range0"
     value="37.5,41.67,45.83,50.0,54.17,58.33" />
  <parameter
     name="gui_actual_duty_cycle_range1"
     value="35.0,40.0,45.0,50.0,55.0,60.0" />
  <parameter name="hp_qsys_scripting_mode" value="false" />
  <parameter name="gui_actual_duty_cycle_range6" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range7" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range4" value="50.0" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_actual_duty_cycle_range5" value="50.0" />
  <parameter name="gui_clock_name_string9" value="outclk9" />
  <parameter name="gui_clock_name_string8" value="outclk8" />
  <parameter name="gui_actual_duty_cycle_range8" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range9" value="50.0" />
  <parameter name="gui_clock_name_string1" value="cam_clk" />
  <parameter name="gui_clock_name_string0" value="sbr_clk" />
  <parameter name="out_clk_6_phase_shifts" value="0" />
  <parameter name="gui_clock_name_string3" value="outclk3" />
  <parameter name="gui_clock_name_string2" value="outclk2" />
  <parameter name="gui_clock_name_string5" value="outclk5" />
  <parameter name="gui_clock_name_string4" value="outclk4" />
  <parameter name="gui_clock_name_string7" value="outclk7" />
  <parameter name="gui_clock_name_string6" value="outclk6" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="gui_fractional_cout" value="32" />
  <parameter name="c_cnt_bypass_en0" value="true" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="c_cnt_bypass_en2" value="false" />
  <parameter name="out_clk_1_dutycycle_num" value="1" />
  <parameter name="gui_reference_clock_frequency" value="100.0" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <parameter name="gui_clock_name_string12" value="outclk12" />
  <parameter name="gui_clock_name_string11" value="outclk11" />
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="gui_clock_name_string14" value="outclk14" />
  <parameter name="gui_clock_name_string13" value="outclk13" />
  <parameter name="gui_clock_name_string16" value="outclk16" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="gui_clock_name_string15" value="outclk15" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="gui_clock_name_string17" value="outclk17" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="gui_actual_phase_shift_deg4" value="0.0" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="gui_actual_phase_shift_deg5" value="0.0" />
  <parameter name="prot_mode" value="BASIC" />
  <parameter name="gui_actual_phase_shift_deg6" value="0.0" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter name="gui_actual_phase_shift_deg7" value="0.0" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="gui_actual_phase_shift_deg0" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg1" value="0.0" />
  <parameter name="gui_clock_name_string10" value="outclk10" />
  <parameter name="gui_actual_phase_shift_deg2" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg3" value="0.0" />
  <parameter name="gui_parameter_table_hex_file" value="seq_params_sim.hex" />
  <parameter name="gui_new_mif_file_path" value="~/pll.mif" />
  <parameter name="gui_en_periphery_ports" value="false" />
  <parameter name="out_clk_2_dutycycle_den" value="2" />
  <parameter name="out_clk_4_dutycycle_num" value="1" />
  <parameter name="hp_actual_output_clock_frequency_fp17" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp16" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp15" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp14" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp13" value="100.0" />
  <parameter name="gui_actual_phase_shift_deg8" value="0.0" />
  <parameter name="hp_actual_output_clock_frequency_fp12" value="100.0" />
  <parameter name="gui_actual_phase_shift_deg9" value="0.0" />
  <parameter name="hp_actual_output_clock_frequency_fp11" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp10" value="100.0" />
  <parameter name="ref_clk_delay" value="0" />
  <parameter
     name="out_clk_external_0_source"
     value="OUT_CLK_EXTERNAL_0_SOURCE_UNUSED" />
  <parameter name="gui_use_NDFB_modes" value="false" />
  <parameter name="gui_lock_setting" value="Low Lock Time" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="set_freq" value="SET_FREQ_DIVISION" />
  <parameter name="gui_actual_phase_shift_range6" value="0.0" />
  <parameter name="gui_actual_phase_shift_range5" value="0.0" />
  <parameter name="out_clk_6_c_div" value="1" />
  <parameter name="gui_actual_phase_shift_range4" value="0.0" />
  <parameter name="gui_actual_phase_shift_range3" value="0.0" />
  <parameter name="gui_actual_phase_shift_range2" value="0.0" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter
     name="gui_actual_phase_shift_range1"
     value="0.0,83.3,166.7,250.0,333.3,416.7" />
  <parameter
     name="gui_actual_phase_shift_range0"
     value="0.0,83.3,166.7,250.0,333.3,416.7" />
  <parameter name="gui_mif_config_name" value="unnamed" />
  <parameter name="gui_actual_phase_shift_range9" value="0.0" />
  <parameter name="gui_actual_phase_shift_range8" value="0.0" />
  <parameter name="gui_actual_phase_shift_range7" value="0.0" />
  <parameter name="compensation_clk_source" value="COMPENSATION_CLK_SOURCE_UNUSED" />
  <parameter name="out_clk_1_dutycycle_den" value="2" />
  <parameter name="hp_number_of_family_allowable_clocks" value="9" />
  <parameter name="out_clk_4_freq" value="1000000000" />
  <parameter name="gui_fix_vco_frequency" value="false" />
  <parameter name="system_part_trait_iobank_rev" value="" />
  <parameter name="system_info_device_speed_grade" value="" />
  <parameter name="gui_debug_mode" value="false" />
  <parameter name="out_clk_1_c_div" value="1" />
  <parameter name="out_clk_4_phase_ps" value="1000000000" />
  <parameter name="gui_location_type" value="I/O Bank" />
  <parameter name="out_clk_3_dutycycle_den" value="2" />
  <parameter
     name="out_clk_cascading_source"
     value="OUT_CLK_CASCADING_SOURCE_UNUSED" />
  <parameter name="gui_device_component" value="" />
  <parameter name="gui_pll_auto_reset" value="false" />
  <parameter name="gui_divide_factor_c4" value="6" />
  <parameter name="gui_divide_factor_c3" value="6" />
  <parameter name="gui_divide_factor_c2" value="6" />
  <parameter name="gui_divide_factor_c1" value="6" />
  <parameter name="gui_divide_factor_c0" value="6" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="out_clk_4_dutycycle_den" value="2" />
  <parameter name="iossm_nios_sim_clk_period_ps" value="1333" />
  <parameter name="gui_clock_name_global" value="true" />
  <parameter name="system_info_device_iobank_rev" value="" />
  <parameter name="gui_divide_factor_c9" value="6" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="6" />
  <parameter name="gui_divide_factor_c7" value="6" />
  <parameter name="gui_divide_factor_c6" value="6" />
  <parameter name="gui_divide_factor_c5" value="6" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="out_clk_1_phase_ps" value="1000000000" />
  <parameter name="pll_tclk_mux_en" value="false" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="out_clk_5_core_en" value="true" />
  <parameter name="clock_name_global" value="true" />
  <parameter name="m_cnt_lo_div" value="7" />
  <parameter name="out_clk_1_delay" value="0" />
  <parameter name="pll_m_cnt_basic" value="1" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="merging_permitted" value="false" />
  <parameter name="gui_actual_duty_cycle_range15" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range16" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range17" value="50.0" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_duty_cycle_range11" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range12" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range13" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range14" value="50.0" />
  <parameter name="pll_type" value="TOP_BOTTOM" />
  <parameter name="gui_actual_duty_cycle_range10" value="50.0" />
  <parameter name="pll_cal_done" value="false" />
  <parameter name="pll_output_clk_frequency" value="1500.0 MHz" />
  <parameter name="out_clk_6_delay" value="0" />
  <parameter name="fb_clk_delay" value="0" />
  <parameter name="out_clk_0_delay" value="0" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="out_clk_5_delay" value="0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg15" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg16" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg17" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_actual_phase_shift_deg11" value="0.0" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_actual_phase_shift_deg12" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg13" value="0.0" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="gui_actual_phase_shift_deg14" value="0.0" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="set_dutycycle" value="SET_DUTYCYCLE_FRACTION" />
  <parameter name="gui_actual_phase_shift_deg_range5" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range4" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range3" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range2" value="0.0" />
  <parameter
     name="gui_actual_phase_shift_deg_range1"
     value="0.0,4.5,9.0,13.5,18.0,22.5" />
  <parameter
     name="mifTable_names"
     value="The MIF file specified does not yet exist" />
  <parameter
     name="gui_actual_phase_shift_deg_range0"
     value="0.0,3.8,7.5,11.2,15.0,18.8" />
  <parameter name="out_clk_6_freq" value="1000000000" />
  <parameter name="gui_actual_phase_shift_deg_range9" value="0.0" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="gui_actual_phase_shift_deg_range8" value="0.0" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="gui_actual_phase_shift_deg_range7" value="0.0" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="gui_actual_phase_shift_deg_range6" value="0.0" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="out_clk_4_core_en" value="true" />
  <parameter name="out_clk_6_phase_ps" value="1000000000" />
  <parameter name="pll_bw_sel" value="low_bw" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="125.0" />
  <parameter name="gui_actual_phase_shift_range15" value="0.0" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_phase_shift_range14" value="0.0" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_phase_shift_range13" value="0.0" />
  <parameter name="pll_bwctrl" value="pll_bw_res_setting4" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_phase_shift_range12" value="0.0" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="gclk" />
  <parameter name="gui_fixed_vco_frequency_ps" value="1667.0" />
  <parameter name="gui_actual_phase_shift_range17" value="0.0" />
  <parameter name="pll_clkin_0_src" value="ioclkin_0" />
  <parameter name="gui_actual_phase_shift_range16" value="0.0" />
  <parameter name="gui_multiply_factor" value="6" />
  <parameter name="gui_actual_phase_shift_range11" value="0.0" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_phase_shift_range10" value="0.0" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="gui_actual_duty_cycle17" value="50.0" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_actual_duty_cycle10" value="50.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_actual_duty_cycle12" value="50.0" />
  <parameter name="pll_tclk_sel" value="pll_tclk_m_src" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_actual_duty_cycle11" value="50.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_actual_duty_cycle14" value="50.0" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_actual_duty_cycle13" value="50.0" />
  <parameter name="gui_output_clock_frequency1" value="150.0" />
  <parameter name="gui_actual_duty_cycle16" value="50.0" />
  <parameter name="gui_output_clock_frequency2" value="100.0" />
  <parameter name="gui_actual_duty_cycle15" value="50.0" />
  <parameter name="out_clk_1_core_en" value="true" />
  <parameter name="gui_output_clock_frequency_ps9" value="10000.0" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_output_clock_frequency_ps1" value="6666.667" />
  <parameter name="gui_output_clock_frequency_ps2" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps3" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps4" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps5" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps6" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps7" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps8" value="10000.0" />
  <parameter name="out_clk_2_phase_ps" value="1000000000" />
  <parameter name="gui_extclkout_0_source" value="C0" />
  <parameter name="system_info_device_component" value="" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="clock_name_1" value="sbr_clk" />
  <parameter name="clock_name_2" value="cam_clk" />
  <parameter name="clock_name_0" value="" />
  <parameter name="out_clk_6_dutycycle_den" value="2" />
  <parameter name="pll_ripplecap_ctrl" value="pll_ripplecap_setting3" />
  <parameter name="clock_name_5" value="" />
  <parameter name="clock_name_6" value="" />
  <parameter name="clock_name_3" value="" />
  <parameter name="clock_name_4" value="" />
  <parameter name="clock_name_7" value="" />
  <parameter name="clock_name_8" value="" />
  <parameter name="pll_m_cnt_in_src" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_en_lvds_ports" value="Disabled" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_existing_mif_file_path" value="~/pll.mif" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="out_clk_0_phase_shifts" value="0" />
  <parameter name="c_cnt_hi_div0" value="256" />
  <parameter name="clock_name_global_0" value="false" />
  <parameter name="c_cnt_hi_div1" value="6" />
  <parameter name="c_cnt_hi_div2" value="5" />
  <parameter name="c_cnt_hi_div3" value="256" />
  <parameter name="c_cnt_hi_div4" value="256" />
  <parameter name="clock_name_global_5" value="false" />
  <parameter
     name="parameterTable_names"
     value="M-Counter Divide Setting,N-Counter Divide Setting,VCO Frequency,C-Counter-0 Divide Setting,C-Counter-1 Divide Setting,C-Counter-2 Divide Setting,C-Counter-3 Divide Setting,C-Counter-4 Divide Setting,C-Counter-5 Divide Setting,C-Counter-6 Divide Setting,C-Counter-7 Divide Setting,C-Counter-8 Divide Setting,PLL Auto Reset,M-Counter Hi Divide,M-Counter Lo Divide,M-Counter Even Duty Enable,M-Counter Bypass Enable,N-Counter Hi Divide,N-Counter Lo Divide,N-Counter Even Duty Enable,N-Counter Bypass Enable,C-Counter-0 Hi Divide,C-Counter-1 Hi Divide,C-Counter-2 Hi Divide,C-Counter-3 Hi Divide,C-Counter-4 Hi Divide,C-Counter-5 Hi Divide,C-Counter-6 Hi Divide,C-Counter-7 Hi Divide,C-Counter-8 Hi Divide,C-Counter-0 Lo Divide,C-Counter-1 Lo Divide,C-Counter-2 Lo Divide,C-Counter-3 Lo Divide,C-Counter-4 Lo Divide,C-Counter-5 Lo Divide,C-Counter-6 Lo Divide,C-Counter-7 Lo Divide,C-Counter-8 Lo Divide,C-Counter-0 Even Duty Enable,C-Counter-1 Even Duty Enable,C-Counter-2 Even Duty Enable,C-Counter-3 Even Duty Enable,C-Counter-4 Even Duty Enable,C-Counter-5 Even Duty Enable,C-Counter-6 Even Duty Enable,C-Counter-7 Even Duty Enable,C-Counter-8 Even Duty Enable,C-Counter-0 Bypass Enable,C-Counter-1 Bypass Enable,C-Counter-2 Bypass Enable,C-Counter-3 Bypass Enable,C-Counter-4 Bypass Enable,C-Counter-5 Bypass Enable,C-Counter-6 Bypass Enable,C-Counter-7 Bypass Enable,C-Counter-8 Bypass Enable,C-Counter-0 Preset,C-Counter-1 Preset,C-Counter-2 Preset,C-Counter-3 Preset,C-Counter-4 Preset,C-Counter-5 Preset,C-Counter-6 Preset,C-Counter-7 Preset,C-Counter-8 Preset,C-Counter-0 Phase Mux Preset,C-Counter-1 Phase Mux Preset,C-Counter-2 Phase Mux Preset,C-Counter-3 Phase Mux Preset,C-Counter-4 Phase Mux Preset,C-Counter-5 Phase Mux Preset,C-Counter-6 Phase Mux Preset,C-Counter-7 Phase Mux Preset,C-Counter-8 Phase Mux Preset,Charge Pump Current,Bandwidth Control" />
  <parameter name="clock_name_global_6" value="false" />
  <parameter name="clock_name_global_7" value="false" />
  <parameter name="clock_name_global_8" value="false" />
  <parameter name="clock_name_global_1" value="false" />
  <parameter name="clock_name_global_2" value="false" />
  <parameter name="clock_name_global_3" value="false" />
  <parameter name="clock_name_global_4" value="false" />
  <parameter name="c_cnt_hi_div5" value="256" />
  <parameter name="c_cnt_hi_div6" value="256" />
  <parameter name="c_cnt_hi_div7" value="256" />
  <parameter name="c_cnt_hi_div8" value="256" />
  <parameter name="c_cnt_hi_div9" value="256" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="out_clk_3_freq" value="1000000000" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="out_clk_6_dutycycle_num" value="1" />
  <parameter name="c_cnt_in_src17" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src16" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src15" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_en_iossm_reconf" value="false" />
  <parameter name="hp_actual_vco_frequency_fp" value="600.0" />
  <parameter name="compensation_mode" value="COMPENSATION_MODE_DIRECT" />
  <parameter name="out_clk_periph_0_en" value="true" />
  <parameter name="c_cnt_in_src14" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="pll_freqcal_en" value="true" />
  <parameter name="c_cnt_in_src12" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_pll_tclk_sel" value="pll_tclk_m_src" />
  <parameter name="c_cnt_in_src10" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_pll_tclk_mux_en" value="false" />
  <parameter name="pll_vco_div" value="1" />
  <parameter name="fb_clk_fractional_div_den" value="1" />
  <parameter name="gui_pll_freqcal_req_flag" value="true" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="gui_enable_permit_cal" value="false" />
  <parameter name="c_cnt_lo_div9" value="256" />
  <parameter name="c_cnt_lo_div7" value="256" />
  <parameter name="c_cnt_lo_div8" value="256" />
  <parameter name="c_cnt_lo_div5" value="256" />
  <parameter name="hp_actual_phase_shift_fp14" value="0.0" />
  <parameter name="c_cnt_lo_div6" value="256" />
  <parameter name="hp_actual_phase_shift_fp15" value="0.0" />
  <parameter name="c_cnt_lo_div3" value="256" />
  <parameter name="hp_actual_phase_shift_fp16" value="0.0" />
  <parameter name="c_cnt_lo_div4" value="256" />
  <parameter name="hp_actual_phase_shift_fp17" value="0.0" />
  <parameter name="c_cnt_lo_div1" value="6" />
  <parameter name="c_cnt_lo_div2" value="5" />
  <parameter name="c_cnt_lo_div0" value="256" />
  <parameter name="hp_actual_phase_shift_fp10" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp11" value="0.0" />
  <parameter name="gui_simulation_type" value="false" />
  <parameter name="hp_actual_phase_shift_fp12" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp13" value="0.0" />
  <parameter name="pll_cp_current" value="pll_cp_setting4" />
  <parameter name="out_clk_0_dutycycle_den" value="2" />
  <parameter name="gui_usr_device_speed_grade" value="1" />
  <parameter name="dprio_interface_sel" value="3" />
  <parameter name="number_of_outclks" value="2" />
  <parameter name="pll_clkin_1_src" value="ioclkin_0" />
  <parameter name="out_clk_0_dutycycle_num" value="1" />
  <parameter name="gui_cal_error" value="cal_clean" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="number_of_clocks" value="2" />
  <parameter name="fb_clk_fractional_div_num" value="1" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="fb_clk_fractional_div_value" value="1" />
  <parameter name="cal_converge" value="false" />
  <parameter name="out_clk_2_dutycycle_num" value="1" />
  <parameter name="output_clock_frequency7" value="0 ps" />
  <parameter name="output_clock_frequency8" value="0 ps" />
  <parameter name="output_clock_frequency5" value="0 ps" />
  <parameter name="output_clock_frequency6" value="0 ps" />
  <parameter name="out_clk_0_freq" value="1000000000" />
  <parameter name="output_clock_frequency9" value="0 ps" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="output_clock_frequency0" value="0 ps" />
  <parameter name="bandwidth_mode" value="BANDWIDTH_MODE_AUTO" />
  <parameter name="output_clock_frequency3" value="0 ps" />
  <parameter name="output_clock_frequency4" value="0 ps" />
  <parameter name="output_clock_frequency1" value="125.0 MHz" />
  <parameter name="output_clock_frequency2" value="150.0 MHz" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a_all_ip_params.tcl"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a_parameters.tcl"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a_pin_map.tcl"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/agilex_iobank_pll.ipxact"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a_all_ip_params.tcl"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a_parameters.tcl"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a_pin_map.tcl"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_iopll_1931/synth/agilex_iobank_pll.ipxact"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/altera_iopll/top/altera_iopll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="rnr_ial_sip_clkgen_pll" as="rnr_ial_sip_clkgen_pll" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a"</message>
  </messages>
 </entity>
 <entity
   kind="cxltyp3ddr_avmm_interconnect"
   version="1.0.0"
   name="intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy">
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="" />
  <parameter name="DESIGN_TYPE" value="IP-cxltyp3ddr" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/cxltyp3ddr_avmm_interconnect_100/synth/intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/cxltyp3ddr_avmm_interconnect_100/synth/intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/intel_rtile_cxl_top/cxltyp3ddr/tcl/cxltyp3ddr_avmm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="avmm_interconnect" as="avmm_interconnect" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni"</message>
   <message level="Info" culprit="my_altera_avalon_dc_fifo_cmd_fifo">"Generating: my_altera_avalon_dc_fifo_cmd_fifo"</message>
   <message level="Info" culprit="my_altera_avalon_dc_fifo_rsp_fifo">"Generating: my_altera_avalon_dc_fifo_rsp_fifo"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_mm_bridge"
   version="20.0.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_avalon_mm_bridge_2001/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_avalon_mm_bridge_2001/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy"
     as="afu_slave,bbs_slave,cmb2avst_slave,debug_master,usr_avmm_hip_reconfig_slave,cxl_compliance_slave" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq"</message>
  </messages>
 </entity>
 <entity
   kind="mm_ccb"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy"
     as="cxl_io_master,cxl_io_slave,hip_reconfig_slave" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni"</message>
   <message level="Info" culprit="my_altera_avalon_dc_fifo_cmd_fifo">"Generating: my_altera_avalon_dc_fifo_cmd_fifo"</message>
   <message level="Info" culprit="my_altera_avalon_dc_fifo_rsp_fifo">"Generating: my_altera_avalon_dc_fifo_rsp_fifo"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y">
  <parameter name="AUTO_DEVICE" value="Unknown" />
  <parameter name="AUTO_DEVICE_FAMILY" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {cxl_io_master_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_DATA_W} {64};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {cxl_io_master_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {cxl_io_master_m0_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_READ} {1};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {SYNC_RESET} {0};set_instance_parameter_value {cxl_io_master_m0_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {debug_master_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {debug_master_m0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {debug_master_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {debug_master_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {debug_master_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {debug_master_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {debug_master_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {debug_master_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {debug_master_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {debug_master_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {debug_master_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {debug_master_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {debug_master_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {debug_master_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {debug_master_m0_translator} {USE_READ} {1};set_instance_parameter_value {debug_master_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {debug_master_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {debug_master_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {debug_master_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {debug_master_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {debug_master_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {debug_master_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {debug_master_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {debug_master_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {debug_master_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {debug_master_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {debug_master_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {debug_master_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {debug_master_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {debug_master_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {debug_master_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {debug_master_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {debug_master_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {debug_master_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {debug_master_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {debug_master_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {debug_master_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {debug_master_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {debug_master_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {debug_master_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {debug_master_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {debug_master_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {debug_master_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {debug_master_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {debug_master_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {debug_master_m0_translator} {SYNC_RESET} {0};set_instance_parameter_value {debug_master_m0_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {afu_slave_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {afu_slave_s0_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {afu_slave_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {afu_slave_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {afu_slave_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {afu_slave_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {afu_slave_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {afu_slave_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {afu_slave_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {afu_slave_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {afu_slave_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {afu_slave_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {afu_slave_s0_translator} {USE_READ} {1};set_instance_parameter_value {afu_slave_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {afu_slave_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {afu_slave_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {afu_slave_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {afu_slave_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {afu_slave_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {afu_slave_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {afu_slave_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {afu_slave_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {afu_slave_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {afu_slave_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {afu_slave_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {afu_slave_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {afu_slave_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {afu_slave_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {afu_slave_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {afu_slave_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {afu_slave_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {afu_slave_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {afu_slave_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {afu_slave_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {afu_slave_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {afu_slave_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {afu_slave_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {afu_slave_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {afu_slave_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {afu_slave_s0_translator} {SYNC_RESET} {0};add_instance {bbs_slave_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {bbs_slave_s0_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {bbs_slave_s0_translator} {AV_DATA_W} {64};set_instance_parameter_value {bbs_slave_s0_translator} {UAV_DATA_W} {64};set_instance_parameter_value {bbs_slave_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {bbs_slave_s0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {bbs_slave_s0_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {bbs_slave_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {bbs_slave_s0_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {bbs_slave_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {bbs_slave_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {bbs_slave_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {bbs_slave_s0_translator} {USE_READ} {1};set_instance_parameter_value {bbs_slave_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {bbs_slave_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {bbs_slave_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {bbs_slave_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {bbs_slave_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {bbs_slave_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {bbs_slave_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {bbs_slave_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {bbs_slave_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {bbs_slave_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {bbs_slave_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {bbs_slave_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {bbs_slave_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {bbs_slave_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {bbs_slave_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {bbs_slave_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {bbs_slave_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {bbs_slave_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {bbs_slave_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {bbs_slave_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {bbs_slave_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {bbs_slave_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {bbs_slave_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {bbs_slave_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {bbs_slave_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {bbs_slave_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {bbs_slave_s0_translator} {SYNC_RESET} {0};add_instance {cmb2avst_slave_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {cmb2avst_slave_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cmb2avst_slave_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cmb2avst_slave_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {cmb2avst_slave_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_READ} {1};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {cmb2avst_slave_s0_translator} {SYNC_RESET} {0};add_instance {hip_reconfig_slave_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_DATA_W} {8};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {UAV_DATA_W} {8};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_READ} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {hip_reconfig_slave_s0_translator} {SYNC_RESET} {0};add_instance {cxl_compliance_slave_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_DATA_W} {64};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {UAV_DATA_W} {64};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_READ} {1};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {cxl_compliance_slave_s0_translator} {SYNC_RESET} {0};add_instance {cxl_io_slave_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {cxl_io_slave_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cxl_io_slave_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cxl_io_slave_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {cxl_io_slave_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_READ} {1};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {cxl_io_slave_s0_translator} {SYNC_RESET} {0};add_instance {usr_avmm_hip_reconfig_slave_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_DATA_W} {8};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {UAV_DATA_W} {8};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_READ} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_translator} {SYNC_RESET} {0};add_instance {cxl_io_master_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_WUNIQUE} {151};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_DOMAIN_H} {150};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_DOMAIN_L} {149};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_SNOOP_H} {148};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_SNOOP_L} {145};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_BARRIER_H} {144};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_BARRIER_L} {143};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_ORI_BURST_SIZE_H} {142};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_ORI_BURST_SIZE_L} {140};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_RESPONSE_STATUS_H} {139};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_RESPONSE_STATUS_L} {138};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_QOS_H} {123};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_QOS_L} {123};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_DATA_SIDEBAND_H} {121};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_DATA_SIDEBAND_L} {121};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_ADDR_SIDEBAND_H} {120};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_ADDR_SIDEBAND_L} {120};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_BURST_TYPE_H} {119};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_BURST_TYPE_L} {118};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_CACHE_H} {137};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_CACHE_L} {134};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_THREAD_ID_H} {130};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_THREAD_ID_L} {130};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_BURST_SIZE_H} {117};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_BURST_SIZE_L} {115};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_BEGIN_BURST} {122};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_PROTECTION_H} {133};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_PROTECTION_L} {131};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_BURSTWRAP_H} {114};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_BURSTWRAP_L} {114};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_BYTE_CNT_H} {113};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_SRC_ID_H} {126};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_SRC_ID_L} {124};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_DEST_ID_H} {129};set_instance_parameter_value {cxl_io_master_m0_agent} {PKT_DEST_ID_L} {127};set_instance_parameter_value {cxl_io_master_m0_agent} {ST_DATA_W} {152};set_instance_parameter_value {cxl_io_master_m0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cxl_io_master_m0_agent} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {cxl_io_master_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cxl_io_master_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cxl_io_master_m0_agent} {MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cxl_io_master_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;afu_slave_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000081000000&quot;
   end=&quot;0x00000000082000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;bbs_slave_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000081000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;cmb2avst_slave_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000ca000000&quot;
   end=&quot;0x000000000cb000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;hip_reconfig_slave_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000091000000&quot;
   end=&quot;0x00000000092000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;cxl_compliance_slave_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000082000000&quot;
   end=&quot;0x00000000083000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cxl_io_master_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cxl_io_master_m0_agent} {ID} {0};set_instance_parameter_value {cxl_io_master_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {cxl_io_master_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cxl_io_master_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cxl_io_master_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cxl_io_master_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cxl_io_master_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {cxl_io_master_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {cxl_io_master_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {cxl_io_master_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {cxl_io_master_m0_agent} {SYNC_RESET} {0};add_instance {debug_master_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {debug_master_m0_agent} {PKT_WUNIQUE} {115};set_instance_parameter_value {debug_master_m0_agent} {PKT_DOMAIN_H} {114};set_instance_parameter_value {debug_master_m0_agent} {PKT_DOMAIN_L} {113};set_instance_parameter_value {debug_master_m0_agent} {PKT_SNOOP_H} {112};set_instance_parameter_value {debug_master_m0_agent} {PKT_SNOOP_L} {109};set_instance_parameter_value {debug_master_m0_agent} {PKT_BARRIER_H} {108};set_instance_parameter_value {debug_master_m0_agent} {PKT_BARRIER_L} {107};set_instance_parameter_value {debug_master_m0_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {debug_master_m0_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {debug_master_m0_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {debug_master_m0_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {debug_master_m0_agent} {PKT_QOS_H} {87};set_instance_parameter_value {debug_master_m0_agent} {PKT_QOS_L} {87};set_instance_parameter_value {debug_master_m0_agent} {PKT_DATA_SIDEBAND_H} {85};set_instance_parameter_value {debug_master_m0_agent} {PKT_DATA_SIDEBAND_L} {85};set_instance_parameter_value {debug_master_m0_agent} {PKT_ADDR_SIDEBAND_H} {84};set_instance_parameter_value {debug_master_m0_agent} {PKT_ADDR_SIDEBAND_L} {84};set_instance_parameter_value {debug_master_m0_agent} {PKT_BURST_TYPE_H} {83};set_instance_parameter_value {debug_master_m0_agent} {PKT_BURST_TYPE_L} {82};set_instance_parameter_value {debug_master_m0_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {debug_master_m0_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {debug_master_m0_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {debug_master_m0_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {debug_master_m0_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {debug_master_m0_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {debug_master_m0_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {debug_master_m0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {debug_master_m0_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {debug_master_m0_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {debug_master_m0_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {debug_master_m0_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {debug_master_m0_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {debug_master_m0_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {debug_master_m0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {debug_master_m0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {debug_master_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {debug_master_m0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {debug_master_m0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {debug_master_m0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {debug_master_m0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {debug_master_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {debug_master_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {debug_master_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {debug_master_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {debug_master_m0_agent} {PKT_SRC_ID_H} {90};set_instance_parameter_value {debug_master_m0_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {debug_master_m0_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {debug_master_m0_agent} {PKT_DEST_ID_L} {91};set_instance_parameter_value {debug_master_m0_agent} {ST_DATA_W} {116};set_instance_parameter_value {debug_master_m0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {debug_master_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {debug_master_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {debug_master_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {debug_master_m0_agent} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {debug_master_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;hip_reconfig_slave_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000091000000&quot;
   end=&quot;0x00000000092000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;bbs_slave_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000081000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;cxl_io_slave_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000c0000000&quot;
   end=&quot;0x000000000c1000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000090000000&quot;
   end=&quot;0x00000000091000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {debug_master_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {debug_master_m0_agent} {ID} {1};set_instance_parameter_value {debug_master_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {debug_master_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {debug_master_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {debug_master_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {debug_master_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {debug_master_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {debug_master_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {debug_master_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {debug_master_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {debug_master_m0_agent} {SYNC_RESET} {0};add_instance {afu_slave_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {afu_slave_s0_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {afu_slave_s0_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {afu_slave_s0_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {afu_slave_s0_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {afu_slave_s0_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {afu_slave_s0_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {afu_slave_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {afu_slave_s0_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {afu_slave_s0_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {afu_slave_s0_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {afu_slave_s0_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {afu_slave_s0_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {afu_slave_s0_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {afu_slave_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {afu_slave_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {afu_slave_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {afu_slave_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {afu_slave_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {afu_slave_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {afu_slave_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {afu_slave_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {afu_slave_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {afu_slave_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {afu_slave_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {afu_slave_s0_agent} {PKT_SRC_ID_H} {90};set_instance_parameter_value {afu_slave_s0_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {afu_slave_s0_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {afu_slave_s0_agent} {PKT_DEST_ID_L} {91};set_instance_parameter_value {afu_slave_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {afu_slave_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {afu_slave_s0_agent} {ST_DATA_W} {116};set_instance_parameter_value {afu_slave_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {afu_slave_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {afu_slave_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {afu_slave_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {afu_slave_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {afu_slave_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {afu_slave_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {afu_slave_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {afu_slave_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {afu_slave_s0_agent} {ID} {0};set_instance_parameter_value {afu_slave_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {afu_slave_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {afu_slave_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {afu_slave_s0_agent} {SYNC_RESET} {0};add_instance {afu_slave_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {afu_slave_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {afu_slave_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {afu_slave_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {afu_slave_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {afu_slave_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {afu_slave_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {afu_slave_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {afu_slave_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {afu_slave_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {afu_slave_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {afu_slave_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {afu_slave_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {afu_slave_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {afu_slave_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {afu_slave_s0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {afu_slave_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {afu_slave_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {afu_slave_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {afu_slave_s0_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {afu_slave_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {afu_slave_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {afu_slave_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {afu_slave_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {afu_slave_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {afu_slave_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {afu_slave_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {afu_slave_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {afu_slave_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {afu_slave_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {afu_slave_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {afu_slave_s0_agent_rdata_fifo} {SYNC_RESET} {0};add_instance {bbs_slave_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_ORI_BURST_SIZE_H} {142};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_ORI_BURST_SIZE_L} {140};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_RESPONSE_STATUS_H} {139};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_RESPONSE_STATUS_L} {138};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_BURST_SIZE_H} {117};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_BURST_SIZE_L} {115};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_BEGIN_BURST} {122};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_PROTECTION_H} {133};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_PROTECTION_L} {131};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_BURSTWRAP_H} {114};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_BURSTWRAP_L} {114};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_BYTE_CNT_H} {113};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_SRC_ID_H} {126};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_SRC_ID_L} {124};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_DEST_ID_H} {129};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_DEST_ID_L} {127};set_instance_parameter_value {bbs_slave_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {bbs_slave_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {bbs_slave_s0_agent} {ST_DATA_W} {152};set_instance_parameter_value {bbs_slave_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {bbs_slave_s0_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {bbs_slave_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {bbs_slave_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {bbs_slave_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {bbs_slave_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {bbs_slave_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {bbs_slave_s0_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {bbs_slave_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {bbs_slave_s0_agent} {ID} {1};set_instance_parameter_value {bbs_slave_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {bbs_slave_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {bbs_slave_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {bbs_slave_s0_agent} {SYNC_RESET} {0};add_instance {bbs_slave_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {bbs_slave_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {bbs_slave_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {153};set_instance_parameter_value {bbs_slave_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {bbs_slave_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {bbs_slave_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {bbs_slave_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {bbs_slave_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {bbs_slave_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {bbs_slave_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {bbs_slave_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {bbs_slave_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {bbs_slave_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {bbs_slave_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {bbs_slave_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {bbs_slave_s0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {cmb2avst_slave_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_SRC_ID_H} {90};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_DEST_ID_L} {91};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cmb2avst_slave_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmb2avst_slave_s0_agent} {ST_DATA_W} {116};set_instance_parameter_value {cmb2avst_slave_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cmb2avst_slave_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmb2avst_slave_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {cmb2avst_slave_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cmb2avst_slave_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cmb2avst_slave_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cmb2avst_slave_s0_agent} {ID} {2};set_instance_parameter_value {cmb2avst_slave_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent} {SYNC_RESET} {0};add_instance {cmb2avst_slave_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {cmb2avst_slave_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo} {SYNC_RESET} {0};add_instance {hip_reconfig_slave_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_ADDR_H} {40};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_TRANS_POSTED} {42};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_TRANS_READ} {44};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_DATA_H} {7};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_SRC_ID_H} {63};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_DEST_ID_L} {64};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {ST_DATA_W} {89};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {ID} {5};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent} {SYNC_RESET} {0};add_instance {hip_reconfig_slave_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {hip_reconfig_slave_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {10};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo} {FIFO_DEPTH} {16};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo} {SYNC_RESET} {0};add_instance {cxl_compliance_slave_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_ORI_BURST_SIZE_H} {142};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_ORI_BURST_SIZE_L} {140};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_RESPONSE_STATUS_H} {139};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_RESPONSE_STATUS_L} {138};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_BURST_SIZE_H} {117};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_BURST_SIZE_L} {115};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_BEGIN_BURST} {122};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_PROTECTION_H} {133};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_PROTECTION_L} {131};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_BURSTWRAP_H} {114};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_BURSTWRAP_L} {114};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_BYTE_CNT_H} {113};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_SRC_ID_H} {126};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_SRC_ID_L} {124};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_DEST_ID_H} {129};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_DEST_ID_L} {127};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {ST_DATA_W} {152};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {ID} {3};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {cxl_compliance_slave_s0_agent} {SYNC_RESET} {0};add_instance {cxl_compliance_slave_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {153};set_instance_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {cxl_io_slave_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_SRC_ID_H} {90};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_DEST_ID_L} {91};set_instance_parameter_value {cxl_io_slave_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cxl_io_slave_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cxl_io_slave_s0_agent} {ST_DATA_W} {116};set_instance_parameter_value {cxl_io_slave_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cxl_io_slave_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cxl_io_slave_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cxl_io_slave_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cxl_io_slave_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {cxl_io_slave_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cxl_io_slave_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cxl_io_slave_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cxl_io_slave_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cxl_io_slave_s0_agent} {ID} {4};set_instance_parameter_value {cxl_io_slave_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cxl_io_slave_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cxl_io_slave_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {cxl_io_slave_s0_agent} {SYNC_RESET} {0};add_instance {cxl_io_slave_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cxl_io_slave_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cxl_io_slave_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {cxl_io_slave_s0_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {cxl_io_slave_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cxl_io_slave_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cxl_io_slave_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cxl_io_slave_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cxl_io_slave_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cxl_io_slave_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cxl_io_slave_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cxl_io_slave_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cxl_io_slave_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cxl_io_slave_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cxl_io_slave_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {cxl_io_slave_s0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {cxl_io_slave_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cxl_io_slave_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cxl_io_slave_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {cxl_io_slave_s0_agent_rdata_fifo} {FIFO_DEPTH} {16};set_instance_parameter_value {cxl_io_slave_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cxl_io_slave_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cxl_io_slave_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {cxl_io_slave_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cxl_io_slave_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {cxl_io_slave_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {cxl_io_slave_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cxl_io_slave_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cxl_io_slave_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cxl_io_slave_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cxl_io_slave_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {cxl_io_slave_s0_agent_rdata_fifo} {SYNC_RESET} {0};add_instance {usr_avmm_hip_reconfig_slave_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_ADDR_H} {40};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_TRANS_POSTED} {42};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_TRANS_READ} {44};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_DATA_H} {7};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_SRC_ID_H} {63};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_DEST_ID_L} {64};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {ST_DATA_W} {89};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {ID} {6};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent} {SYNC_RESET} {0};add_instance {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {10};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo} {SYNC_RESET} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 3 5 2 };set_instance_parameter_value {router} {CHANNEL_ID} {00010 00001 10000 01000 00100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x80000000 0x81000000 0x82000000 0x91000000 0xca000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x81000000 0x82000000 0x83000000 0x92000000 0xcb000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {133};set_instance_parameter_value {router} {PKT_PROTECTION_L} {131};set_instance_parameter_value {router} {PKT_DEST_ID_H} {129};set_instance_parameter_value {router} {PKT_DEST_ID_L} {127};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {152};set_instance_parameter_value {router} {ST_CHANNEL_W} {7};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {1 6 5 4 };set_instance_parameter_value {router_001} {CHANNEL_ID} {0001 1000 0010 0100 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x80000000 0x90000000 0x91000000 0xc0000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x81000000 0x91000000 0x92000000 0xc1000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {91};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {116};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {91};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {116};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {103};set_instance_parameter_value {router_003} {PKT_ADDR_L} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {133};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {131};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {129};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {127};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_003} {ST_DATA_W} {152};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {91};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {116};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {40};set_instance_parameter_value {router_005} {PKT_ADDR_L} {9};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {64};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {44};set_instance_parameter_value {router_005} {ST_DATA_W} {89};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {103};set_instance_parameter_value {router_006} {PKT_ADDR_L} {72};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {133};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {131};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {129};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {127};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_006} {ST_DATA_W} {152};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_006} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_006} {SYNC_RESET} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {1 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {91};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {116};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_007} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_007} {SYNC_RESET} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {40};set_instance_parameter_value {router_008} {PKT_ADDR_L} {9};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {64};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {44};set_instance_parameter_value {router_008} {ST_DATA_W} {89};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_008} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_008} {SYNC_RESET} {0};add_instance {cxl_io_master_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cxl_io_master_m0_limiter} {SYNC_RESET} {0};set_instance_parameter_value {cxl_io_master_m0_limiter} {PKT_DEST_ID_H} {129};set_instance_parameter_value {cxl_io_master_m0_limiter} {PKT_DEST_ID_L} {127};set_instance_parameter_value {cxl_io_master_m0_limiter} {PKT_SRC_ID_H} {126};set_instance_parameter_value {cxl_io_master_m0_limiter} {PKT_SRC_ID_L} {124};set_instance_parameter_value {cxl_io_master_m0_limiter} {PKT_BYTE_CNT_H} {113};set_instance_parameter_value {cxl_io_master_m0_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {cxl_io_master_m0_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {cxl_io_master_m0_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {cxl_io_master_m0_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {cxl_io_master_m0_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {cxl_io_master_m0_limiter} {PKT_THREAD_ID_H} {130};set_instance_parameter_value {cxl_io_master_m0_limiter} {PKT_THREAD_ID_L} {130};set_instance_parameter_value {cxl_io_master_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cxl_io_master_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {11};set_instance_parameter_value {cxl_io_master_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {cxl_io_master_m0_limiter} {ST_DATA_W} {152};set_instance_parameter_value {cxl_io_master_m0_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {cxl_io_master_m0_limiter} {VALID_WIDTH} {7};set_instance_parameter_value {cxl_io_master_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cxl_io_master_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cxl_io_master_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cxl_io_master_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cxl_io_master_m0_limiter} {MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cxl_io_master_m0_limiter} {REORDER} {0};add_instance {debug_master_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {debug_master_m0_limiter} {SYNC_RESET} {0};set_instance_parameter_value {debug_master_m0_limiter} {PKT_DEST_ID_H} {93};set_instance_parameter_value {debug_master_m0_limiter} {PKT_DEST_ID_L} {91};set_instance_parameter_value {debug_master_m0_limiter} {PKT_SRC_ID_H} {90};set_instance_parameter_value {debug_master_m0_limiter} {PKT_SRC_ID_L} {88};set_instance_parameter_value {debug_master_m0_limiter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {debug_master_m0_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {debug_master_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {debug_master_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {debug_master_m0_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {debug_master_m0_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {debug_master_m0_limiter} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {debug_master_m0_limiter} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {debug_master_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {debug_master_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {11};set_instance_parameter_value {debug_master_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {debug_master_m0_limiter} {ST_DATA_W} {116};set_instance_parameter_value {debug_master_m0_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {debug_master_m0_limiter} {VALID_WIDTH} {7};set_instance_parameter_value {debug_master_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {debug_master_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {debug_master_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {debug_master_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {debug_master_m0_limiter} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {debug_master_m0_limiter} {REORDER} {0};add_instance {afu_slave_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PKT_BURST_TYPE_H} {83};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PKT_BURST_TYPE_L} {82};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {afu_slave_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {afu_slave_s0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {afu_slave_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {afu_slave_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {afu_slave_s0_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {afu_slave_s0_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {afu_slave_s0_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {afu_slave_s0_burst_adapter} {OUT_BURSTWRAP_H} {78};set_instance_parameter_value {afu_slave_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {afu_slave_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {afu_slave_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {afu_slave_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {afu_slave_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {afu_slave_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {afu_slave_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {afu_slave_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {afu_slave_s0_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {afu_slave_s0_burst_adapter} {SYNC_RESET} {0};add_instance {cmb2avst_slave_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PKT_BURST_TYPE_H} {83};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PKT_BURST_TYPE_L} {82};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {ST_DATA_W} {116};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {OUT_BURSTWRAP_H} {78};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {cmb2avst_slave_s0_burst_adapter} {SYNC_RESET} {0};add_instance {hip_reconfig_slave_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PKT_ADDR_H} {40};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PKT_BURST_TYPE_H} {56};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PKT_BURST_TYPE_L} {55};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PKT_TRANS_READ} {44};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {ST_DATA_W} {89};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {OUT_BYTE_CNT_H} {47};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {OUT_BURSTWRAP_H} {51};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {hip_reconfig_slave_s0_burst_adapter} {SYNC_RESET} {0};add_instance {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PKT_ADDR_H} {40};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PKT_BURST_TYPE_H} {56};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PKT_BURST_TYPE_L} {55};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PKT_TRANS_READ} {44};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {ST_DATA_W} {89};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {OUT_BYTE_CNT_H} {47};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {OUT_BURSTWRAP_H} {51};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {152};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {7};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {116};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {7};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {152};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {0};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {89};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {0};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {152};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_004} {SYNC_RESET} {0};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_005} {SYNC_RESET} {0};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {89};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {cmd_mux_006} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {152};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {0};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {89};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {0};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {152};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_004} {SYNC_RESET} {0};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_005} {SYNC_RESET} {0};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {89};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {rsp_demux_006} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {152};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {116};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {0};add_instance {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {113};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {114};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {114};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {117};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {115};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {139};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {138};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {119};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {118};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {140};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {142};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_ST_DATA_W} {152};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_ST_DATA_W} {116};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter} {SYNC_RESET} {0};add_instance {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {113};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {114};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {114};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {117};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {115};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {139};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {138};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {119};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {118};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {140};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {142};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_ST_DATA_W} {152};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_ST_DATA_W} {116};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter} {SYNC_RESET} {0};add_instance {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {113};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {114};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {114};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {117};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {115};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {139};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {138};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {119};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {118};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {140};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {142};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_ST_DATA_W} {152};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {50};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {54};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {52};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {56};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {55};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_ST_DATA_W} {89};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {SYNC_RESET} {0};add_instance {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {78};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {78};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_ST_DATA_W} {116};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {113};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {117};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {115};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {139};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {138};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {119};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {118};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {140};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {142};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_ST_DATA_W} {152};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter} {SYNC_RESET} {0};add_instance {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {78};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {78};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_ST_DATA_W} {116};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {50};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {54};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {52};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {56};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {55};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_ST_DATA_W} {89};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter} {SYNC_RESET} {0};add_instance {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {78};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {78};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_ST_DATA_W} {116};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {50};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {54};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {52};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {56};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {55};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_ST_DATA_W} {89};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter} {SYNC_RESET} {0};add_instance {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {78};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {78};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_ST_DATA_W} {116};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {113};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {117};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {115};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {139};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {138};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {119};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {118};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {140};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {142};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_ST_DATA_W} {152};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {SYNC_RESET} {0};add_instance {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {113};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {114};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {114};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {117};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {115};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {139};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {138};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {119};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {118};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {140};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {142};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_ST_DATA_W} {152};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_ST_DATA_W} {116};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter} {SYNC_RESET} {0};add_instance {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {78};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {78};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_ST_DATA_W} {116};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {113};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {117};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {115};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {139};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {138};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {119};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {118};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {140};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {142};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_ST_DATA_W} {152};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {SYNC_RESET} {0};add_instance {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {50};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {43};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {51};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {51};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {54};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {52};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {56};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {55};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_ST_DATA_W} {89};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {113};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {117};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {115};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {139};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {138};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {119};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {118};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {140};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {142};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_ST_DATA_W} {152};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter} {SYNC_RESET} {0};add_instance {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {50};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {43};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {51};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {51};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {54};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {52};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {56};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {55};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_ST_DATA_W} {89};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_ST_DATA_W} {116};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {SYNC_RESET} {0};add_instance {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {50};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {43};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {51};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {51};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {54};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {52};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {56};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {55};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_ST_DATA_W} {89};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_ST_DATA_W} {116};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter} {SYNC_RESET} {0};add_instance {cxl_io_master_m0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cxl_io_master_m0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cxl_io_master_m0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cxl_io_master_m0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cxl_io_master_m0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {cxl_io_master_m0_translator_reset_reset_bridge} {SYNC_RESET} {0};add_instance {interconnect_clock_in_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {interconnect_clock_in_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {interconnect_clock_in_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cxl_io_master_m0_translator.avalon_universal_master_0} {cxl_io_master_m0_agent.av} {avalon};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {domainAlias} {};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_io_master_m0_translator.avalon_universal_master_0/cxl_io_master_m0_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {debug_master_m0_translator.avalon_universal_master_0} {debug_master_m0_agent.av} {avalon};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {domainAlias} {};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {debug_master_m0_translator.avalon_universal_master_0/debug_master_m0_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {afu_slave_s0_agent.m0} {afu_slave_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.m0/afu_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {afu_slave_s0_agent.rf_source} {afu_slave_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {afu_slave_s0_agent.rf_source/afu_slave_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {afu_slave_s0_agent.rf_source/afu_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rf_source/afu_slave_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {afu_slave_s0_agent.rf_source/afu_slave_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {afu_slave_s0_agent.rf_source/afu_slave_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rf_source/afu_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rf_source/afu_slave_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {afu_slave_s0_agent.rf_source/afu_slave_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_slave_s0_agent.rf_source/afu_slave_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_slave_s0_agent.rf_source/afu_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rf_source/afu_slave_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {afu_slave_s0_agent.rf_source/afu_slave_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rf_source/afu_slave_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rf_source/afu_slave_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {afu_slave_s0_agent_rsp_fifo.out} {afu_slave_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {afu_slave_s0_agent_rsp_fifo.out/afu_slave_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {afu_slave_s0_agent_rsp_fifo.out/afu_slave_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {afu_slave_s0_agent_rsp_fifo.out/afu_slave_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {afu_slave_s0_agent_rsp_fifo.out/afu_slave_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {afu_slave_s0_agent_rsp_fifo.out/afu_slave_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {afu_slave_s0_agent_rsp_fifo.out/afu_slave_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {afu_slave_s0_agent_rsp_fifo.out/afu_slave_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {afu_slave_s0_agent_rsp_fifo.out/afu_slave_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_slave_s0_agent_rsp_fifo.out/afu_slave_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_slave_s0_agent_rsp_fifo.out/afu_slave_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {afu_slave_s0_agent_rsp_fifo.out/afu_slave_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {afu_slave_s0_agent_rsp_fifo.out/afu_slave_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {afu_slave_s0_agent_rsp_fifo.out/afu_slave_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {afu_slave_s0_agent_rsp_fifo.out/afu_slave_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {afu_slave_s0_agent.rdata_fifo_src} {afu_slave_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {afu_slave_s0_agent.rdata_fifo_src/afu_slave_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {afu_slave_s0_agent.rdata_fifo_src/afu_slave_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rdata_fifo_src/afu_slave_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {afu_slave_s0_agent.rdata_fifo_src/afu_slave_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {afu_slave_s0_agent.rdata_fifo_src/afu_slave_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rdata_fifo_src/afu_slave_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rdata_fifo_src/afu_slave_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {afu_slave_s0_agent.rdata_fifo_src/afu_slave_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_slave_s0_agent.rdata_fifo_src/afu_slave_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_slave_s0_agent.rdata_fifo_src/afu_slave_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rdata_fifo_src/afu_slave_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {afu_slave_s0_agent.rdata_fifo_src/afu_slave_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rdata_fifo_src/afu_slave_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rdata_fifo_src/afu_slave_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {afu_slave_s0_agent_rdata_fifo.out} {afu_slave_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {afu_slave_s0_agent_rdata_fifo.out/afu_slave_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {afu_slave_s0_agent_rdata_fifo.out/afu_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {afu_slave_s0_agent_rdata_fifo.out/afu_slave_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {afu_slave_s0_agent_rdata_fifo.out/afu_slave_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {afu_slave_s0_agent_rdata_fifo.out/afu_slave_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {afu_slave_s0_agent_rdata_fifo.out/afu_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {afu_slave_s0_agent_rdata_fifo.out/afu_slave_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {afu_slave_s0_agent_rdata_fifo.out/afu_slave_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_slave_s0_agent_rdata_fifo.out/afu_slave_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_slave_s0_agent_rdata_fifo.out/afu_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {afu_slave_s0_agent_rdata_fifo.out/afu_slave_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {afu_slave_s0_agent_rdata_fifo.out/afu_slave_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {afu_slave_s0_agent_rdata_fifo.out/afu_slave_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {afu_slave_s0_agent_rdata_fifo.out/afu_slave_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {bbs_slave_s0_agent.m0} {bbs_slave_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.m0/bbs_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {bbs_slave_s0_agent.rf_source} {bbs_slave_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {bbs_slave_s0_agent.rf_source/bbs_slave_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {bbs_slave_s0_agent.rf_source/bbs_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rf_source/bbs_slave_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {bbs_slave_s0_agent.rf_source/bbs_slave_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {bbs_slave_s0_agent.rf_source/bbs_slave_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rf_source/bbs_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rf_source/bbs_slave_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {bbs_slave_s0_agent.rf_source/bbs_slave_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bbs_slave_s0_agent.rf_source/bbs_slave_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bbs_slave_s0_agent.rf_source/bbs_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rf_source/bbs_slave_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {bbs_slave_s0_agent.rf_source/bbs_slave_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rf_source/bbs_slave_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rf_source/bbs_slave_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {bbs_slave_s0_agent_rsp_fifo.out} {bbs_slave_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {bbs_slave_s0_agent_rsp_fifo.out/bbs_slave_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {bbs_slave_s0_agent_rsp_fifo.out/bbs_slave_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent_rsp_fifo.out/bbs_slave_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {bbs_slave_s0_agent_rsp_fifo.out/bbs_slave_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {bbs_slave_s0_agent_rsp_fifo.out/bbs_slave_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent_rsp_fifo.out/bbs_slave_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent_rsp_fifo.out/bbs_slave_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {bbs_slave_s0_agent_rsp_fifo.out/bbs_slave_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bbs_slave_s0_agent_rsp_fifo.out/bbs_slave_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bbs_slave_s0_agent_rsp_fifo.out/bbs_slave_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent_rsp_fifo.out/bbs_slave_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {bbs_slave_s0_agent_rsp_fifo.out/bbs_slave_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent_rsp_fifo.out/bbs_slave_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent_rsp_fifo.out/bbs_slave_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {bbs_slave_s0_agent.rdata_fifo_src} {bbs_slave_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {bbs_slave_s0_agent.rdata_fifo_src/bbs_slave_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {bbs_slave_s0_agent.rdata_fifo_src/bbs_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rdata_fifo_src/bbs_slave_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {bbs_slave_s0_agent.rdata_fifo_src/bbs_slave_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {bbs_slave_s0_agent.rdata_fifo_src/bbs_slave_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rdata_fifo_src/bbs_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rdata_fifo_src/bbs_slave_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {bbs_slave_s0_agent.rdata_fifo_src/bbs_slave_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bbs_slave_s0_agent.rdata_fifo_src/bbs_slave_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bbs_slave_s0_agent.rdata_fifo_src/bbs_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rdata_fifo_src/bbs_slave_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {bbs_slave_s0_agent.rdata_fifo_src/bbs_slave_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rdata_fifo_src/bbs_slave_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rdata_fifo_src/bbs_slave_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmd_mux_001.src} {bbs_slave_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/bbs_slave_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/bbs_slave_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/bbs_slave_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/bbs_slave_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/bbs_slave_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/bbs_slave_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/bbs_slave_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/bbs_slave_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/bbs_slave_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/bbs_slave_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/bbs_slave_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/bbs_slave_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/bbs_slave_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/bbs_slave_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux_001.src/bbs_slave_s0_agent.cp} {qsys_mm.command};add_connection {cmb2avst_slave_s0_agent.m0} {cmb2avst_slave_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.m0/cmb2avst_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmb2avst_slave_s0_agent.rf_source} {cmb2avst_slave_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {cmb2avst_slave_s0_agent.rf_source/cmb2avst_slave_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rf_source/cmb2avst_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rf_source/cmb2avst_slave_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmb2avst_slave_s0_agent.rf_source/cmb2avst_slave_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rf_source/cmb2avst_slave_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rf_source/cmb2avst_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rf_source/cmb2avst_slave_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmb2avst_slave_s0_agent.rf_source/cmb2avst_slave_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmb2avst_slave_s0_agent.rf_source/cmb2avst_slave_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmb2avst_slave_s0_agent.rf_source/cmb2avst_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rf_source/cmb2avst_slave_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmb2avst_slave_s0_agent.rf_source/cmb2avst_slave_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rf_source/cmb2avst_slave_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rf_source/cmb2avst_slave_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmb2avst_slave_s0_agent_rsp_fifo.out} {cmb2avst_slave_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo.out/cmb2avst_slave_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo.out/cmb2avst_slave_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo.out/cmb2avst_slave_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo.out/cmb2avst_slave_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo.out/cmb2avst_slave_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo.out/cmb2avst_slave_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo.out/cmb2avst_slave_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo.out/cmb2avst_slave_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo.out/cmb2avst_slave_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo.out/cmb2avst_slave_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo.out/cmb2avst_slave_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo.out/cmb2avst_slave_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo.out/cmb2avst_slave_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent_rsp_fifo.out/cmb2avst_slave_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmb2avst_slave_s0_agent.rdata_fifo_src} {cmb2avst_slave_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {cmb2avst_slave_s0_agent.rdata_fifo_src/cmb2avst_slave_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rdata_fifo_src/cmb2avst_slave_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rdata_fifo_src/cmb2avst_slave_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmb2avst_slave_s0_agent.rdata_fifo_src/cmb2avst_slave_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rdata_fifo_src/cmb2avst_slave_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rdata_fifo_src/cmb2avst_slave_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rdata_fifo_src/cmb2avst_slave_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmb2avst_slave_s0_agent.rdata_fifo_src/cmb2avst_slave_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmb2avst_slave_s0_agent.rdata_fifo_src/cmb2avst_slave_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmb2avst_slave_s0_agent.rdata_fifo_src/cmb2avst_slave_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rdata_fifo_src/cmb2avst_slave_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmb2avst_slave_s0_agent.rdata_fifo_src/cmb2avst_slave_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rdata_fifo_src/cmb2avst_slave_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rdata_fifo_src/cmb2avst_slave_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmb2avst_slave_s0_agent_rdata_fifo.out} {cmb2avst_slave_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo.out/cmb2avst_slave_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo.out/cmb2avst_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo.out/cmb2avst_slave_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo.out/cmb2avst_slave_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo.out/cmb2avst_slave_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo.out/cmb2avst_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo.out/cmb2avst_slave_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo.out/cmb2avst_slave_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo.out/cmb2avst_slave_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo.out/cmb2avst_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo.out/cmb2avst_slave_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo.out/cmb2avst_slave_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo.out/cmb2avst_slave_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent_rdata_fifo.out/cmb2avst_slave_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {hip_reconfig_slave_s0_agent.m0} {hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.m0/hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {hip_reconfig_slave_s0_agent.rf_source} {hip_reconfig_slave_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rf_source/hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rf_source/hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rf_source/hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rf_source/hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rf_source/hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rf_source/hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rf_source/hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rf_source/hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rf_source/hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rf_source/hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rf_source/hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rf_source/hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rf_source/hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rf_source/hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {hip_reconfig_slave_s0_agent_rsp_fifo.out} {hip_reconfig_slave_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo.out/hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo.out/hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo.out/hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo.out/hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo.out/hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo.out/hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo.out/hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo.out/hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo.out/hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo.out/hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo.out/hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo.out/hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo.out/hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rsp_fifo.out/hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {hip_reconfig_slave_s0_agent.rdata_fifo_src} {hip_reconfig_slave_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rdata_fifo_src/hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rdata_fifo_src/hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rdata_fifo_src/hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rdata_fifo_src/hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rdata_fifo_src/hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rdata_fifo_src/hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rdata_fifo_src/hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rdata_fifo_src/hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rdata_fifo_src/hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rdata_fifo_src/hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rdata_fifo_src/hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rdata_fifo_src/hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rdata_fifo_src/hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rdata_fifo_src/hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {hip_reconfig_slave_s0_agent_rdata_fifo.out} {hip_reconfig_slave_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo.out/hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo.out/hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo.out/hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo.out/hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo.out/hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo.out/hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo.out/hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo.out/hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo.out/hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo.out/hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo.out/hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo.out/hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo.out/hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent_rdata_fifo.out/hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cxl_compliance_slave_s0_agent.m0} {cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.m0/cxl_compliance_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cxl_compliance_slave_s0_agent.rf_source} {cxl_compliance_slave_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rf_source/cxl_compliance_slave_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rf_source/cxl_compliance_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rf_source/cxl_compliance_slave_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rf_source/cxl_compliance_slave_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rf_source/cxl_compliance_slave_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rf_source/cxl_compliance_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rf_source/cxl_compliance_slave_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rf_source/cxl_compliance_slave_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rf_source/cxl_compliance_slave_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rf_source/cxl_compliance_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rf_source/cxl_compliance_slave_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rf_source/cxl_compliance_slave_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rf_source/cxl_compliance_slave_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rf_source/cxl_compliance_slave_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cxl_compliance_slave_s0_agent_rsp_fifo.out} {cxl_compliance_slave_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo.out/cxl_compliance_slave_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo.out/cxl_compliance_slave_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo.out/cxl_compliance_slave_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo.out/cxl_compliance_slave_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo.out/cxl_compliance_slave_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo.out/cxl_compliance_slave_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo.out/cxl_compliance_slave_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo.out/cxl_compliance_slave_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo.out/cxl_compliance_slave_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo.out/cxl_compliance_slave_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo.out/cxl_compliance_slave_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo.out/cxl_compliance_slave_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo.out/cxl_compliance_slave_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent_rsp_fifo.out/cxl_compliance_slave_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cxl_compliance_slave_s0_agent.rdata_fifo_src} {cxl_compliance_slave_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rdata_fifo_src/cxl_compliance_slave_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rdata_fifo_src/cxl_compliance_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rdata_fifo_src/cxl_compliance_slave_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rdata_fifo_src/cxl_compliance_slave_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rdata_fifo_src/cxl_compliance_slave_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rdata_fifo_src/cxl_compliance_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rdata_fifo_src/cxl_compliance_slave_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rdata_fifo_src/cxl_compliance_slave_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rdata_fifo_src/cxl_compliance_slave_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rdata_fifo_src/cxl_compliance_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rdata_fifo_src/cxl_compliance_slave_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rdata_fifo_src/cxl_compliance_slave_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rdata_fifo_src/cxl_compliance_slave_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rdata_fifo_src/cxl_compliance_slave_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmd_mux_004.src} {cxl_compliance_slave_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_004.src/cxl_compliance_slave_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_004.src/cxl_compliance_slave_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_004.src/cxl_compliance_slave_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_004.src/cxl_compliance_slave_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_004.src/cxl_compliance_slave_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_004.src/cxl_compliance_slave_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_004.src/cxl_compliance_slave_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_004.src/cxl_compliance_slave_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_004.src/cxl_compliance_slave_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_004.src/cxl_compliance_slave_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_004.src/cxl_compliance_slave_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_004.src/cxl_compliance_slave_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_004.src/cxl_compliance_slave_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_004.src/cxl_compliance_slave_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux_004.src/cxl_compliance_slave_s0_agent.cp} {qsys_mm.command};add_connection {cxl_io_slave_s0_agent.m0} {cxl_io_slave_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.m0/cxl_io_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cxl_io_slave_s0_agent.rf_source} {cxl_io_slave_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {cxl_io_slave_s0_agent.rf_source/cxl_io_slave_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_io_slave_s0_agent.rf_source/cxl_io_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rf_source/cxl_io_slave_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_io_slave_s0_agent.rf_source/cxl_io_slave_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_io_slave_s0_agent.rf_source/cxl_io_slave_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rf_source/cxl_io_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rf_source/cxl_io_slave_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_io_slave_s0_agent.rf_source/cxl_io_slave_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_slave_s0_agent.rf_source/cxl_io_slave_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_slave_s0_agent.rf_source/cxl_io_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rf_source/cxl_io_slave_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_io_slave_s0_agent.rf_source/cxl_io_slave_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rf_source/cxl_io_slave_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rf_source/cxl_io_slave_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cxl_io_slave_s0_agent_rsp_fifo.out} {cxl_io_slave_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {cxl_io_slave_s0_agent_rsp_fifo.out/cxl_io_slave_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_io_slave_s0_agent_rsp_fifo.out/cxl_io_slave_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent_rsp_fifo.out/cxl_io_slave_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_io_slave_s0_agent_rsp_fifo.out/cxl_io_slave_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_io_slave_s0_agent_rsp_fifo.out/cxl_io_slave_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent_rsp_fifo.out/cxl_io_slave_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent_rsp_fifo.out/cxl_io_slave_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_io_slave_s0_agent_rsp_fifo.out/cxl_io_slave_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_slave_s0_agent_rsp_fifo.out/cxl_io_slave_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_slave_s0_agent_rsp_fifo.out/cxl_io_slave_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent_rsp_fifo.out/cxl_io_slave_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_io_slave_s0_agent_rsp_fifo.out/cxl_io_slave_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent_rsp_fifo.out/cxl_io_slave_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent_rsp_fifo.out/cxl_io_slave_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cxl_io_slave_s0_agent.rdata_fifo_src} {cxl_io_slave_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {cxl_io_slave_s0_agent.rdata_fifo_src/cxl_io_slave_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_io_slave_s0_agent.rdata_fifo_src/cxl_io_slave_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rdata_fifo_src/cxl_io_slave_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_io_slave_s0_agent.rdata_fifo_src/cxl_io_slave_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_io_slave_s0_agent.rdata_fifo_src/cxl_io_slave_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rdata_fifo_src/cxl_io_slave_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rdata_fifo_src/cxl_io_slave_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_io_slave_s0_agent.rdata_fifo_src/cxl_io_slave_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_slave_s0_agent.rdata_fifo_src/cxl_io_slave_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_slave_s0_agent.rdata_fifo_src/cxl_io_slave_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rdata_fifo_src/cxl_io_slave_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_io_slave_s0_agent.rdata_fifo_src/cxl_io_slave_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rdata_fifo_src/cxl_io_slave_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rdata_fifo_src/cxl_io_slave_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cxl_io_slave_s0_agent_rdata_fifo.out} {cxl_io_slave_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {cxl_io_slave_s0_agent_rdata_fifo.out/cxl_io_slave_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_io_slave_s0_agent_rdata_fifo.out/cxl_io_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent_rdata_fifo.out/cxl_io_slave_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_io_slave_s0_agent_rdata_fifo.out/cxl_io_slave_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_io_slave_s0_agent_rdata_fifo.out/cxl_io_slave_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent_rdata_fifo.out/cxl_io_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent_rdata_fifo.out/cxl_io_slave_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_io_slave_s0_agent_rdata_fifo.out/cxl_io_slave_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_slave_s0_agent_rdata_fifo.out/cxl_io_slave_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_slave_s0_agent_rdata_fifo.out/cxl_io_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent_rdata_fifo.out/cxl_io_slave_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_io_slave_s0_agent_rdata_fifo.out/cxl_io_slave_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent_rdata_fifo.out/cxl_io_slave_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent_rdata_fifo.out/cxl_io_slave_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmd_mux_005.src} {cxl_io_slave_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_005.src/cxl_io_slave_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_005.src/cxl_io_slave_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_005.src/cxl_io_slave_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_005.src/cxl_io_slave_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_005.src/cxl_io_slave_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_005.src/cxl_io_slave_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_005.src/cxl_io_slave_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_005.src/cxl_io_slave_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_005.src/cxl_io_slave_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_005.src/cxl_io_slave_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_005.src/cxl_io_slave_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_005.src/cxl_io_slave_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_005.src/cxl_io_slave_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_005.src/cxl_io_slave_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux_005.src/cxl_io_slave_s0_agent.cp} {qsys_mm.command};add_connection {usr_avmm_hip_reconfig_slave_s0_agent.m0} {usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.m0/usr_avmm_hip_reconfig_slave_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {usr_avmm_hip_reconfig_slave_s0_agent.rf_source} {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rf_source/usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rf_source/usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rf_source/usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rf_source/usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rf_source/usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rf_source/usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rf_source/usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rf_source/usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rf_source/usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rf_source/usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rf_source/usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rf_source/usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rf_source/usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rf_source/usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.out} {usr_avmm_hip_reconfig_slave_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_src} {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_src/usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_src/usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_src/usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_src/usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_src/usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_src/usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_src/usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_src/usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_src/usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_src/usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_src/usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_src/usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_src/usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_src/usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.out} {usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.out/usr_avmm_hip_reconfig_slave_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cxl_io_master_m0_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {cxl_io_master_m0_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_io_master_m0_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_io_master_m0_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_io_master_m0_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_io_master_m0_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_io_master_m0_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_io_master_m0_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_io_master_m0_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_master_m0_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_master_m0_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_io_master_m0_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_io_master_m0_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_io_master_m0_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_io_master_m0_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cxl_io_master_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {debug_master_m0_agent.cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {debug_master_m0_agent.cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {debug_master_m0_agent.cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {debug_master_m0_agent.cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {debug_master_m0_agent.cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {debug_master_m0_agent.cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {debug_master_m0_agent.cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {debug_master_m0_agent.cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {debug_master_m0_agent.cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {debug_master_m0_agent.cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {debug_master_m0_agent.cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {debug_master_m0_agent.cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {debug_master_m0_agent.cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {debug_master_m0_agent.cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {debug_master_m0_agent.cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {debug_master_m0_agent.cp/router_001.sink} {qsys_mm.command};add_connection {afu_slave_s0_agent.rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {afu_slave_s0_agent.rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {afu_slave_s0_agent.rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {afu_slave_s0_agent.rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {afu_slave_s0_agent.rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {afu_slave_s0_agent.rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_slave_s0_agent.rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_slave_s0_agent.rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {afu_slave_s0_agent.rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {afu_slave_s0_agent.rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {afu_slave_s0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {bbs_slave_s0_agent.rp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {bbs_slave_s0_agent.rp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {bbs_slave_s0_agent.rp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {bbs_slave_s0_agent.rp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {bbs_slave_s0_agent.rp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {bbs_slave_s0_agent.rp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bbs_slave_s0_agent.rp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bbs_slave_s0_agent.rp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {bbs_slave_s0_agent.rp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {bbs_slave_s0_agent.rp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {bbs_slave_s0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmb2avst_slave_s0_agent.rp} {router_004.sink} {avalon_streaming};set_connection_parameter_value {cmb2avst_slave_s0_agent.rp/router_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rp/router_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rp/router_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmb2avst_slave_s0_agent.rp/router_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rp/router_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rp/router_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rp/router_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmb2avst_slave_s0_agent.rp/router_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmb2avst_slave_s0_agent.rp/router_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmb2avst_slave_s0_agent.rp/router_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rp/router_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmb2avst_slave_s0_agent.rp/router_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rp/router_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_agent.rp/router_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmb2avst_slave_s0_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {hip_reconfig_slave_s0_agent.rp} {router_005.sink} {avalon_streaming};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rp/router_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rp/router_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rp/router_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rp/router_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rp/router_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rp/router_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rp/router_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rp/router_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rp/router_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rp/router_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rp/router_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rp/router_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rp/router_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_agent.rp/router_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {hip_reconfig_slave_s0_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};set_connection_parameter_value {router_005.src/rsp_demux_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_005.src/rsp_demux_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_005.src/rsp_demux_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_005.src/rsp_demux_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_005.src/rsp_demux_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/rsp_demux_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/rsp_demux_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_005.src/rsp_demux_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {cxl_compliance_slave_s0_agent.rp} {router_006.sink} {avalon_streaming};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rp/router_006.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rp/router_006.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rp/router_006.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rp/router_006.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rp/router_006.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rp/router_006.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rp/router_006.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rp/router_006.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rp/router_006.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rp/router_006.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rp/router_006.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rp/router_006.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rp/router_006.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_compliance_slave_s0_agent.rp/router_006.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cxl_compliance_slave_s0_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};set_connection_parameter_value {router_006.src/rsp_demux_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_006.src/rsp_demux_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_006.src/rsp_demux_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_006.src/rsp_demux_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_006.src/rsp_demux_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/rsp_demux_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/rsp_demux_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_006.src/rsp_demux_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_006.src/rsp_demux_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {cxl_io_slave_s0_agent.rp} {router_007.sink} {avalon_streaming};set_connection_parameter_value {cxl_io_slave_s0_agent.rp/router_007.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_io_slave_s0_agent.rp/router_007.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rp/router_007.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_io_slave_s0_agent.rp/router_007.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_io_slave_s0_agent.rp/router_007.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rp/router_007.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rp/router_007.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_io_slave_s0_agent.rp/router_007.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_slave_s0_agent.rp/router_007.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_slave_s0_agent.rp/router_007.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rp/router_007.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_io_slave_s0_agent.rp/router_007.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rp/router_007.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_io_slave_s0_agent.rp/router_007.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cxl_io_slave_s0_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};set_connection_parameter_value {router_007.src/rsp_demux_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_007.src/rsp_demux_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_007.src/rsp_demux_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_007.src/rsp_demux_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_007.src/rsp_demux_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_007.src/rsp_demux_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_007.src/rsp_demux_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_007.src/rsp_demux_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {usr_avmm_hip_reconfig_slave_s0_agent.rp} {router_008.sink} {avalon_streaming};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rp/router_008.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rp/router_008.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rp/router_008.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rp/router_008.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rp/router_008.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rp/router_008.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rp/router_008.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rp/router_008.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rp/router_008.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rp/router_008.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rp/router_008.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rp/router_008.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rp/router_008.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_agent.rp/router_008.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {usr_avmm_hip_reconfig_slave_s0_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_006.sink} {avalon_streaming};set_connection_parameter_value {router_008.src/rsp_demux_006.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_008.src/rsp_demux_006.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_006.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_008.src/rsp_demux_006.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_008.src/rsp_demux_006.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_006.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_006.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_008.src/rsp_demux_006.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_008.src/rsp_demux_006.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_008.src/rsp_demux_006.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_006.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_008.src/rsp_demux_006.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_006.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_006.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_008.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router.src} {cxl_io_master_m0_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/cxl_io_master_m0_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/cxl_io_master_m0_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/cxl_io_master_m0_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/cxl_io_master_m0_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/cxl_io_master_m0_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/cxl_io_master_m0_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/cxl_io_master_m0_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/cxl_io_master_m0_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cxl_io_master_m0_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cxl_io_master_m0_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/cxl_io_master_m0_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/cxl_io_master_m0_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/cxl_io_master_m0_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/cxl_io_master_m0_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router.src/cxl_io_master_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {cxl_io_master_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cxl_io_master_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {cxl_io_master_m0_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/cxl_io_master_m0_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/cxl_io_master_m0_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/cxl_io_master_m0_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/cxl_io_master_m0_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/cxl_io_master_m0_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/cxl_io_master_m0_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/cxl_io_master_m0_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/cxl_io_master_m0_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/cxl_io_master_m0_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/cxl_io_master_m0_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/cxl_io_master_m0_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/cxl_io_master_m0_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/cxl_io_master_m0_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/cxl_io_master_m0_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux.src/cxl_io_master_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {cxl_io_master_m0_limiter.rsp_src} {cxl_io_master_m0_agent.rp} {avalon_streaming};set_connection_parameter_value {cxl_io_master_m0_limiter.rsp_src/cxl_io_master_m0_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_io_master_m0_limiter.rsp_src/cxl_io_master_m0_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.rsp_src/cxl_io_master_m0_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_io_master_m0_limiter.rsp_src/cxl_io_master_m0_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_io_master_m0_limiter.rsp_src/cxl_io_master_m0_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.rsp_src/cxl_io_master_m0_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.rsp_src/cxl_io_master_m0_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_io_master_m0_limiter.rsp_src/cxl_io_master_m0_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_master_m0_limiter.rsp_src/cxl_io_master_m0_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_master_m0_limiter.rsp_src/cxl_io_master_m0_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.rsp_src/cxl_io_master_m0_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_io_master_m0_limiter.rsp_src/cxl_io_master_m0_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.rsp_src/cxl_io_master_m0_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.rsp_src/cxl_io_master_m0_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cxl_io_master_m0_limiter.rsp_src/cxl_io_master_m0_agent.rp} {qsys_mm.response};add_connection {router_001.src} {debug_master_m0_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router_001.src/debug_master_m0_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/debug_master_m0_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/debug_master_m0_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/debug_master_m0_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/debug_master_m0_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/debug_master_m0_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/debug_master_m0_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/debug_master_m0_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/debug_master_m0_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/debug_master_m0_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/debug_master_m0_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/debug_master_m0_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/debug_master_m0_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/debug_master_m0_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_001.src/debug_master_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {debug_master_m0_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {debug_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {debug_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {debug_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {debug_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {debug_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {debug_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {debug_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {debug_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {debug_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {debug_master_m0_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/debug_master_m0_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/debug_master_m0_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/debug_master_m0_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/debug_master_m0_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/debug_master_m0_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/debug_master_m0_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/debug_master_m0_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/debug_master_m0_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/debug_master_m0_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/debug_master_m0_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/debug_master_m0_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/debug_master_m0_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/debug_master_m0_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/debug_master_m0_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux_001.src/debug_master_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {debug_master_m0_limiter.rsp_src} {debug_master_m0_agent.rp} {avalon_streaming};set_connection_parameter_value {debug_master_m0_limiter.rsp_src/debug_master_m0_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {debug_master_m0_limiter.rsp_src/debug_master_m0_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.rsp_src/debug_master_m0_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {debug_master_m0_limiter.rsp_src/debug_master_m0_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {debug_master_m0_limiter.rsp_src/debug_master_m0_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.rsp_src/debug_master_m0_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.rsp_src/debug_master_m0_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {debug_master_m0_limiter.rsp_src/debug_master_m0_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {debug_master_m0_limiter.rsp_src/debug_master_m0_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {debug_master_m0_limiter.rsp_src/debug_master_m0_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.rsp_src/debug_master_m0_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {debug_master_m0_limiter.rsp_src/debug_master_m0_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.rsp_src/debug_master_m0_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.rsp_src/debug_master_m0_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {debug_master_m0_limiter.rsp_src/debug_master_m0_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {afu_slave_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/afu_slave_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/afu_slave_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/afu_slave_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/afu_slave_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/afu_slave_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/afu_slave_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/afu_slave_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/afu_slave_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/afu_slave_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/afu_slave_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/afu_slave_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/afu_slave_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/afu_slave_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/afu_slave_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux.src/afu_slave_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {afu_slave_s0_burst_adapter.source0} {afu_slave_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {afu_slave_s0_burst_adapter.source0/afu_slave_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {afu_slave_s0_burst_adapter.source0/afu_slave_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {afu_slave_s0_burst_adapter.source0/afu_slave_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {afu_slave_s0_burst_adapter.source0/afu_slave_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {afu_slave_s0_burst_adapter.source0/afu_slave_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {afu_slave_s0_burst_adapter.source0/afu_slave_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {afu_slave_s0_burst_adapter.source0/afu_slave_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {afu_slave_s0_burst_adapter.source0/afu_slave_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_slave_s0_burst_adapter.source0/afu_slave_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_slave_s0_burst_adapter.source0/afu_slave_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {afu_slave_s0_burst_adapter.source0/afu_slave_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {afu_slave_s0_burst_adapter.source0/afu_slave_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {afu_slave_s0_burst_adapter.source0/afu_slave_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {afu_slave_s0_burst_adapter.source0/afu_slave_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {afu_slave_s0_burst_adapter.source0/afu_slave_s0_agent.cp} {qsys_mm.command};add_connection {cmd_mux_002.src} {cmb2avst_slave_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_002.src/cmb2avst_slave_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_002.src/cmb2avst_slave_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_002.src/cmb2avst_slave_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_002.src/cmb2avst_slave_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_002.src/cmb2avst_slave_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_002.src/cmb2avst_slave_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_002.src/cmb2avst_slave_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_002.src/cmb2avst_slave_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/cmb2avst_slave_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/cmb2avst_slave_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_002.src/cmb2avst_slave_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_002.src/cmb2avst_slave_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_002.src/cmb2avst_slave_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_002.src/cmb2avst_slave_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux_002.src/cmb2avst_slave_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmb2avst_slave_s0_burst_adapter.source0} {cmb2avst_slave_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmb2avst_slave_s0_burst_adapter.source0/cmb2avst_slave_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmb2avst_slave_s0_burst_adapter.source0/cmb2avst_slave_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_burst_adapter.source0/cmb2avst_slave_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmb2avst_slave_s0_burst_adapter.source0/cmb2avst_slave_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmb2avst_slave_s0_burst_adapter.source0/cmb2avst_slave_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_burst_adapter.source0/cmb2avst_slave_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_burst_adapter.source0/cmb2avst_slave_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmb2avst_slave_s0_burst_adapter.source0/cmb2avst_slave_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmb2avst_slave_s0_burst_adapter.source0/cmb2avst_slave_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmb2avst_slave_s0_burst_adapter.source0/cmb2avst_slave_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_burst_adapter.source0/cmb2avst_slave_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmb2avst_slave_s0_burst_adapter.source0/cmb2avst_slave_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_burst_adapter.source0/cmb2avst_slave_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_burst_adapter.source0/cmb2avst_slave_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmb2avst_slave_s0_burst_adapter.source0/cmb2avst_slave_s0_agent.cp} {qsys_mm.command};add_connection {cmd_mux_003.src} {hip_reconfig_slave_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_003.src/hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_003.src/hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_003.src/hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_003.src/hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_003.src/hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_003.src/hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_003.src/hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_003.src/hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_003.src/hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_003.src/hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_003.src/hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_003.src/hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux_003.src/hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {hip_reconfig_slave_s0_burst_adapter.source0} {hip_reconfig_slave_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {hip_reconfig_slave_s0_burst_adapter.source0/hip_reconfig_slave_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hip_reconfig_slave_s0_burst_adapter.source0/hip_reconfig_slave_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_burst_adapter.source0/hip_reconfig_slave_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hip_reconfig_slave_s0_burst_adapter.source0/hip_reconfig_slave_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hip_reconfig_slave_s0_burst_adapter.source0/hip_reconfig_slave_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_burst_adapter.source0/hip_reconfig_slave_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_burst_adapter.source0/hip_reconfig_slave_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hip_reconfig_slave_s0_burst_adapter.source0/hip_reconfig_slave_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_burst_adapter.source0/hip_reconfig_slave_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_burst_adapter.source0/hip_reconfig_slave_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_burst_adapter.source0/hip_reconfig_slave_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hip_reconfig_slave_s0_burst_adapter.source0/hip_reconfig_slave_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_burst_adapter.source0/hip_reconfig_slave_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_burst_adapter.source0/hip_reconfig_slave_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {hip_reconfig_slave_s0_burst_adapter.source0/hip_reconfig_slave_s0_agent.cp} {qsys_mm.command};add_connection {cmd_mux_006.src} {usr_avmm_hip_reconfig_slave_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_006.src/usr_avmm_hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_006.src/usr_avmm_hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_006.src/usr_avmm_hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_006.src/usr_avmm_hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_006.src/usr_avmm_hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_006.src/usr_avmm_hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_006.src/usr_avmm_hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_006.src/usr_avmm_hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_006.src/usr_avmm_hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_006.src/usr_avmm_hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_006.src/usr_avmm_hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_006.src/usr_avmm_hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_006.src/usr_avmm_hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_006.src/usr_avmm_hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux_006.src/usr_avmm_hip_reconfig_slave_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {usr_avmm_hip_reconfig_slave_s0_burst_adapter.source0} {usr_avmm_hip_reconfig_slave_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter.source0/usr_avmm_hip_reconfig_slave_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter.source0/usr_avmm_hip_reconfig_slave_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter.source0/usr_avmm_hip_reconfig_slave_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter.source0/usr_avmm_hip_reconfig_slave_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter.source0/usr_avmm_hip_reconfig_slave_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter.source0/usr_avmm_hip_reconfig_slave_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter.source0/usr_avmm_hip_reconfig_slave_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter.source0/usr_avmm_hip_reconfig_slave_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter.source0/usr_avmm_hip_reconfig_slave_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter.source0/usr_avmm_hip_reconfig_slave_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter.source0/usr_avmm_hip_reconfig_slave_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter.source0/usr_avmm_hip_reconfig_slave_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter.source0/usr_avmm_hip_reconfig_slave_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_burst_adapter.source0/usr_avmm_hip_reconfig_slave_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {usr_avmm_hip_reconfig_slave_s0_burst_adapter.source0/usr_avmm_hip_reconfig_slave_s0_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_005.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_005.sink0} {qsys_mm.command};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux_001.sink2} {avalon_streaming};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux_001.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux_001.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux_001.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux_001.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux_001.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux_001.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux_001.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux_001.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux_001.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux_001.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux_001.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux_001.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux_001.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux_001.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {cmd_demux.src0} {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src0/cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.src} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_demux.src2/cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src2/cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src2/cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src2/cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src2/cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src2/cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src2/cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src2/cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src2/cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src2/cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src2/cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src2/cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src2/cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.src} {cmd_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.src/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_demux.src3/cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src3/cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src3/cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src3/cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src3/cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src3/cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src3/cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src3/cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src3/cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src3/cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src3/cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src3/cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src3/cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src3/cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src3/cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src} {cmd_mux_003.sink0} {avalon_streaming};set_connection_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux_001.src0/debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.src} {cmd_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src1/debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src1/debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src1/debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src1/debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src1/debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src1/debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src1/debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src1/debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux_001.src1/debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src} {cmd_mux_003.sink1} {avalon_streaming};set_connection_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src3} {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src3/debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src3/debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src3/debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src3/debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src3/debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src3/debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src3/debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src3/debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux_001.src3/debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.src} {cmd_mux_006.sink0} {avalon_streaming};set_connection_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src0/afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src1} {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src1/bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src1/bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src1/bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src1/bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src1/bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src1/bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_001.src1/bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.src} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src0/cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src0/cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src0/cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src0/cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src0/cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src0/cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_002.src0/cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src} {rsp_mux.sink2} {avalon_streaming};set_connection_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {rsp_demux_003.src0/hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_003.src0/hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_003.src0/hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_003.src0/hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_003.src0/hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_003.src0/hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_003.src0/hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src} {rsp_mux.sink3} {avalon_streaming};set_connection_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.src/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {rsp_demux_003.src1/hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_003.src1/hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_003.src1/hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_003.src1/hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_003.src1/hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src1/hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src1/hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_003.src1/hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_003.src1/hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src} {rsp_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_006.src0} {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {rsp_demux_006.src0/usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_006.src0/usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_006.src0/usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_006.src0/usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_006.src0/usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_006.src0/usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_006.src0/usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_006.src0/usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_006.src0/usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_006.src0/usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src} {rsp_mux_001.sink3} {avalon_streaming};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.response};add_connection {cxl_io_master_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cxl_io_master_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {debug_master_m0_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};set_connection_parameter_value {debug_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {debug_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {debug_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {debug_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {debug_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {debug_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {debug_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {debug_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {debug_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cxl_io_master_m0_translator.reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {debug_master_m0_translator.reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {afu_slave_s0_translator.reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {bbs_slave_s0_translator.reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cmb2avst_slave_s0_translator.reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {hip_reconfig_slave_s0_translator.reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cxl_compliance_slave_s0_translator.reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cxl_io_slave_s0_translator.reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {usr_avmm_hip_reconfig_slave_s0_translator.reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cxl_io_master_m0_agent.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {debug_master_m0_agent.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {afu_slave_s0_agent.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {afu_slave_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {afu_slave_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {bbs_slave_s0_agent.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {bbs_slave_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cmb2avst_slave_s0_agent.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cmb2avst_slave_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cmb2avst_slave_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {hip_reconfig_slave_s0_agent.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {hip_reconfig_slave_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {hip_reconfig_slave_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cxl_compliance_slave_s0_agent.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cxl_compliance_slave_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cxl_io_slave_s0_agent.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cxl_io_slave_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cxl_io_slave_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {usr_avmm_hip_reconfig_slave_s0_agent.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cxl_io_master_m0_limiter.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {debug_master_m0_limiter.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {afu_slave_s0_burst_adapter.cr0_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cmb2avst_slave_s0_burst_adapter.cr0_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {hip_reconfig_slave_s0_burst_adapter.cr0_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {usr_avmm_hip_reconfig_slave_s0_burst_adapter.cr0_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.clk_reset} {reset};add_connection {cxl_io_master_m0_translator_reset_reset_bridge.out_reset} {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.clk_reset} {reset};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cxl_io_master_m0_translator.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {debug_master_m0_translator.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {afu_slave_s0_translator.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {bbs_slave_s0_translator.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cmb2avst_slave_s0_translator.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {hip_reconfig_slave_s0_translator.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cxl_compliance_slave_s0_translator.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cxl_io_slave_s0_translator.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {usr_avmm_hip_reconfig_slave_s0_translator.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cxl_io_master_m0_agent.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {debug_master_m0_agent.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {afu_slave_s0_agent.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {afu_slave_s0_agent_rsp_fifo.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {afu_slave_s0_agent_rdata_fifo.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {bbs_slave_s0_agent.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {bbs_slave_s0_agent_rsp_fifo.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cmb2avst_slave_s0_agent.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cmb2avst_slave_s0_agent_rsp_fifo.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cmb2avst_slave_s0_agent_rdata_fifo.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {hip_reconfig_slave_s0_agent.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {hip_reconfig_slave_s0_agent_rsp_fifo.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {hip_reconfig_slave_s0_agent_rdata_fifo.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cxl_compliance_slave_s0_agent.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cxl_compliance_slave_s0_agent_rsp_fifo.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cxl_io_slave_s0_agent.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cxl_io_slave_s0_agent_rsp_fifo.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cxl_io_slave_s0_agent_rdata_fifo.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {usr_avmm_hip_reconfig_slave_s0_agent.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cxl_io_master_m0_limiter.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {debug_master_m0_limiter.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {afu_slave_s0_burst_adapter.cr0} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cmb2avst_slave_s0_burst_adapter.cr0} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {hip_reconfig_slave_s0_burst_adapter.cr0} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {usr_avmm_hip_reconfig_slave_s0_burst_adapter.cr0} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {debug_master_m0_to_bbs_slave_s0_cmd_width_adapter.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {bbs_slave_s0_to_debug_master_m0_rsp_width_adapter.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter.clk} {clock};add_connection {interconnect_clock_in_out_clk_clock_bridge.out_clk} {cxl_io_master_m0_translator_reset_reset_bridge.clk} {clock};add_interface {cxl_io_master_m0} {avalon} {slave};set_interface_property {cxl_io_master_m0} {EXPORT_OF} {cxl_io_master_m0_translator.avalon_anti_master_0};add_interface {debug_master_m0} {avalon} {slave};set_interface_property {debug_master_m0} {EXPORT_OF} {debug_master_m0_translator.avalon_anti_master_0};add_interface {afu_slave_s0} {avalon} {master};set_interface_property {afu_slave_s0} {EXPORT_OF} {afu_slave_s0_translator.avalon_anti_slave_0};add_interface {bbs_slave_s0} {avalon} {master};set_interface_property {bbs_slave_s0} {EXPORT_OF} {bbs_slave_s0_translator.avalon_anti_slave_0};add_interface {cmb2avst_slave_s0} {avalon} {master};set_interface_property {cmb2avst_slave_s0} {EXPORT_OF} {cmb2avst_slave_s0_translator.avalon_anti_slave_0};add_interface {hip_reconfig_slave_s0} {avalon} {master};set_interface_property {hip_reconfig_slave_s0} {EXPORT_OF} {hip_reconfig_slave_s0_translator.avalon_anti_slave_0};add_interface {cxl_compliance_slave_s0} {avalon} {master};set_interface_property {cxl_compliance_slave_s0} {EXPORT_OF} {cxl_compliance_slave_s0_translator.avalon_anti_slave_0};add_interface {cxl_io_slave_s0} {avalon} {master};set_interface_property {cxl_io_slave_s0} {EXPORT_OF} {cxl_io_slave_s0_translator.avalon_anti_slave_0};add_interface {usr_avmm_hip_reconfig_slave_s0} {avalon} {master};set_interface_property {usr_avmm_hip_reconfig_slave_s0} {EXPORT_OF} {usr_avmm_hip_reconfig_slave_s0_translator.avalon_anti_slave_0};add_interface {cxl_io_master_m0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cxl_io_master_m0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {cxl_io_master_m0_translator_reset_reset_bridge.in_reset};add_interface {interconnect_clock_in_out_clk} {clock} {slave};set_interface_property {interconnect_clock_in_out_clk} {EXPORT_OF} {interconnect_clock_in_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.afu_slave.s0} {0};set_module_assignment {interconnect_id.bbs_slave.s0} {1};set_module_assignment {interconnect_id.cmb2avst_slave.s0} {2};set_module_assignment {interconnect_id.cxl_compliance_slave.s0} {3};set_module_assignment {interconnect_id.cxl_io_master.m0} {0};set_module_assignment {interconnect_id.cxl_io_slave.s0} {4};set_module_assignment {interconnect_id.debug_master.m0} {1};set_module_assignment {interconnect_id.hip_reconfig_slave.s0} {5};set_module_assignment {interconnect_id.usr_avmm_hip_reconfig_slave.s0} {6};" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_mm_interconnect_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_mm_interconnect_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy"
     as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa"</message>
  </messages>
 </entity>
 <entity
   kind="mm_ccb_st_dc_fifo"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea">
  <parameter name="FIFO_DEPTH" value="4" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="USE_SPACE_AVAIL_IF" value="0" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="PIPELINE_POINTERS" value="0" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="108" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="RD_SYNC_DEPTH" value="2" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="WR_SYNC_DEPTH" value="2" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni"
     as="my_altera_avalon_dc_fifo_cmd_fifo" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy"</message>
  </messages>
 </entity>
 <entity
   kind="mm_ccb_st_dc_fifo"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa">
  <parameter name="FIFO_DEPTH" value="4" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="USE_SPACE_AVAIL_IF" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="PIPELINE_POINTERS" value="0" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="64" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="RD_SYNC_DEPTH" value="3" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="WR_SYNC_DEPTH" value="3" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni"
     as="my_altera_avalon_dc_fifo_rsp_fifo" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_master_translator_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_master_translator_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="cxl_io_master_m0_translator,debug_master_m0_translator" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki">
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_slave_translator_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_slave_translator_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="afu_slave_s0_translator,bbs_slave_s0_translator,cmb2avst_slave_s0_translator,hip_reconfig_slave_s0_translator,cxl_compliance_slave_s0_translator,cxl_io_slave_s0_translator,usr_avmm_hip_reconfig_slave_s0_translator" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="19.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq">
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_master_agent_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_master_agent_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="cxl_io_master_m0_agent,debug_master_m0_agent" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="19.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri">
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_slave_agent_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_slave_agent_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="afu_slave_s0_agent,bbs_slave_s0_agent,cmb2avst_slave_s0_agent,hip_reconfig_slave_s0_agent,cxl_compliance_slave_s0_agent,cxl_io_slave_s0_agent,usr_avmm_hip_reconfig_slave_s0_agent" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter
     name="START_ADDRESS"
     value="0x80000000,0x81000000,0x82000000,0x91000000,0xca000000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:00010:0x80000000:0x81000000:both:1:0:0:1,0:00001:0x81000000:0x82000000:both:1:0:0:1,3:10000:0x82000000:0x83000000:both:1:0:0:1,5:01000:0x91000000:0x92000000:both:1:0:0:1,2:00100:0xca000000:0xcb000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="129" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="127" />
  <parameter name="CHANNEL_ID" value="00010,00001,10000,01000,00100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="133" />
  <parameter
     name="END_ADDRESS"
     value="0x81000000,0x82000000,0x83000000,0x92000000,0xcb000000" />
  <parameter name="PKT_PROTECTION_L" value="131" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0,3,5,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="router" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter
     name="START_ADDRESS"
     value="0x80000000,0x90000000,0x91000000,0xc0000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:0001:0x80000000:0x81000000:both:1:0:0:1,6:1000:0x90000000:0x91000000:both:1:0:0:1,5:0010:0x91000000:0x92000000:both:1:0:0:1,4:0100:0xc0000000:0xc1000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="91" />
  <parameter name="CHANNEL_ID" value="0001,1000,0010,0100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter
     name="END_ADDRESS"
     value="0x81000000,0x91000000,0x92000000,0xc1000000" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,6,5,4" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="router_001" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="91" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="router_002,router_004" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="129" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="127" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="133" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="131" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="router_003" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="44" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="40" />
  <parameter name="PKT_DEST_ID_H" value="66" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="64" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="89" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="70" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="68" />
  <parameter name="PKT_TRANS_WRITE" value="43" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="router_005" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="129" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="127" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="133" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="131" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="router_006" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="1:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="91" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="router_007" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="44" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="1:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="40" />
  <parameter name="PKT_DEST_ID_H" value="66" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="64" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="89" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="70" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="68" />
  <parameter name="PKT_TRANS_WRITE" value="43" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="router_008" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_traffic_limiter_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_traffic_limiter_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="cxl_io_master_m0_limiter,debug_master_m0_limiter" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.2.3"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="68" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="afu_slave_s0_burst_adapter,cmb2avst_slave_s0_burst_adapter" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.2.3"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="41" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="hip_reconfig_slave_s0_burst_adapter,usr_avmm_hip_reconfig_slave_s0_burst_adapter" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="7" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="7" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="cmd_demux_001" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="cmd_mux,cmd_mux_002,cmd_mux_005" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="cmd_mux_001" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="89" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="45" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="cmd_mux_003" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="cmd_mux_004" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="89" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="45" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="cmd_mux_006" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="rsp_demux,rsp_demux_002,rsp_demux_005" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="rsp_demux_001" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="89" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="rsp_demux_003" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="rsp_demux_004" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="89" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="rsp_demux_006" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="152" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="rsp_mux_001" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.2.0"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="106" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="104" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="142" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="140" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter,cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter,bbs_slave_s0_to_debug_master_m0_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.2.0"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="79" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="77" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="142" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="140" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.2.0"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="142" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="140" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="106" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="104" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="debug_master_m0_to_bbs_slave_s0_cmd_width_adapter,afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter,cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.2.0"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="79" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="77" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="106" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="104" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter,debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.2.0"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="142" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="140" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="79" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(151) domain(150:149) snoop(148:145) barrier(144:143) ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:127) src_id(126:124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="77" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.2.0"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="106" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="104" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="79" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(115) domain(114:113) snoop(112:109) barrier(108:107) ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:91) src_id(90:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(88) domain(87:86) snoop(85:82) barrier(81:80) ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="77" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter,usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa"</message>
  </messages>
 </entity>
 <entity
   kind="st_dc_fifo"
   version="19.4.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/st_dc_fifo_1941/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/st_dc_fifo_1941/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea"
     as="my_altera_avalon_dc_fifo_cmd_fifo" />
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa"
     as="my_altera_avalon_dc_fifo_rsp_fifo" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter_altera_avalon_sc_fifo"
   version="19.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq">
  <parameter name="FIFO_DEPTH" value="11" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="5" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_traffic_limiter_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_traffic_limiter_191/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.3.1"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y"
     as="afu_slave_s0_agent_rsp_fifo,afu_slave_s0_agent_rdata_fifo,bbs_slave_s0_agent_rsp_fifo,cmb2avst_slave_s0_agent_rsp_fifo,cmb2avst_slave_s0_agent_rdata_fifo,hip_reconfig_slave_s0_agent_rsp_fifo,hip_reconfig_slave_s0_agent_rdata_fifo,cxl_compliance_slave_s0_agent_rsp_fifo,cxl_io_slave_s0_agent_rsp_fifo,cxl_io_slave_s0_agent_rdata_fifo,usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo,usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo" />
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage"
   version="19.2.3"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="116" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="7" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage"
   version="19.2.3"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="89" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="7" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga"</message>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_pipeline_stage"
   version="19.2.0"
   name="intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq">
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_avalon_st_pipeline_stage_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_avalon_st_pipeline_stage_1920/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li"
     as="my_altera_avalon_st_pipeline_stage" />
  <instantiator
     instantiator="intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="intel_rtile_cxl_top_cxltyp3_ed">"Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
</deploy>
