{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733040760528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733040760528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 13:42:40 2024 " "Processing started: Sun Dec 01 13:42:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733040760528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040760528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040760528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733040760872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733040760872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_x_1_mux_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8_x_1_mux_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8x1_16bit-beh " "Found design unit 1: mux_8x1_16bit-beh" {  } { { "8_X_1_Mux_16_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/8_X_1_Mux_16_Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_16bit " "Found entity 1: mux_8x1_16bit" {  } { { "8_X_1_Mux_16_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/8_X_1_Mux_16_Bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040766907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preprocessing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file preprocessing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preprocessing-behav " "Found design unit 1: preprocessing-behav" {  } { { "preprocessing.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/preprocessing.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""} { "Info" "ISGN_ENTITY_NAME" "1 preprocessing " "Found entity 1: preprocessing" {  } { { "preprocessing.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/preprocessing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040766907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "postprocessing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file postprocessing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 postprocessing-behav " "Found design unit 1: postprocessing-behav" {  } { { "postprocessing.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/postprocessing.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""} { "Info" "ISGN_ENTITY_NAME" "1 postprocessing " "Found entity 1: postprocessing" {  } { { "postprocessing.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/postprocessing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040766907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_16-str " "Found design unit 1: OR_16-str" {  } { { "Or_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/Or_16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_16 " "Found entity 1: OR_16" {  } { { "Or_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/Or_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040766907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone_node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kogge_stone_node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kogge_stone_node-struct " "Found design unit 1: kogge_stone_node-struct" {  } { { "kogge_stone_node.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/kogge_stone_node.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""} { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone_node " "Found entity 1: kogge_stone_node" {  } { { "kogge_stone_node.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/kogge_stone_node.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040766907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone_adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kogge_stone_adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kogge_stone_adder_subtractor-str " "Found design unit 1: kogge_stone_adder_subtractor-str" {  } { { "Kogge_stone_adder_subtractor.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/Kogge_stone_adder_subtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""} { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone_adder_subtractor " "Found entity 1: kogge_stone_adder_subtractor" {  } { { "Kogge_stone_adder_subtractor.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/Kogge_stone_adder_subtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040766907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kogge_stone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kogge_stone-behav " "Found design unit 1: kogge_stone-behav" {  } { { "kogge_stone.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/kogge_stone.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""} { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone " "Found entity 1: kogge_stone" {  } { { "kogge_stone.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/kogge_stone.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040766907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imp_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imp_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMP_16-str " "Found design unit 1: IMP_16-str" {  } { { "Imp_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/Imp_16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMP_16 " "Found entity 1: IMP_16" {  } { { "Imp_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/Imp_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040766907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-struct " "Found design unit 1: Full_Adder-struct" {  } { { "Full_Adder.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/Full_Adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/Full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040766907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_multiplier_node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file array_multiplier_node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Array_Multiplier_Node-struct1 " "Found design unit 1: Array_Multiplier_Node-struct1" {  } { { "Array_Multiplier_Node.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/Array_Multiplier_Node.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""} { "Info" "ISGN_ENTITY_NAME" "1 Array_Multiplier_Node " "Found entity 1: Array_Multiplier_Node" {  } { { "Array_Multiplier_Node.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/Array_Multiplier_Node.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040766907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file array_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Array_Multiplier-Struct2 " "Found design unit 1: Array_Multiplier-Struct2" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/Array_Multiplier.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""} { "Info" "ISGN_ENTITY_NAME" "1 Array_Multiplier " "Found entity 1: Array_Multiplier" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/Array_Multiplier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040766907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_16-str " "Found design unit 1: AND_16-str" {  } { { "And_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/And_16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_16 " "Found entity 1: AND_16" {  } { { "And_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/And_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040766907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-str " "Found design unit 1: ALU-str" {  } { { "ALU.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040766907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_testbench-str " "Found design unit 1: ALU_testbench-str" {  } { { "ALU_testbench.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/ALU_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766923 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_testbench " "Found entity 1: ALU_testbench" {  } { { "ALU_testbench.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/ALU_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733040766923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040766923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733040766939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kogge_stone_adder_subtractor kogge_stone_adder_subtractor:adder " "Elaborating entity \"kogge_stone_adder_subtractor\" for hierarchy \"kogge_stone_adder_subtractor:adder\"" {  } { { "ALU.vhd" "adder" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/ALU.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733040766939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kogge_stone kogge_stone_adder_subtractor:adder\|kogge_stone:kogge " "Elaborating entity \"kogge_stone\" for hierarchy \"kogge_stone_adder_subtractor:adder\|kogge_stone:kogge\"" {  } { { "Kogge_stone_adder_subtractor.vhd" "kogge" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/Kogge_stone_adder_subtractor.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733040766939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preprocessing kogge_stone_adder_subtractor:adder\|kogge_stone:kogge\|preprocessing:inst1 " "Elaborating entity \"preprocessing\" for hierarchy \"kogge_stone_adder_subtractor:adder\|kogge_stone:kogge\|preprocessing:inst1\"" {  } { { "kogge_stone.vhd" "inst1" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/kogge_stone.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733040766939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kogge_stone_node kogge_stone_adder_subtractor:adder\|kogge_stone:kogge\|kogge_stone_node:\\inst4:1:inst4a " "Elaborating entity \"kogge_stone_node\" for hierarchy \"kogge_stone_adder_subtractor:adder\|kogge_stone:kogge\|kogge_stone_node:\\inst4:1:inst4a\"" {  } { { "kogge_stone.vhd" "\\inst4:1:inst4a" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/kogge_stone.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733040766939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "postprocessing kogge_stone_adder_subtractor:adder\|kogge_stone:kogge\|postprocessing:inst8 " "Elaborating entity \"postprocessing\" for hierarchy \"kogge_stone_adder_subtractor:adder\|kogge_stone:kogge\|postprocessing:inst8\"" {  } { { "kogge_stone.vhd" "inst8" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/kogge_stone.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733040766954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Array_Multiplier Array_Multiplier:multiplier " "Elaborating entity \"Array_Multiplier\" for hierarchy \"Array_Multiplier:multiplier\"" {  } { { "ALU.vhd" "multiplier" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/ALU.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733040766954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Array_Multiplier_Node Array_Multiplier:multiplier\|Array_Multiplier_Node:Node1_1 " "Elaborating entity \"Array_Multiplier_Node\" for hierarchy \"Array_Multiplier:multiplier\|Array_Multiplier_Node:Node1_1\"" {  } { { "Array_Multiplier.vhd" "Node1_1" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/Array_Multiplier.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733040766954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Array_Multiplier:multiplier\|Array_Multiplier_Node:Node1_1\|Full_Adder:instFA " "Elaborating entity \"Full_Adder\" for hierarchy \"Array_Multiplier:multiplier\|Array_Multiplier_Node:Node1_1\|Full_Adder:instFA\"" {  } { { "Array_Multiplier_Node.vhd" "instFA" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/Array_Multiplier_Node.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733040766954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_16 OR_16:or16 " "Elaborating entity \"OR_16\" for hierarchy \"OR_16:or16\"" {  } { { "ALU.vhd" "or16" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/ALU.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733040766954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_16 AND_16:and16 " "Elaborating entity \"AND_16\" for hierarchy \"AND_16:and16\"" {  } { { "ALU.vhd" "and16" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/ALU.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733040766954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMP_16 IMP_16:imp16 " "Elaborating entity \"IMP_16\" for hierarchy \"IMP_16:imp16\"" {  } { { "ALU.vhd" "imp16" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/ALU.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733040766954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_16bit mux_8x1_16bit:mux " "Elaborating entity \"mux_8x1_16bit\" for hierarchy \"mux_8x1_16bit:mux\"" {  } { { "ALU.vhd" "mux" { Text "E:/Semester_3/Digital Systems/Project_Part_B/ALU/ALU.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733040766954 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733040767454 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733040767923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733040767923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "271 " "Implemented 271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733040767939 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733040767939 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733040767939 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733040767939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733040767954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 13:42:47 2024 " "Processing ended: Sun Dec 01 13:42:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733040767954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733040767954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733040767954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733040767954 ""}
