
Tarea_3_Taller_5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1e8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000948  0800b388  0800b388  0001b388  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bcd0  0800bcd0  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800bcd0  0800bcd0  0001bcd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bcd8  0800bcd8  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bcd8  0800bcd8  0001bcd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bcdc  0800bcdc  0001bcdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800bce0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b0  200001d4  0800beb4  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000684  0800beb4  00020684  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f025  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002209  00000000  00000000  0002f26c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ea8  00000000  00000000  00031478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b75  00000000  00000000  00032320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001869d  00000000  00000000  00032e95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fc9f  00000000  00000000  0004b532  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009bec7  00000000  00000000  0005b1d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000054c0  00000000  00000000  000f7098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000fc558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b370 	.word	0x0800b370

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	0800b370 	.word	0x0800b370

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ccc:	f000 b9a6 	b.w	800101c <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9e08      	ldr	r6, [sp, #32]
 8000d5a:	460d      	mov	r5, r1
 8000d5c:	4604      	mov	r4, r0
 8000d5e:	460f      	mov	r7, r1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d14a      	bne.n	8000dfa <__udivmoddi4+0xa6>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4694      	mov	ip, r2
 8000d68:	d965      	bls.n	8000e36 <__udivmoddi4+0xe2>
 8000d6a:	fab2 f382 	clz	r3, r2
 8000d6e:	b143      	cbz	r3, 8000d82 <__udivmoddi4+0x2e>
 8000d70:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d74:	f1c3 0220 	rsb	r2, r3, #32
 8000d78:	409f      	lsls	r7, r3
 8000d7a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d7e:	4317      	orrs	r7, r2
 8000d80:	409c      	lsls	r4, r3
 8000d82:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d86:	fa1f f58c 	uxth.w	r5, ip
 8000d8a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d8e:	0c22      	lsrs	r2, r4, #16
 8000d90:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d94:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d98:	fb01 f005 	mul.w	r0, r1, r5
 8000d9c:	4290      	cmp	r0, r2
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x62>
 8000da0:	eb1c 0202 	adds.w	r2, ip, r2
 8000da4:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000da8:	f080 811c 	bcs.w	8000fe4 <__udivmoddi4+0x290>
 8000dac:	4290      	cmp	r0, r2
 8000dae:	f240 8119 	bls.w	8000fe4 <__udivmoddi4+0x290>
 8000db2:	3902      	subs	r1, #2
 8000db4:	4462      	add	r2, ip
 8000db6:	1a12      	subs	r2, r2, r0
 8000db8:	b2a4      	uxth	r4, r4
 8000dba:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dbe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dc6:	fb00 f505 	mul.w	r5, r0, r5
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	d90a      	bls.n	8000de4 <__udivmoddi4+0x90>
 8000dce:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dd6:	f080 8107 	bcs.w	8000fe8 <__udivmoddi4+0x294>
 8000dda:	42a5      	cmp	r5, r4
 8000ddc:	f240 8104 	bls.w	8000fe8 <__udivmoddi4+0x294>
 8000de0:	4464      	add	r4, ip
 8000de2:	3802      	subs	r0, #2
 8000de4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000de8:	1b64      	subs	r4, r4, r5
 8000dea:	2100      	movs	r1, #0
 8000dec:	b11e      	cbz	r6, 8000df6 <__udivmoddi4+0xa2>
 8000dee:	40dc      	lsrs	r4, r3
 8000df0:	2300      	movs	r3, #0
 8000df2:	e9c6 4300 	strd	r4, r3, [r6]
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0xbc>
 8000dfe:	2e00      	cmp	r6, #0
 8000e00:	f000 80ed 	beq.w	8000fde <__udivmoddi4+0x28a>
 8000e04:	2100      	movs	r1, #0
 8000e06:	e9c6 0500 	strd	r0, r5, [r6]
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e10:	fab3 f183 	clz	r1, r3
 8000e14:	2900      	cmp	r1, #0
 8000e16:	d149      	bne.n	8000eac <__udivmoddi4+0x158>
 8000e18:	42ab      	cmp	r3, r5
 8000e1a:	d302      	bcc.n	8000e22 <__udivmoddi4+0xce>
 8000e1c:	4282      	cmp	r2, r0
 8000e1e:	f200 80f8 	bhi.w	8001012 <__udivmoddi4+0x2be>
 8000e22:	1a84      	subs	r4, r0, r2
 8000e24:	eb65 0203 	sbc.w	r2, r5, r3
 8000e28:	2001      	movs	r0, #1
 8000e2a:	4617      	mov	r7, r2
 8000e2c:	2e00      	cmp	r6, #0
 8000e2e:	d0e2      	beq.n	8000df6 <__udivmoddi4+0xa2>
 8000e30:	e9c6 4700 	strd	r4, r7, [r6]
 8000e34:	e7df      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e36:	b902      	cbnz	r2, 8000e3a <__udivmoddi4+0xe6>
 8000e38:	deff      	udf	#255	; 0xff
 8000e3a:	fab2 f382 	clz	r3, r2
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	f040 8090 	bne.w	8000f64 <__udivmoddi4+0x210>
 8000e44:	1a8a      	subs	r2, r1, r2
 8000e46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4a:	fa1f fe8c 	uxth.w	lr, ip
 8000e4e:	2101      	movs	r1, #1
 8000e50:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e54:	fb07 2015 	mls	r0, r7, r5, r2
 8000e58:	0c22      	lsrs	r2, r4, #16
 8000e5a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e5e:	fb0e f005 	mul.w	r0, lr, r5
 8000e62:	4290      	cmp	r0, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x124>
 8000e66:	eb1c 0202 	adds.w	r2, ip, r2
 8000e6a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x122>
 8000e70:	4290      	cmp	r0, r2
 8000e72:	f200 80cb 	bhi.w	800100c <__udivmoddi4+0x2b8>
 8000e76:	4645      	mov	r5, r8
 8000e78:	1a12      	subs	r2, r2, r0
 8000e7a:	b2a4      	uxth	r4, r4
 8000e7c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e80:	fb07 2210 	mls	r2, r7, r0, r2
 8000e84:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e88:	fb0e fe00 	mul.w	lr, lr, r0
 8000e8c:	45a6      	cmp	lr, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x14e>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e98:	d202      	bcs.n	8000ea0 <__udivmoddi4+0x14c>
 8000e9a:	45a6      	cmp	lr, r4
 8000e9c:	f200 80bb 	bhi.w	8001016 <__udivmoddi4+0x2c2>
 8000ea0:	4610      	mov	r0, r2
 8000ea2:	eba4 040e 	sub.w	r4, r4, lr
 8000ea6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eaa:	e79f      	b.n	8000dec <__udivmoddi4+0x98>
 8000eac:	f1c1 0720 	rsb	r7, r1, #32
 8000eb0:	408b      	lsls	r3, r1
 8000eb2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eb6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eba:	fa05 f401 	lsl.w	r4, r5, r1
 8000ebe:	fa20 f307 	lsr.w	r3, r0, r7
 8000ec2:	40fd      	lsrs	r5, r7
 8000ec4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec8:	4323      	orrs	r3, r4
 8000eca:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ece:	fa1f fe8c 	uxth.w	lr, ip
 8000ed2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ed6:	0c1c      	lsrs	r4, r3, #16
 8000ed8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000edc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ee0:	42a5      	cmp	r5, r4
 8000ee2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eea:	d90b      	bls.n	8000f04 <__udivmoddi4+0x1b0>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ef4:	f080 8088 	bcs.w	8001008 <__udivmoddi4+0x2b4>
 8000ef8:	42a5      	cmp	r5, r4
 8000efa:	f240 8085 	bls.w	8001008 <__udivmoddi4+0x2b4>
 8000efe:	f1a8 0802 	sub.w	r8, r8, #2
 8000f02:	4464      	add	r4, ip
 8000f04:	1b64      	subs	r4, r4, r5
 8000f06:	b29d      	uxth	r5, r3
 8000f08:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f0c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f10:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f14:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f18:	45a6      	cmp	lr, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x1da>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000f24:	d26c      	bcs.n	8001000 <__udivmoddi4+0x2ac>
 8000f26:	45a6      	cmp	lr, r4
 8000f28:	d96a      	bls.n	8001000 <__udivmoddi4+0x2ac>
 8000f2a:	3b02      	subs	r3, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f32:	fba3 9502 	umull	r9, r5, r3, r2
 8000f36:	eba4 040e 	sub.w	r4, r4, lr
 8000f3a:	42ac      	cmp	r4, r5
 8000f3c:	46c8      	mov	r8, r9
 8000f3e:	46ae      	mov	lr, r5
 8000f40:	d356      	bcc.n	8000ff0 <__udivmoddi4+0x29c>
 8000f42:	d053      	beq.n	8000fec <__udivmoddi4+0x298>
 8000f44:	b156      	cbz	r6, 8000f5c <__udivmoddi4+0x208>
 8000f46:	ebb0 0208 	subs.w	r2, r0, r8
 8000f4a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f4e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f52:	40ca      	lsrs	r2, r1
 8000f54:	40cc      	lsrs	r4, r1
 8000f56:	4317      	orrs	r7, r2
 8000f58:	e9c6 7400 	strd	r7, r4, [r6]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	2100      	movs	r1, #0
 8000f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f64:	f1c3 0120 	rsb	r1, r3, #32
 8000f68:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f6c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f70:	fa25 f101 	lsr.w	r1, r5, r1
 8000f74:	409d      	lsls	r5, r3
 8000f76:	432a      	orrs	r2, r5
 8000f78:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f7c:	fa1f fe8c 	uxth.w	lr, ip
 8000f80:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f84:	fb07 1510 	mls	r5, r7, r0, r1
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f8e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f92:	428d      	cmp	r5, r1
 8000f94:	fa04 f403 	lsl.w	r4, r4, r3
 8000f98:	d908      	bls.n	8000fac <__udivmoddi4+0x258>
 8000f9a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f9e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000fa2:	d22f      	bcs.n	8001004 <__udivmoddi4+0x2b0>
 8000fa4:	428d      	cmp	r5, r1
 8000fa6:	d92d      	bls.n	8001004 <__udivmoddi4+0x2b0>
 8000fa8:	3802      	subs	r0, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	1b49      	subs	r1, r1, r5
 8000fae:	b292      	uxth	r2, r2
 8000fb0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fb4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fb8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fbc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fc0:	4291      	cmp	r1, r2
 8000fc2:	d908      	bls.n	8000fd6 <__udivmoddi4+0x282>
 8000fc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fc8:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000fcc:	d216      	bcs.n	8000ffc <__udivmoddi4+0x2a8>
 8000fce:	4291      	cmp	r1, r2
 8000fd0:	d914      	bls.n	8000ffc <__udivmoddi4+0x2a8>
 8000fd2:	3d02      	subs	r5, #2
 8000fd4:	4462      	add	r2, ip
 8000fd6:	1a52      	subs	r2, r2, r1
 8000fd8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fdc:	e738      	b.n	8000e50 <__udivmoddi4+0xfc>
 8000fde:	4631      	mov	r1, r6
 8000fe0:	4630      	mov	r0, r6
 8000fe2:	e708      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000fe4:	4639      	mov	r1, r7
 8000fe6:	e6e6      	b.n	8000db6 <__udivmoddi4+0x62>
 8000fe8:	4610      	mov	r0, r2
 8000fea:	e6fb      	b.n	8000de4 <__udivmoddi4+0x90>
 8000fec:	4548      	cmp	r0, r9
 8000fee:	d2a9      	bcs.n	8000f44 <__udivmoddi4+0x1f0>
 8000ff0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ff4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ff8:	3b01      	subs	r3, #1
 8000ffa:	e7a3      	b.n	8000f44 <__udivmoddi4+0x1f0>
 8000ffc:	4645      	mov	r5, r8
 8000ffe:	e7ea      	b.n	8000fd6 <__udivmoddi4+0x282>
 8001000:	462b      	mov	r3, r5
 8001002:	e794      	b.n	8000f2e <__udivmoddi4+0x1da>
 8001004:	4640      	mov	r0, r8
 8001006:	e7d1      	b.n	8000fac <__udivmoddi4+0x258>
 8001008:	46d0      	mov	r8, sl
 800100a:	e77b      	b.n	8000f04 <__udivmoddi4+0x1b0>
 800100c:	3d02      	subs	r5, #2
 800100e:	4462      	add	r2, ip
 8001010:	e732      	b.n	8000e78 <__udivmoddi4+0x124>
 8001012:	4608      	mov	r0, r1
 8001014:	e70a      	b.n	8000e2c <__udivmoddi4+0xd8>
 8001016:	4464      	add	r4, ip
 8001018:	3802      	subs	r0, #2
 800101a:	e742      	b.n	8000ea2 <__udivmoddi4+0x14e>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001028:	1d39      	adds	r1, r7, #4
 800102a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800102e:	2201      	movs	r2, #1
 8001030:	4803      	ldr	r0, [pc, #12]	; (8001040 <__io_putchar+0x20>)
 8001032:	f004 fe49 	bl	8005cc8 <HAL_UART_Transmit>
	return ch;
 8001036:	687b      	ldr	r3, [r7, #4]
}
 8001038:	4618      	mov	r0, r3
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	200003b4 	.word	0x200003b4

08001044 <mostrar_menu_principal>:
// TODO: estudiar r que las cosas estan asi


void mostrar_menu_principal(void) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
	const char* menu =
 800104a:	4b04      	ldr	r3, [pc, #16]	; (800105c <mostrar_menu_principal+0x18>)
 800104c:	607b      	str	r3, [r7, #4]
			"\r\n=== Analizador BJT ===\r\n"
			"Comandos disponibles:\r\n"
			"1. bjt - Entrar al men de configuracin BJT\r\n"
			"2. ayuda - Mostrar este men\r\n"
			"\r\n> ";
	printf(menu);
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f007 fabe 	bl	80085d0 <iprintf>
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	0800b3c4 	.word	0x0800b3c4

08001060 <mostrar_config_bjt>:

void mostrar_config_bjt(void) {
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
	printf("\r\n--- CONFIGURACIN BJT ---\r\n");
 8001064:	482c      	ldr	r0, [pc, #176]	; (8001118 <mostrar_config_bjt+0xb8>)
 8001066:	f007 fb19 	bl	800869c <puts>
	printf("Modo      : %s\r\n", (g_config.modo == BJT_MODO_ICVB) ? "Ic vs Vb" : "Ic vs Vc");
 800106a:	4b2c      	ldr	r3, [pc, #176]	; (800111c <mostrar_config_bjt+0xbc>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d101      	bne.n	8001076 <mostrar_config_bjt+0x16>
 8001072:	4b2b      	ldr	r3, [pc, #172]	; (8001120 <mostrar_config_bjt+0xc0>)
 8001074:	e000      	b.n	8001078 <mostrar_config_bjt+0x18>
 8001076:	4b2b      	ldr	r3, [pc, #172]	; (8001124 <mostrar_config_bjt+0xc4>)
 8001078:	4619      	mov	r1, r3
 800107a:	482b      	ldr	r0, [pc, #172]	; (8001128 <mostrar_config_bjt+0xc8>)
 800107c:	f007 faa8 	bl	80085d0 <iprintf>
	printf("Vb fijo   : %.1f mV\r\n", g_config.vb_fijo_mv);
 8001080:	4b26      	ldr	r3, [pc, #152]	; (800111c <mostrar_config_bjt+0xbc>)
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff fa77 	bl	8000578 <__aeabi_f2d>
 800108a:	4602      	mov	r2, r0
 800108c:	460b      	mov	r3, r1
 800108e:	4827      	ldr	r0, [pc, #156]	; (800112c <mostrar_config_bjt+0xcc>)
 8001090:	f007 fa9e 	bl	80085d0 <iprintf>
	printf("Vc fijo   : %.1f mV\r\n", g_config.vc_fijo_mv);
 8001094:	4b21      	ldr	r3, [pc, #132]	; (800111c <mostrar_config_bjt+0xbc>)
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff fa6d 	bl	8000578 <__aeabi_f2d>
 800109e:	4602      	mov	r2, r0
 80010a0:	460b      	mov	r3, r1
 80010a2:	4823      	ldr	r0, [pc, #140]	; (8001130 <mostrar_config_bjt+0xd0>)
 80010a4:	f007 fa94 	bl	80085d0 <iprintf>
	printf("Inicio    : %.1f mV\r\n", g_config.v_inicio_mv);
 80010a8:	4b1c      	ldr	r3, [pc, #112]	; (800111c <mostrar_config_bjt+0xbc>)
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff fa63 	bl	8000578 <__aeabi_f2d>
 80010b2:	4602      	mov	r2, r0
 80010b4:	460b      	mov	r3, r1
 80010b6:	481f      	ldr	r0, [pc, #124]	; (8001134 <mostrar_config_bjt+0xd4>)
 80010b8:	f007 fa8a 	bl	80085d0 <iprintf>
	printf("Fin       : %.1f mV\r\n", g_config.v_fin_mv);
 80010bc:	4b17      	ldr	r3, [pc, #92]	; (800111c <mostrar_config_bjt+0xbc>)
 80010be:	691b      	ldr	r3, [r3, #16]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff fa59 	bl	8000578 <__aeabi_f2d>
 80010c6:	4602      	mov	r2, r0
 80010c8:	460b      	mov	r3, r1
 80010ca:	481b      	ldr	r0, [pc, #108]	; (8001138 <mostrar_config_bjt+0xd8>)
 80010cc:	f007 fa80 	bl	80085d0 <iprintf>
	printf("Paso      : %.1f mV\r\n", g_config.v_paso_mv);
 80010d0:	4b12      	ldr	r3, [pc, #72]	; (800111c <mostrar_config_bjt+0xbc>)
 80010d2:	695b      	ldr	r3, [r3, #20]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff fa4f 	bl	8000578 <__aeabi_f2d>
 80010da:	4602      	mov	r2, r0
 80010dc:	460b      	mov	r3, r1
 80010de:	4817      	ldr	r0, [pc, #92]	; (800113c <mostrar_config_bjt+0xdc>)
 80010e0:	f007 fa76 	bl	80085d0 <iprintf>
	printf("Puntos    : %u\r\n",    g_config.puntos);
 80010e4:	4b0d      	ldr	r3, [pc, #52]	; (800111c <mostrar_config_bjt+0xbc>)
 80010e6:	8b1b      	ldrh	r3, [r3, #24]
 80010e8:	4619      	mov	r1, r3
 80010ea:	4815      	ldr	r0, [pc, #84]	; (8001140 <mostrar_config_bjt+0xe0>)
 80010ec:	f007 fa70 	bl	80085d0 <iprintf>
	printf("Comandos:\r\n");
 80010f0:	4814      	ldr	r0, [pc, #80]	; (8001144 <mostrar_config_bjt+0xe4>)
 80010f2:	f007 fad3 	bl	800869c <puts>
	printf("  modo icvb | modo icvc\r\n");
 80010f6:	4814      	ldr	r0, [pc, #80]	; (8001148 <mostrar_config_bjt+0xe8>)
 80010f8:	f007 fad0 	bl	800869c <puts>
	printf("  establecer [vb|vc|inicio|fin|paso|puntos] <valor>\r\n");
 80010fc:	4813      	ldr	r0, [pc, #76]	; (800114c <mostrar_config_bjt+0xec>)
 80010fe:	f007 facd 	bl	800869c <puts>
	printf("  mostrar | ayuda\r\n");
 8001102:	4813      	ldr	r0, [pc, #76]	; (8001150 <mostrar_config_bjt+0xf0>)
 8001104:	f007 faca 	bl	800869c <puts>
	printf("  ejecutar\r\n");
 8001108:	4812      	ldr	r0, [pc, #72]	; (8001154 <mostrar_config_bjt+0xf4>)
 800110a:	f007 fac7 	bl	800869c <puts>
	printf("  volver\r\n\r\n> ");
 800110e:	4812      	ldr	r0, [pc, #72]	; (8001158 <mostrar_config_bjt+0xf8>)
 8001110:	f007 fa5e 	bl	80085d0 <iprintf>
}
 8001114:	bf00      	nop
 8001116:	bd80      	pop	{r7, pc}
 8001118:	0800b44c 	.word	0x0800b44c
 800111c:	2000050c 	.word	0x2000050c
 8001120:	0800b46c 	.word	0x0800b46c
 8001124:	0800b478 	.word	0x0800b478
 8001128:	0800b484 	.word	0x0800b484
 800112c:	0800b498 	.word	0x0800b498
 8001130:	0800b4b0 	.word	0x0800b4b0
 8001134:	0800b4c8 	.word	0x0800b4c8
 8001138:	0800b4e0 	.word	0x0800b4e0
 800113c:	0800b4f8 	.word	0x0800b4f8
 8001140:	0800b510 	.word	0x0800b510
 8001144:	0800b524 	.word	0x0800b524
 8001148:	0800b530 	.word	0x0800b530
 800114c:	0800b54c 	.word	0x0800b54c
 8001150:	0800b584 	.word	0x0800b584
 8001154:	0800b598 	.word	0x0800b598
 8001158:	0800b5a4 	.word	0x0800b5a4

0800115c <buscar_comando>:

static Comando_ID_t buscar_comando(const char* texto) {
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
	for (size_t i = 0; i < NUM_COMANDOS; i++) {
 8001164:	2300      	movs	r3, #0
 8001166:	60fb      	str	r3, [r7, #12]
 8001168:	e013      	b.n	8001192 <buscar_comando+0x36>
		if (strcmp(texto, COMANDOS[i].texto) == 0) {
 800116a:	4a0e      	ldr	r2, [pc, #56]	; (80011a4 <buscar_comando+0x48>)
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001172:	4619      	mov	r1, r3
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff f833 	bl	80001e0 <strcmp>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d105      	bne.n	800118c <buscar_comando+0x30>
			return COMANDOS[i].id;
 8001180:	4a08      	ldr	r2, [pc, #32]	; (80011a4 <buscar_comando+0x48>)
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	00db      	lsls	r3, r3, #3
 8001186:	4413      	add	r3, r2
 8001188:	791b      	ldrb	r3, [r3, #4]
 800118a:	e006      	b.n	800119a <buscar_comando+0x3e>
	for (size_t i = 0; i < NUM_COMANDOS; i++) {
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	3301      	adds	r3, #1
 8001190:	60fb      	str	r3, [r7, #12]
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	2b06      	cmp	r3, #6
 8001196:	d9e8      	bls.n	800116a <buscar_comando+0xe>
		}
	}
	return CMD_DESCONOCIDO;
 8001198:	2307      	movs	r3, #7
}
 800119a:	4618      	mov	r0, r3
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	0800b7f4 	.word	0x0800b7f4

080011a8 <analizar_y_ejecutar_comando>:

static void analizar_y_ejecutar_comando(uint8_t* buffer, uint16_t tamao)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	460b      	mov	r3, r1
 80011b2:	807b      	strh	r3, [r7, #2]


	char* texto_comando = strtok((char*)buffer, " \r\n");
 80011b4:	490e      	ldr	r1, [pc, #56]	; (80011f0 <analizar_y_ejecutar_comando+0x48>)
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f007 fb8a 	bl	80088d0 <strtok>
 80011bc:	6178      	str	r0, [r7, #20]
	char* parametros    = strtok(NULL, ""); // El resto de la lnea
 80011be:	490d      	ldr	r1, [pc, #52]	; (80011f4 <analizar_y_ejecutar_comando+0x4c>)
 80011c0:	2000      	movs	r0, #0
 80011c2:	f007 fb85 	bl	80088d0 <strtok>
 80011c6:	6138      	str	r0, [r7, #16]

	if (texto_comando == NULL) {
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d103      	bne.n	80011d6 <analizar_y_ejecutar_comando+0x2e>
		printf("> ");
 80011ce:	480a      	ldr	r0, [pc, #40]	; (80011f8 <analizar_y_ejecutar_comando+0x50>)
 80011d0:	f007 f9fe 	bl	80085d0 <iprintf>
		return; // Buffer vaco o solo espacios
 80011d4:	e009      	b.n	80011ea <analizar_y_ejecutar_comando+0x42>
	}

	Comando_ID_t id = buscar_comando(texto_comando);
 80011d6:	6978      	ldr	r0, [r7, #20]
 80011d8:	f7ff ffc0 	bl	800115c <buscar_comando>
 80011dc:	4603      	mov	r3, r0
 80011de:	73fb      	strb	r3, [r7, #15]
	despachar_comando(id, parametros);
 80011e0:	7bfb      	ldrb	r3, [r7, #15]
 80011e2:	6939      	ldr	r1, [r7, #16]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f000 f809 	bl	80011fc <despachar_comando>
}
 80011ea:	3718      	adds	r7, #24
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	0800b5b4 	.word	0x0800b5b4
 80011f4:	0800b5b8 	.word	0x0800b5b8
 80011f8:	0800b5bc 	.word	0x0800b5bc

080011fc <despachar_comando>:

static void despachar_comando(Comando_ID_t id, char* params) {
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	6039      	str	r1, [r7, #0]
 8001206:	71fb      	strb	r3, [r7, #7]
	switch (g_estado) {
 8001208:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <despachar_comando+0x4c>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b02      	cmp	r3, #2
 800120e:	d012      	beq.n	8001236 <despachar_comando+0x3a>
 8001210:	2b02      	cmp	r3, #2
 8001212:	dc15      	bgt.n	8001240 <despachar_comando+0x44>
 8001214:	2b00      	cmp	r3, #0
 8001216:	d002      	beq.n	800121e <despachar_comando+0x22>
 8001218:	2b01      	cmp	r3, #1
 800121a:	d006      	beq.n	800122a <despachar_comando+0x2e>
		break;
	case ESTADO_EJECUTANDO_BJT:
		manejar_ejecucion_bjt(id);
		break;
	}
}
 800121c:	e010      	b.n	8001240 <despachar_comando+0x44>
		manejar_menu(id, params);
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	6839      	ldr	r1, [r7, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	f000 f812 	bl	800124c <manejar_menu>
		break;
 8001228:	e00a      	b.n	8001240 <despachar_comando+0x44>
		manejar_config_bjt(id, params);
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	6839      	ldr	r1, [r7, #0]
 800122e:	4618      	mov	r0, r3
 8001230:	f000 f82e 	bl	8001290 <manejar_config_bjt>
		break;
 8001234:	e004      	b.n	8001240 <despachar_comando+0x44>
		manejar_ejecucion_bjt(id);
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	4618      	mov	r0, r3
 800123a:	f000 f92d 	bl	8001498 <manejar_ejecucion_bjt>
		break;
 800123e:	bf00      	nop
}
 8001240:	bf00      	nop
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	2000050b 	.word	0x2000050b

0800124c <manejar_menu>:

static void manejar_menu(Comando_ID_t id, char* params) {
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	6039      	str	r1, [r7, #0]
 8001256:	71fb      	strb	r3, [r7, #7]
	switch (id) {
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d002      	beq.n	8001264 <manejar_menu+0x18>
 800125e:	2b01      	cmp	r3, #1
 8001260:	d003      	beq.n	800126a <manejar_menu+0x1e>
 8001262:	e008      	b.n	8001276 <manejar_menu+0x2a>
	case CMD_AYUDA:
		mostrar_menu_principal();
 8001264:	f7ff feee 	bl	8001044 <mostrar_menu_principal>
		break;
 8001268:	e009      	b.n	800127e <manejar_menu+0x32>
	case CMD_BJT:
		g_estado = ESTADO_CONFIG_BJT;
 800126a:	4b07      	ldr	r3, [pc, #28]	; (8001288 <manejar_menu+0x3c>)
 800126c:	2201      	movs	r2, #1
 800126e:	701a      	strb	r2, [r3, #0]
		mostrar_config_bjt();
 8001270:	f7ff fef6 	bl	8001060 <mostrar_config_bjt>
		break;
 8001274:	e003      	b.n	800127e <manejar_menu+0x32>
	default:
		printf("Comando invlido. Use 'ayuda'.\r\n> ");
 8001276:	4805      	ldr	r0, [pc, #20]	; (800128c <manejar_menu+0x40>)
 8001278:	f007 f9aa 	bl	80085d0 <iprintf>
		break;
 800127c:	bf00      	nop
	}
}
 800127e:	bf00      	nop
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	2000050b 	.word	0x2000050b
 800128c:	0800b5c0 	.word	0x0800b5c0

08001290 <manejar_config_bjt>:

static void manejar_config_bjt(Comando_ID_t id, char* params) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	6039      	str	r1, [r7, #0]
 800129a:	71fb      	strb	r3, [r7, #7]
	switch (id) {
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	2b06      	cmp	r3, #6
 80012a0:	f200 80c3 	bhi.w	800142a <manejar_config_bjt+0x19a>
 80012a4:	a201      	add	r2, pc, #4	; (adr r2, 80012ac <manejar_config_bjt+0x1c>)
 80012a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012aa:	bf00      	nop
 80012ac:	080012c9 	.word	0x080012c9
 80012b0:	0800142b 	.word	0x0800142b
 80012b4:	080012cf 	.word	0x080012cf
 80012b8:	0800131d 	.word	0x0800131d
 80012bc:	080012c9 	.word	0x080012c9
 80012c0:	0800140b 	.word	0x0800140b
 80012c4:	0800141f 	.word	0x0800141f
	case CMD_AYUDA:
	case CMD_MOSTRAR:
		mostrar_config_bjt();
 80012c8:	f7ff feca 	bl	8001060 <mostrar_config_bjt>
		break;
 80012cc:	e0b1      	b.n	8001432 <manejar_config_bjt+0x1a2>

	case CMD_MODO:
		if (!params) {
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d103      	bne.n	80012dc <manejar_config_bjt+0x4c>
			printf("Uso: modo [icvb|icvc]\r\n> ");
 80012d4:	4859      	ldr	r0, [pc, #356]	; (800143c <manejar_config_bjt+0x1ac>)
 80012d6:	f007 f97b 	bl	80085d0 <iprintf>
			g_config.modo = BJT_MODO_ICVC;
			printf("Modo: Ic vs Vc\r\n> ");
		} else {
			printf("Modo invlido. Use 'icvb' o 'icvc'.\r\n> ");
		}
		break;
 80012da:	e0aa      	b.n	8001432 <manejar_config_bjt+0x1a2>
		} else if (strcmp(params, "icvb") == 0) {
 80012dc:	4958      	ldr	r1, [pc, #352]	; (8001440 <manejar_config_bjt+0x1b0>)
 80012de:	6838      	ldr	r0, [r7, #0]
 80012e0:	f7fe ff7e 	bl	80001e0 <strcmp>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d106      	bne.n	80012f8 <manejar_config_bjt+0x68>
			g_config.modo = BJT_MODO_ICVB;
 80012ea:	4b56      	ldr	r3, [pc, #344]	; (8001444 <manejar_config_bjt+0x1b4>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
			printf("Modo: Ic vs Vb\r\n> ");
 80012f0:	4855      	ldr	r0, [pc, #340]	; (8001448 <manejar_config_bjt+0x1b8>)
 80012f2:	f007 f96d 	bl	80085d0 <iprintf>
		break;
 80012f6:	e09c      	b.n	8001432 <manejar_config_bjt+0x1a2>
		} else if (strcmp(params, "icvc") == 0) {
 80012f8:	4954      	ldr	r1, [pc, #336]	; (800144c <manejar_config_bjt+0x1bc>)
 80012fa:	6838      	ldr	r0, [r7, #0]
 80012fc:	f7fe ff70 	bl	80001e0 <strcmp>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d106      	bne.n	8001314 <manejar_config_bjt+0x84>
			g_config.modo = BJT_MODO_ICVC;
 8001306:	4b4f      	ldr	r3, [pc, #316]	; (8001444 <manejar_config_bjt+0x1b4>)
 8001308:	2201      	movs	r2, #1
 800130a:	701a      	strb	r2, [r3, #0]
			printf("Modo: Ic vs Vc\r\n> ");
 800130c:	4850      	ldr	r0, [pc, #320]	; (8001450 <manejar_config_bjt+0x1c0>)
 800130e:	f007 f95f 	bl	80085d0 <iprintf>
		break;
 8001312:	e08e      	b.n	8001432 <manejar_config_bjt+0x1a2>
			printf("Modo invlido. Use 'icvb' o 'icvc'.\r\n> ");
 8001314:	484f      	ldr	r0, [pc, #316]	; (8001454 <manejar_config_bjt+0x1c4>)
 8001316:	f007 f95b 	bl	80085d0 <iprintf>
		break;
 800131a:	e08a      	b.n	8001432 <manejar_config_bjt+0x1a2>

	case CMD_ESTABLECER: {
		if (!params) {
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d103      	bne.n	800132a <manejar_config_bjt+0x9a>
			printf("Uso: establecer [param] <valor>\r\n> ");
 8001322:	484d      	ldr	r0, [pc, #308]	; (8001458 <manejar_config_bjt+0x1c8>)
 8001324:	f007 f954 	bl	80085d0 <iprintf>
			break;
 8001328:	e083      	b.n	8001432 <manejar_config_bjt+0x1a2>
		}

		char* param = strtok(params, " ");
 800132a:	494c      	ldr	r1, [pc, #304]	; (800145c <manejar_config_bjt+0x1cc>)
 800132c:	6838      	ldr	r0, [r7, #0]
 800132e:	f007 facf 	bl	80088d0 <strtok>
 8001332:	6178      	str	r0, [r7, #20]
		char* valor = strtok(NULL, " \r\n");
 8001334:	494a      	ldr	r1, [pc, #296]	; (8001460 <manejar_config_bjt+0x1d0>)
 8001336:	2000      	movs	r0, #0
 8001338:	f007 faca 	bl	80088d0 <strtok>
 800133c:	6138      	str	r0, [r7, #16]

		if (!param || !valor) {
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d002      	beq.n	800134a <manejar_config_bjt+0xba>
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d103      	bne.n	8001352 <manejar_config_bjt+0xc2>
			printf("Parmetros incompletos.\r\n> ");
 800134a:	4846      	ldr	r0, [pc, #280]	; (8001464 <manejar_config_bjt+0x1d4>)
 800134c:	f007 f940 	bl	80085d0 <iprintf>
			break;
 8001350:	e06f      	b.n	8001432 <manejar_config_bjt+0x1a2>
		}

		if (strcmp(param, "puntos") == 0) {
 8001352:	4945      	ldr	r1, [pc, #276]	; (8001468 <manejar_config_bjt+0x1d8>)
 8001354:	6978      	ldr	r0, [r7, #20]
 8001356:	f7fe ff43 	bl	80001e0 <strcmp>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d107      	bne.n	8001370 <manejar_config_bjt+0xe0>
			g_config.puntos = (uint16_t)atoi(valor);
 8001360:	6938      	ldr	r0, [r7, #16]
 8001362:	f005 fb4c 	bl	80069fe <atoi>
 8001366:	4603      	mov	r3, r0
 8001368:	b29a      	uxth	r2, r3
 800136a:	4b36      	ldr	r3, [pc, #216]	; (8001444 <manejar_config_bjt+0x1b4>)
 800136c:	831a      	strh	r2, [r3, #24]
 800136e:	e046      	b.n	80013fe <manejar_config_bjt+0x16e>
		} else {
			float v = atof(valor);
 8001370:	6938      	ldr	r0, [r7, #16]
 8001372:	f005 fb41 	bl	80069f8 <atof>
 8001376:	ec53 2b10 	vmov	r2, r3, d0
 800137a:	4610      	mov	r0, r2
 800137c:	4619      	mov	r1, r3
 800137e:	f7ff fc4b 	bl	8000c18 <__aeabi_d2f>
 8001382:	4603      	mov	r3, r0
 8001384:	60fb      	str	r3, [r7, #12]
			if (strcmp(param, "vb") == 0)         g_config.vb_fijo_mv = v;
 8001386:	4939      	ldr	r1, [pc, #228]	; (800146c <manejar_config_bjt+0x1dc>)
 8001388:	6978      	ldr	r0, [r7, #20]
 800138a:	f7fe ff29 	bl	80001e0 <strcmp>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d103      	bne.n	800139c <manejar_config_bjt+0x10c>
 8001394:	4a2b      	ldr	r2, [pc, #172]	; (8001444 <manejar_config_bjt+0x1b4>)
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	6053      	str	r3, [r2, #4]
 800139a:	e030      	b.n	80013fe <manejar_config_bjt+0x16e>
			else if (strcmp(param, "vc") == 0)    g_config.vc_fijo_mv = v;
 800139c:	4934      	ldr	r1, [pc, #208]	; (8001470 <manejar_config_bjt+0x1e0>)
 800139e:	6978      	ldr	r0, [r7, #20]
 80013a0:	f7fe ff1e 	bl	80001e0 <strcmp>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d103      	bne.n	80013b2 <manejar_config_bjt+0x122>
 80013aa:	4a26      	ldr	r2, [pc, #152]	; (8001444 <manejar_config_bjt+0x1b4>)
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	6093      	str	r3, [r2, #8]
 80013b0:	e025      	b.n	80013fe <manejar_config_bjt+0x16e>
			else if (strcmp(param, "inicio") == 0) g_config.v_inicio_mv = v;
 80013b2:	4930      	ldr	r1, [pc, #192]	; (8001474 <manejar_config_bjt+0x1e4>)
 80013b4:	6978      	ldr	r0, [r7, #20]
 80013b6:	f7fe ff13 	bl	80001e0 <strcmp>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d103      	bne.n	80013c8 <manejar_config_bjt+0x138>
 80013c0:	4a20      	ldr	r2, [pc, #128]	; (8001444 <manejar_config_bjt+0x1b4>)
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	60d3      	str	r3, [r2, #12]
 80013c6:	e01a      	b.n	80013fe <manejar_config_bjt+0x16e>
			else if (strcmp(param, "fin") == 0)    g_config.v_fin_mv = v;
 80013c8:	492b      	ldr	r1, [pc, #172]	; (8001478 <manejar_config_bjt+0x1e8>)
 80013ca:	6978      	ldr	r0, [r7, #20]
 80013cc:	f7fe ff08 	bl	80001e0 <strcmp>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d103      	bne.n	80013de <manejar_config_bjt+0x14e>
 80013d6:	4a1b      	ldr	r2, [pc, #108]	; (8001444 <manejar_config_bjt+0x1b4>)
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	6113      	str	r3, [r2, #16]
 80013dc:	e00f      	b.n	80013fe <manejar_config_bjt+0x16e>
			else if (strcmp(param, "paso") == 0)   g_config.v_paso_mv = v;
 80013de:	4927      	ldr	r1, [pc, #156]	; (800147c <manejar_config_bjt+0x1ec>)
 80013e0:	6978      	ldr	r0, [r7, #20]
 80013e2:	f7fe fefd 	bl	80001e0 <strcmp>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d103      	bne.n	80013f4 <manejar_config_bjt+0x164>
 80013ec:	4a15      	ldr	r2, [pc, #84]	; (8001444 <manejar_config_bjt+0x1b4>)
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	6153      	str	r3, [r2, #20]
 80013f2:	e004      	b.n	80013fe <manejar_config_bjt+0x16e>
			else {
				printf("Parmetro '%s' invlido.\r\n> ", param);
 80013f4:	6979      	ldr	r1, [r7, #20]
 80013f6:	4822      	ldr	r0, [pc, #136]	; (8001480 <manejar_config_bjt+0x1f0>)
 80013f8:	f007 f8ea 	bl	80085d0 <iprintf>
				break;
 80013fc:	e019      	b.n	8001432 <manejar_config_bjt+0x1a2>
			}
		}
		printf("Actualizado: %s = %s\r\n> ", param, valor);
 80013fe:	693a      	ldr	r2, [r7, #16]
 8001400:	6979      	ldr	r1, [r7, #20]
 8001402:	4820      	ldr	r0, [pc, #128]	; (8001484 <manejar_config_bjt+0x1f4>)
 8001404:	f007 f8e4 	bl	80085d0 <iprintf>
		break;
 8001408:	e013      	b.n	8001432 <manejar_config_bjt+0x1a2>
	}

	case CMD_EJECUTAR:
		printf("Iniciando barrido...\r\n");
 800140a:	481f      	ldr	r0, [pc, #124]	; (8001488 <manejar_config_bjt+0x1f8>)
 800140c:	f007 f946 	bl	800869c <puts>
		// Encabezados de la tabla CSV
		printf("Indice,Vb_mV,Vc_mV,Ic_mA\r\n");
 8001410:	481e      	ldr	r0, [pc, #120]	; (800148c <manejar_config_bjt+0x1fc>)
 8001412:	f007 f943 	bl	800869c <puts>
		g_estado = ESTADO_EJECUTANDO_BJT;
 8001416:	4b1e      	ldr	r3, [pc, #120]	; (8001490 <manejar_config_bjt+0x200>)
 8001418:	2202      	movs	r2, #2
 800141a:	701a      	strb	r2, [r3, #0]
		// El barrido se ejecuta en tick_barrido_bjt()
		break;
 800141c:	e009      	b.n	8001432 <manejar_config_bjt+0x1a2>

	case CMD_VOLVER:
		g_estado = ESTADO_MENU;
 800141e:	4b1c      	ldr	r3, [pc, #112]	; (8001490 <manejar_config_bjt+0x200>)
 8001420:	2200      	movs	r2, #0
 8001422:	701a      	strb	r2, [r3, #0]
		mostrar_menu_principal();
 8001424:	f7ff fe0e 	bl	8001044 <mostrar_menu_principal>
		break;
 8001428:	e003      	b.n	8001432 <manejar_config_bjt+0x1a2>

	default:
		printf("Comando invlido. Use 'mostrar' o 'ayuda'.\r\n> ");
 800142a:	481a      	ldr	r0, [pc, #104]	; (8001494 <manejar_config_bjt+0x204>)
 800142c:	f007 f8d0 	bl	80085d0 <iprintf>
		break;
 8001430:	bf00      	nop
	}
}
 8001432:	bf00      	nop
 8001434:	3718      	adds	r7, #24
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	0800b5e4 	.word	0x0800b5e4
 8001440:	0800b600 	.word	0x0800b600
 8001444:	2000050c 	.word	0x2000050c
 8001448:	0800b608 	.word	0x0800b608
 800144c:	0800b61c 	.word	0x0800b61c
 8001450:	0800b624 	.word	0x0800b624
 8001454:	0800b638 	.word	0x0800b638
 8001458:	0800b664 	.word	0x0800b664
 800145c:	0800b688 	.word	0x0800b688
 8001460:	0800b5b4 	.word	0x0800b5b4
 8001464:	0800b68c 	.word	0x0800b68c
 8001468:	0800b6ac 	.word	0x0800b6ac
 800146c:	0800b6b4 	.word	0x0800b6b4
 8001470:	0800b6b8 	.word	0x0800b6b8
 8001474:	0800b6bc 	.word	0x0800b6bc
 8001478:	0800b6c4 	.word	0x0800b6c4
 800147c:	0800b6c8 	.word	0x0800b6c8
 8001480:	0800b6d0 	.word	0x0800b6d0
 8001484:	0800b6f0 	.word	0x0800b6f0
 8001488:	0800b70c 	.word	0x0800b70c
 800148c:	0800b724 	.word	0x0800b724
 8001490:	2000050b 	.word	0x2000050b
 8001494:	0800b740 	.word	0x0800b740

08001498 <manejar_ejecucion_bjt>:


static void manejar_ejecucion_bjt(Comando_ID_t id) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	71fb      	strb	r3, [r7, #7]
   // Durante la ejecucin, cualquier comando detiene el barrido
   printf("\r\nBarrido abortado por el usuario!\r\n");
 80014a2:	4806      	ldr	r0, [pc, #24]	; (80014bc <manejar_ejecucion_bjt+0x24>)
 80014a4:	f007 f8fa 	bl	800869c <puts>
   g_estado = ESTADO_CONFIG_BJT;
 80014a8:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <manejar_ejecucion_bjt+0x28>)
 80014aa:	2201      	movs	r2, #1
 80014ac:	701a      	strb	r2, [r3, #0]
   mostrar_config_bjt();
 80014ae:	f7ff fdd7 	bl	8001060 <mostrar_config_bjt>
}
 80014b2:	bf00      	nop
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	0800b770 	.word	0x0800b770
 80014c0:	2000050b 	.word	0x2000050b

080014c4 <tick_barrido_bjt>:


static void tick_barrido_bjt(void) {
 80014c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80014c8:	b08b      	sub	sp, #44	; 0x2c
 80014ca:	af04      	add	r7, sp, #16
   static uint16_t indice = 0;
   static uint8_t activo = 0;

   // Solo operar en estado de ejecucin
   if (g_estado != ESTADO_EJECUTANDO_BJT) {
 80014cc:	4b4a      	ldr	r3, [pc, #296]	; (80015f8 <tick_barrido_bjt+0x134>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d003      	beq.n	80014dc <tick_barrido_bjt+0x18>
       activo = 0; // Resetea el estado si salimos de ejecucin
 80014d4:	4b49      	ldr	r3, [pc, #292]	; (80015fc <tick_barrido_bjt+0x138>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	701a      	strb	r2, [r3, #0]
       return;
 80014da:	e088      	b.n	80015ee <tick_barrido_bjt+0x12a>
   }

   // Inicializar al entrar
   if (!activo) {
 80014dc:	4b47      	ldr	r3, [pc, #284]	; (80015fc <tick_barrido_bjt+0x138>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d105      	bne.n	80014f0 <tick_barrido_bjt+0x2c>
       indice = 0;
 80014e4:	4b46      	ldr	r3, [pc, #280]	; (8001600 <tick_barrido_bjt+0x13c>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	801a      	strh	r2, [r3, #0]
       activo = 1;
 80014ea:	4b44      	ldr	r3, [pc, #272]	; (80015fc <tick_barrido_bjt+0x138>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	701a      	strb	r2, [r3, #0]
       // TODO: Inicializar hardware (DAC, ADC, etc.) si es necesario
   }

   // Verificar fin del barrido
   if (g_config.puntos == 0 || (g_config.v_paso_mv == 0 && g_config.puntos > 1)) {
 80014f0:	4b44      	ldr	r3, [pc, #272]	; (8001604 <tick_barrido_bjt+0x140>)
 80014f2:	8b1b      	ldrh	r3, [r3, #24]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d00b      	beq.n	8001510 <tick_barrido_bjt+0x4c>
 80014f8:	4b42      	ldr	r3, [pc, #264]	; (8001604 <tick_barrido_bjt+0x140>)
 80014fa:	edd3 7a05 	vldr	s15, [r3, #20]
 80014fe:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001506:	d10c      	bne.n	8001522 <tick_barrido_bjt+0x5e>
 8001508:	4b3e      	ldr	r3, [pc, #248]	; (8001604 <tick_barrido_bjt+0x140>)
 800150a:	8b1b      	ldrh	r3, [r3, #24]
 800150c:	2b01      	cmp	r3, #1
 800150e:	d908      	bls.n	8001522 <tick_barrido_bjt+0x5e>
       printf("Error: 'puntos' o 'paso' no configurados.\r\n");
 8001510:	483d      	ldr	r0, [pc, #244]	; (8001608 <tick_barrido_bjt+0x144>)
 8001512:	f007 f8c3 	bl	800869c <puts>
       g_estado = ESTADO_CONFIG_BJT;
 8001516:	4b38      	ldr	r3, [pc, #224]	; (80015f8 <tick_barrido_bjt+0x134>)
 8001518:	2201      	movs	r2, #1
 800151a:	701a      	strb	r2, [r3, #0]
       mostrar_config_bjt();
 800151c:	f7ff fda0 	bl	8001060 <mostrar_config_bjt>
       return;
 8001520:	e065      	b.n	80015ee <tick_barrido_bjt+0x12a>
   }

   if (indice >= g_config.puntos) {
 8001522:	4b38      	ldr	r3, [pc, #224]	; (8001604 <tick_barrido_bjt+0x140>)
 8001524:	8b1a      	ldrh	r2, [r3, #24]
 8001526:	4b36      	ldr	r3, [pc, #216]	; (8001600 <tick_barrido_bjt+0x13c>)
 8001528:	881b      	ldrh	r3, [r3, #0]
 800152a:	429a      	cmp	r2, r3
 800152c:	d808      	bhi.n	8001540 <tick_barrido_bjt+0x7c>
       printf("Barrido completado.\r\n");
 800152e:	4837      	ldr	r0, [pc, #220]	; (800160c <tick_barrido_bjt+0x148>)
 8001530:	f007 f8b4 	bl	800869c <puts>
       g_estado = ESTADO_CONFIG_BJT;
 8001534:	4b30      	ldr	r3, [pc, #192]	; (80015f8 <tick_barrido_bjt+0x134>)
 8001536:	2201      	movs	r2, #1
 8001538:	701a      	strb	r2, [r3, #0]
       mostrar_config_bjt();
 800153a:	f7ff fd91 	bl	8001060 <mostrar_config_bjt>
       return;
 800153e:	e056      	b.n	80015ee <tick_barrido_bjt+0x12a>
   }

   // Calcular voltaje de barrido
   float v_barrido = g_config.v_inicio_mv + (float)indice * g_config.v_paso_mv;
 8001540:	4b30      	ldr	r3, [pc, #192]	; (8001604 <tick_barrido_bjt+0x140>)
 8001542:	ed93 7a03 	vldr	s14, [r3, #12]
 8001546:	4b2e      	ldr	r3, [pc, #184]	; (8001600 <tick_barrido_bjt+0x13c>)
 8001548:	881b      	ldrh	r3, [r3, #0]
 800154a:	ee07 3a90 	vmov	s15, r3
 800154e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001552:	4b2c      	ldr	r3, [pc, #176]	; (8001604 <tick_barrido_bjt+0x140>)
 8001554:	edd3 7a05 	vldr	s15, [r3, #20]
 8001558:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800155c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001560:	edc7 7a03 	vstr	s15, [r7, #12]

   // Aplicar voltajes segn modo
   float vb_aplicado, vc_aplicado;
   if (g_config.modo == BJT_MODO_ICVB) {
 8001564:	4b27      	ldr	r3, [pc, #156]	; (8001604 <tick_barrido_bjt+0x140>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d105      	bne.n	8001578 <tick_barrido_bjt+0xb4>
       vb_aplicado = v_barrido;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	617b      	str	r3, [r7, #20]
       vc_aplicado = g_config.vc_fijo_mv;
 8001570:	4b24      	ldr	r3, [pc, #144]	; (8001604 <tick_barrido_bjt+0x140>)
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	613b      	str	r3, [r7, #16]
 8001576:	e004      	b.n	8001582 <tick_barrido_bjt+0xbe>
   } else { // BJT_MODO_ICVC
       vb_aplicado = g_config.vb_fijo_mv;
 8001578:	4b22      	ldr	r3, [pc, #136]	; (8001604 <tick_barrido_bjt+0x140>)
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	617b      	str	r3, [r7, #20]
       vc_aplicado = v_barrido;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	613b      	str	r3, [r7, #16]
   }

   setear_voltaje_base_mv(vb_aplicado);
 8001582:	ed97 0a05 	vldr	s0, [r7, #20]
 8001586:	f000 f845 	bl	8001614 <setear_voltaje_base_mv>
   setear_voltaje_colector_mv(vc_aplicado);
 800158a:	ed97 0a04 	vldr	s0, [r7, #16]
 800158e:	f000 f84c 	bl	800162a <setear_voltaje_colector_mv>

   // TODO: Implementar "delay" de asentamiento apropiado

   // Medir valores
   float vb_medido = leer_voltaje_base_mv();
 8001592:	f000 f855 	bl	8001640 <leer_voltaje_base_mv>
 8001596:	ed87 0a02 	vstr	s0, [r7, #8]
   float vc_medido = leer_voltaje_colector_mv();
 800159a:	f000 f85d 	bl	8001658 <leer_voltaje_colector_mv>
 800159e:	ed87 0a01 	vstr	s0, [r7, #4]
   float ic_medido = leer_corriente_colector_ma();
 80015a2:	f000 f865 	bl	8001670 <leer_corriente_colector_ma>
 80015a6:	ed87 0a00 	vstr	s0, [r7]

   // Transmitir datos en formato CSV
   printf("%u,%.2f,%.2f,%.3f\r\n", indice, vb_medido, vc_medido, ic_medido);
 80015aa:	4b15      	ldr	r3, [pc, #84]	; (8001600 <tick_barrido_bjt+0x13c>)
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	461e      	mov	r6, r3
 80015b0:	68b8      	ldr	r0, [r7, #8]
 80015b2:	f7fe ffe1 	bl	8000578 <__aeabi_f2d>
 80015b6:	4680      	mov	r8, r0
 80015b8:	4689      	mov	r9, r1
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f7fe ffdc 	bl	8000578 <__aeabi_f2d>
 80015c0:	4604      	mov	r4, r0
 80015c2:	460d      	mov	r5, r1
 80015c4:	6838      	ldr	r0, [r7, #0]
 80015c6:	f7fe ffd7 	bl	8000578 <__aeabi_f2d>
 80015ca:	4602      	mov	r2, r0
 80015cc:	460b      	mov	r3, r1
 80015ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80015d2:	e9cd 4500 	strd	r4, r5, [sp]
 80015d6:	4642      	mov	r2, r8
 80015d8:	464b      	mov	r3, r9
 80015da:	4631      	mov	r1, r6
 80015dc:	480c      	ldr	r0, [pc, #48]	; (8001610 <tick_barrido_bjt+0x14c>)
 80015de:	f006 fff7 	bl	80085d0 <iprintf>

   indice++;
 80015e2:	4b07      	ldr	r3, [pc, #28]	; (8001600 <tick_barrido_bjt+0x13c>)
 80015e4:	881b      	ldrh	r3, [r3, #0]
 80015e6:	3301      	adds	r3, #1
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	4b05      	ldr	r3, [pc, #20]	; (8001600 <tick_barrido_bjt+0x13c>)
 80015ec:	801a      	strh	r2, [r3, #0]
}
 80015ee:	371c      	adds	r7, #28
 80015f0:	46bd      	mov	sp, r7
 80015f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80015f6:	bf00      	nop
 80015f8:	2000050b 	.word	0x2000050b
 80015fc:	20000528 	.word	0x20000528
 8001600:	2000052a 	.word	0x2000052a
 8001604:	2000050c 	.word	0x2000050c
 8001608:	0800b798 	.word	0x0800b798
 800160c:	0800b7c4 	.word	0x0800b7c4
 8001610:	0800b7dc 	.word	0x0800b7dc

08001614 <setear_voltaje_base_mv>:




void setear_voltaje_base_mv(float v_mv) {
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	ed87 0a01 	vstr	s0, [r7, #4]
    // TODO: Implementar PWM para Vb
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <setear_voltaje_colector_mv>:
void setear_voltaje_colector_mv(float v_mv) {
 800162a:	b480      	push	{r7}
 800162c:	b083      	sub	sp, #12
 800162e:	af00      	add	r7, sp, #0
 8001630:	ed87 0a01 	vstr	s0, [r7, #4]
    // TODO: Implementar PWM para Vc
}
 8001634:	bf00      	nop
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <leer_voltaje_base_mv>:
float leer_voltaje_base_mv(void) {
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
    // TODO: Implementar ADC para Vb
    return 0.0f; // Placeholder
 8001644:	f04f 0300 	mov.w	r3, #0
 8001648:	ee07 3a90 	vmov	s15, r3
}
 800164c:	eeb0 0a67 	vmov.f32	s0, s15
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <leer_voltaje_colector_mv>:


float leer_voltaje_colector_mv(void){
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
	//TODO
	return 0.0f;
 800165c:	f04f 0300 	mov.w	r3, #0
 8001660:	ee07 3a90 	vmov	s15, r3
}
 8001664:	eeb0 0a67 	vmov.f32	s0, s15
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr

08001670 <leer_corriente_colector_ma>:

float leer_corriente_colector_ma(void){
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
	//TODO
	return 0.0f;
 8001674:	f04f 0300 	mov.w	r3, #0
 8001678:	ee07 3a90 	vmov	s15, r3
}
 800167c:	eeb0 0a67 	vmov.f32	s0, s15
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800168e:	f001 faa3 	bl	8002bd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001692:	f000 f9ab 	bl	80019ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001696:	f000 fbf1 	bl	8001e7c <MX_GPIO_Init>
  MX_DMA_Init();
 800169a:	f000 fbcf 	bl	8001e3c <MX_DMA_Init>
  MX_TIM2_Init();
 800169e:	f000 fa75 	bl	8001b8c <MX_TIM2_Init>
  MX_TIM3_Init();
 80016a2:	f000 fac1 	bl	8001c28 <MX_TIM3_Init>
  MX_ADC1_Init();
 80016a6:	f000 fa11 	bl	8001acc <MX_ADC1_Init>
  MX_TIM5_Init();
 80016aa:	f000 fb0b 	bl	8001cc4 <MX_TIM5_Init>
  MX_USART1_UART_Init();
 80016ae:	f000 fb6d 	bl	8001d8c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80016b2:	f000 fb97 	bl	8001de4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  	HAL_TIM_Base_Start_IT(&htim2); // Tu Blinky
 80016b6:	486d      	ldr	r0, [pc, #436]	; (800186c <main+0x1e4>)
 80016b8:	f003 fb2c 	bl	8004d14 <HAL_TIM_Base_Start_IT>
  	HAL_TIM_Base_Start_IT(&htim3); // Tu Display
 80016bc:	486c      	ldr	r0, [pc, #432]	; (8001870 <main+0x1e8>)
 80016be:	f003 fb29 	bl	8004d14 <HAL_TIM_Base_Start_IT>

  	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016c2:	2028      	movs	r0, #40	; 0x28
 80016c4:	f001 fff3 	bl	80036ae <HAL_NVIC_EnableIRQ>
  	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80016c8:	2008      	movs	r0, #8
 80016ca:	f001 fff0 	bl	80036ae <HAL_NVIC_EnableIRQ>
  	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_PLLCLK, RCC_MCO_DIV4);
 80016ce:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80016d2:	f44f 01c0 	mov.w	r1, #6291456	; 0x600000
 80016d6:	2000      	movs	r0, #0
 80016d8:	f003 f92a 	bl	8004930 <HAL_RCC_MCOConfig>

      // --- INICIAR NUEVO HARDWARE ---
      // Iniciar AMBOS canales del TIM5
      HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1); // Vc en Canal 1
 80016dc:	2100      	movs	r1, #0
 80016de:	4865      	ldr	r0, [pc, #404]	; (8001874 <main+0x1ec>)
 80016e0:	f003 fbca 	bl	8004e78 <HAL_TIM_PWM_Start>
      HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2); // Vb en Canal 2
 80016e4:	2104      	movs	r1, #4
 80016e6:	4863      	ldr	r0, [pc, #396]	; (8001874 <main+0x1ec>)
 80016e8:	f003 fbc6 	bl	8004e78 <HAL_TIM_PWM_Start>

      // Iniciar el ADC en modo DMA circular
      HAL_ADC_Start_DMA(&hadc1, (uint32_t*)g_adc_resultados, 2);
 80016ec:	2202      	movs	r2, #2
 80016ee:	4962      	ldr	r1, [pc, #392]	; (8001878 <main+0x1f0>)
 80016f0:	4862      	ldr	r0, [pc, #392]	; (800187c <main+0x1f4>)
 80016f2:	f001 fb27 	bl	8002d44 <HAL_ADC_Start_DMA>

      // --- INICIAR UART DMA ---
      // (Esto ya lo tenas en el while, es mejor ponerlo aqu una sola vez)
      HAL_UARTEx_ReceiveToIdle_DMA(&huart2, g_uart_rx_buffer, UART_RX_BUFFER_SIZE);
 80016f6:	2280      	movs	r2, #128	; 0x80
 80016f8:	4961      	ldr	r1, [pc, #388]	; (8001880 <main+0x1f8>)
 80016fa:	4862      	ldr	r0, [pc, #392]	; (8001884 <main+0x1fc>)
 80016fc:	f004 fbf5 	bl	8005eea <HAL_UARTEx_ReceiveToIdle_DMA>
      __HAL_DMA_DISABLE_IT(huart2.hdmarx, DMA_IT_HT);
 8001700:	4b60      	ldr	r3, [pc, #384]	; (8001884 <main+0x1fc>)
 8001702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	4b5e      	ldr	r3, [pc, #376]	; (8001884 <main+0x1fc>)
 800170a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f022 0208 	bic.w	r2, r2, #8
 8001712:	601a      	str	r2, [r3, #0]



	mostrar_menu_principal(); // Mostrar men al inicio
 8001714:	f7ff fc96 	bl	8001044 <mostrar_menu_principal>
  /* USER CODE BEGIN WHILE */
	while (1)
	{


		if (TIMER_ADVISORY_FLAG) //trabajo del timer dentro del while
 8001718:	4b5b      	ldr	r3, [pc, #364]	; (8001888 <main+0x200>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	b2db      	uxtb	r3, r3
 800171e:	2b00      	cmp	r3, #0
 8001720:	d061      	beq.n	80017e6 <main+0x15e>
		{
			static uint8_t contador = 0;
			contador++;
 8001722:	4b5a      	ldr	r3, [pc, #360]	; (800188c <main+0x204>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	3301      	adds	r3, #1
 8001728:	b2da      	uxtb	r2, r3
 800172a:	4b58      	ldr	r3, [pc, #352]	; (800188c <main+0x204>)
 800172c:	701a      	strb	r2, [r3, #0]
			if (contador > 3) contador = 0; // reiniciar el contador cada 3 interrupciones
 800172e:	4b57      	ldr	r3, [pc, #348]	; (800188c <main+0x204>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	2b03      	cmp	r3, #3
 8001734:	d902      	bls.n	800173c <main+0xb4>
 8001736:	4b55      	ldr	r3, [pc, #340]	; (800188c <main+0x204>)
 8001738:	2200      	movs	r2, #0
 800173a:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(UNIDADES_GPIO_Port, UNIDADES_Pin, GPIO_PIN_SET);
 800173c:	2201      	movs	r2, #1
 800173e:	2180      	movs	r1, #128	; 0x80
 8001740:	4853      	ldr	r0, [pc, #332]	; (8001890 <main+0x208>)
 8001742:	f002 fd4b 	bl	80041dc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DECENAS_GPIO_Port, DECENAS_Pin, GPIO_PIN_SET);
 8001746:	2201      	movs	r2, #1
 8001748:	2140      	movs	r1, #64	; 0x40
 800174a:	4852      	ldr	r0, [pc, #328]	; (8001894 <main+0x20c>)
 800174c:	f002 fd46 	bl	80041dc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CENTENAS_GPIO_Port, CENTENAS_Pin, GPIO_PIN_SET);
 8001750:	2201      	movs	r2, #1
 8001752:	2120      	movs	r1, #32
 8001754:	484f      	ldr	r0, [pc, #316]	; (8001894 <main+0x20c>)
 8001756:	f002 fd41 	bl	80041dc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(UNIDADES_MIL_GPIO_Port, UNIDADES_MIL_Pin, GPIO_PIN_SET);
 800175a:	2201      	movs	r2, #1
 800175c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001760:	484c      	ldr	r0, [pc, #304]	; (8001894 <main+0x20c>)
 8001762:	f002 fd3b 	bl	80041dc <HAL_GPIO_WritePin>

			switch(contador){
 8001766:	4b49      	ldr	r3, [pc, #292]	; (800188c <main+0x204>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	2b03      	cmp	r3, #3
 800176c:	d837      	bhi.n	80017de <main+0x156>
 800176e:	a201      	add	r2, pc, #4	; (adr r2, 8001774 <main+0xec>)
 8001770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001774:	08001785 	.word	0x08001785
 8001778:	0800179b 	.word	0x0800179b
 800177c:	080017b1 	.word	0x080017b1
 8001780:	080017c7 	.word	0x080017c7
			case 0:
				// encender unidades
				lightNumber(Unidades); // llamar a la funcin para encender el nmero
 8001784:	4b44      	ldr	r3, [pc, #272]	; (8001898 <main+0x210>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	4618      	mov	r0, r3
 800178a:	f000 fc87 	bl	800209c <lightNumber>
				HAL_GPIO_WritePin(UNIDADES_GPIO_Port, UNIDADES_Pin, GPIO_PIN_RESET);
 800178e:	2200      	movs	r2, #0
 8001790:	2180      	movs	r1, #128	; 0x80
 8001792:	483f      	ldr	r0, [pc, #252]	; (8001890 <main+0x208>)
 8001794:	f002 fd22 	bl	80041dc <HAL_GPIO_WritePin>

				break;
 8001798:	e022      	b.n	80017e0 <main+0x158>
			case 1:
				// encender decenas
				lightNumber(Decenas); // llamar a la funcin para encender el nmero
 800179a:	4b40      	ldr	r3, [pc, #256]	; (800189c <main+0x214>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	4618      	mov	r0, r3
 80017a0:	f000 fc7c 	bl	800209c <lightNumber>
				HAL_GPIO_WritePin(DECENAS_GPIO_Port, DECENAS_Pin, GPIO_PIN_RESET);
 80017a4:	2200      	movs	r2, #0
 80017a6:	2140      	movs	r1, #64	; 0x40
 80017a8:	483a      	ldr	r0, [pc, #232]	; (8001894 <main+0x20c>)
 80017aa:	f002 fd17 	bl	80041dc <HAL_GPIO_WritePin>
				break;
 80017ae:	e017      	b.n	80017e0 <main+0x158>
			case 2:
				// encender centenas
				lightNumber(Centenas); // llamar a la funcin para encender el nmero
 80017b0:	4b3b      	ldr	r3, [pc, #236]	; (80018a0 <main+0x218>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f000 fc71 	bl	800209c <lightNumber>
				HAL_GPIO_WritePin(CENTENAS_GPIO_Port, CENTENAS_Pin, GPIO_PIN_RESET);
 80017ba:	2200      	movs	r2, #0
 80017bc:	2120      	movs	r1, #32
 80017be:	4835      	ldr	r0, [pc, #212]	; (8001894 <main+0x20c>)
 80017c0:	f002 fd0c 	bl	80041dc <HAL_GPIO_WritePin>
				break;
 80017c4:	e00c      	b.n	80017e0 <main+0x158>
			case 3:
				// encender unidades de mil
				lightNumber(Unidad_mil); // llamar a la funcin para encender el nmero
 80017c6:	4b37      	ldr	r3, [pc, #220]	; (80018a4 <main+0x21c>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	4618      	mov	r0, r3
 80017cc:	f000 fc66 	bl	800209c <lightNumber>
				HAL_GPIO_WritePin(UNIDADES_MIL_GPIO_Port, UNIDADES_MIL_Pin, GPIO_PIN_RESET);
 80017d0:	2200      	movs	r2, #0
 80017d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017d6:	482f      	ldr	r0, [pc, #188]	; (8001894 <main+0x20c>)
 80017d8:	f002 fd00 	bl	80041dc <HAL_GPIO_WritePin>
				break;
 80017dc:	e000      	b.n	80017e0 <main+0x158>
			default:
				break;
 80017de:	bf00      	nop
			}
			TIMER_ADVISORY_FLAG = 0; // bajar la bandera de interrupcin
 80017e0:	4b29      	ldr	r3, [pc, #164]	; (8001888 <main+0x200>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	701a      	strb	r2, [r3, #0]
		}

		if (EXTI_AVISORY_LED_FLAG)
 80017e6:	4b30      	ldr	r3, [pc, #192]	; (80018a8 <main+0x220>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d013      	beq.n	8001818 <main+0x190>
		{

			// El incremento es 50 (equivale a 5ms con tick de 10kHz)
			htim3.Instance->ARR += 50;
 80017f0:	4b1f      	ldr	r3, [pc, #124]	; (8001870 <main+0x1e8>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017f6:	4b1e      	ldr	r3, [pc, #120]	; (8001870 <main+0x1e8>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	3232      	adds	r2, #50	; 0x32
 80017fc:	62da      	str	r2, [r3, #44]	; 0x2c

			// El valor de reseteo es 509 (59 + 9 * 50)
			if (htim3.Instance->ARR > 509) // Usar '>' por seguridad
 80017fe:	4b1c      	ldr	r3, [pc, #112]	; (8001870 <main+0x1e8>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001804:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 8001808:	d303      	bcc.n	8001812 <main+0x18a>
			{
				// El valor base es 59 (equivale a 6ms)
				htim3.Instance->ARR = 59;
 800180a:	4b19      	ldr	r3, [pc, #100]	; (8001870 <main+0x1e8>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	223b      	movs	r2, #59	; 0x3b
 8001810:	62da      	str	r2, [r3, #44]	; 0x2c
			}
			EXTI_AVISORY_LED_FLAG = 0;
 8001812:	4b25      	ldr	r3, [pc, #148]	; (80018a8 <main+0x220>)
 8001814:	2200      	movs	r2, #0
 8001816:	701a      	strb	r2, [r3, #0]
		}

		if (EXTI_AVISORY_FLAG) //trabajo del EXTI dentro del while
 8001818:	4b24      	ldr	r3, [pc, #144]	; (80018ac <main+0x224>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	b2db      	uxtb	r3, r3
 800181e:	2b00      	cmp	r3, #0
 8001820:	f000 8090 	beq.w	8001944 <main+0x2bc>
		{
			EXTI_AVISORY_FLAG = 0; // bajar la bandera de interrupcin
 8001824:	4b21      	ldr	r3, [pc, #132]	; (80018ac <main+0x224>)
 8001826:	2200      	movs	r2, #0
 8001828:	701a      	strb	r2, [r3, #0]

			//Revisar el estado del pin DT para determinar la direccin del giro
			if (HAL_GPIO_ReadPin(ENCODER_DATA_GPIO_Port, ENCODER_DATA_Pin) == GPIO_PIN_SET){
 800182a:	2102      	movs	r1, #2
 800182c:	4818      	ldr	r0, [pc, #96]	; (8001890 <main+0x208>)
 800182e:	f002 fcbd 	bl	80041ac <HAL_GPIO_ReadPin>
 8001832:	4603      	mov	r3, r0
 8001834:	2b01      	cmp	r3, #1
 8001836:	d10e      	bne.n	8001856 <main+0x1ce>
				Tarifa++; // incrementar la tarifa
 8001838:	4b1d      	ldr	r3, [pc, #116]	; (80018b0 <main+0x228>)
 800183a:	881b      	ldrh	r3, [r3, #0]
 800183c:	3301      	adds	r3, #1
 800183e:	b29a      	uxth	r2, r3
 8001840:	4b1b      	ldr	r3, [pc, #108]	; (80018b0 <main+0x228>)
 8001842:	801a      	strh	r2, [r3, #0]
				if (Tarifa > 4095) Tarifa = 0; // reiniciar la tarifa si supera 4095
 8001844:	4b1a      	ldr	r3, [pc, #104]	; (80018b0 <main+0x228>)
 8001846:	881b      	ldrh	r3, [r3, #0]
 8001848:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800184c:	d33a      	bcc.n	80018c4 <main+0x23c>
 800184e:	4b18      	ldr	r3, [pc, #96]	; (80018b0 <main+0x228>)
 8001850:	2200      	movs	r2, #0
 8001852:	801a      	strh	r2, [r3, #0]
 8001854:	e036      	b.n	80018c4 <main+0x23c>
			} else {
				if (Tarifa > 0) Tarifa--; // decrementar la tarifa
 8001856:	4b16      	ldr	r3, [pc, #88]	; (80018b0 <main+0x228>)
 8001858:	881b      	ldrh	r3, [r3, #0]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d02a      	beq.n	80018b4 <main+0x22c>
 800185e:	4b14      	ldr	r3, [pc, #80]	; (80018b0 <main+0x228>)
 8001860:	881b      	ldrh	r3, [r3, #0]
 8001862:	3b01      	subs	r3, #1
 8001864:	b29a      	uxth	r2, r3
 8001866:	4b12      	ldr	r3, [pc, #72]	; (80018b0 <main+0x228>)
 8001868:	801a      	strh	r2, [r3, #0]
 800186a:	e02b      	b.n	80018c4 <main+0x23c>
 800186c:	20000298 	.word	0x20000298
 8001870:	200002e0 	.word	0x200002e0
 8001874:	20000328 	.word	0x20000328
 8001878:	20000404 	.word	0x20000404
 800187c:	200001f0 	.word	0x200001f0
 8001880:	20000408 	.word	0x20000408
 8001884:	200003b4 	.word	0x200003b4
 8001888:	200003f8 	.word	0x200003f8
 800188c:	2000052c 	.word	0x2000052c
 8001890:	40020400 	.word	0x40020400
 8001894:	40020800 	.word	0x40020800
 8001898:	20000401 	.word	0x20000401
 800189c:	20000400 	.word	0x20000400
 80018a0:	200003ff 	.word	0x200003ff
 80018a4:	200003fe 	.word	0x200003fe
 80018a8:	200003fa 	.word	0x200003fa
 80018ac:	200003f9 	.word	0x200003f9
 80018b0:	200003fc 	.word	0x200003fc
				else if (Tarifa == 0) Tarifa = 4095; // reiniciar si la tarifa es igual a 0
 80018b4:	4b3f      	ldr	r3, [pc, #252]	; (80019b4 <main+0x32c>)
 80018b6:	881b      	ldrh	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d103      	bne.n	80018c4 <main+0x23c>
 80018bc:	4b3d      	ldr	r3, [pc, #244]	; (80019b4 <main+0x32c>)
 80018be:	f640 72ff 	movw	r2, #4095	; 0xfff
 80018c2:	801a      	strh	r2, [r3, #0]
			}
			// actualizar las variables de las cifras de la tarifa
			Unidad_mil = Tarifa / 1000;
 80018c4:	4b3b      	ldr	r3, [pc, #236]	; (80019b4 <main+0x32c>)
 80018c6:	881b      	ldrh	r3, [r3, #0]
 80018c8:	4a3b      	ldr	r2, [pc, #236]	; (80019b8 <main+0x330>)
 80018ca:	fba2 2303 	umull	r2, r3, r2, r3
 80018ce:	099b      	lsrs	r3, r3, #6
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	4b39      	ldr	r3, [pc, #228]	; (80019bc <main+0x334>)
 80018d6:	701a      	strb	r2, [r3, #0]
			Centenas = (Tarifa % 1000) / 100;
 80018d8:	4b36      	ldr	r3, [pc, #216]	; (80019b4 <main+0x32c>)
 80018da:	881b      	ldrh	r3, [r3, #0]
 80018dc:	4a36      	ldr	r2, [pc, #216]	; (80019b8 <main+0x330>)
 80018de:	fba2 1203 	umull	r1, r2, r2, r3
 80018e2:	0992      	lsrs	r2, r2, #6
 80018e4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80018e8:	fb01 f202 	mul.w	r2, r1, r2
 80018ec:	1a9b      	subs	r3, r3, r2
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	4a33      	ldr	r2, [pc, #204]	; (80019c0 <main+0x338>)
 80018f2:	fba2 2303 	umull	r2, r3, r2, r3
 80018f6:	095b      	lsrs	r3, r3, #5
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	b2da      	uxtb	r2, r3
 80018fc:	4b31      	ldr	r3, [pc, #196]	; (80019c4 <main+0x33c>)
 80018fe:	701a      	strb	r2, [r3, #0]
			Decenas = (Tarifa % 100) / 10;
 8001900:	4b2c      	ldr	r3, [pc, #176]	; (80019b4 <main+0x32c>)
 8001902:	881b      	ldrh	r3, [r3, #0]
 8001904:	4a2e      	ldr	r2, [pc, #184]	; (80019c0 <main+0x338>)
 8001906:	fba2 1203 	umull	r1, r2, r2, r3
 800190a:	0952      	lsrs	r2, r2, #5
 800190c:	2164      	movs	r1, #100	; 0x64
 800190e:	fb01 f202 	mul.w	r2, r1, r2
 8001912:	1a9b      	subs	r3, r3, r2
 8001914:	b29b      	uxth	r3, r3
 8001916:	4a2c      	ldr	r2, [pc, #176]	; (80019c8 <main+0x340>)
 8001918:	fba2 2303 	umull	r2, r3, r2, r3
 800191c:	08db      	lsrs	r3, r3, #3
 800191e:	b29b      	uxth	r3, r3
 8001920:	b2da      	uxtb	r2, r3
 8001922:	4b2a      	ldr	r3, [pc, #168]	; (80019cc <main+0x344>)
 8001924:	701a      	strb	r2, [r3, #0]
			Unidades = Tarifa % 10;
 8001926:	4b23      	ldr	r3, [pc, #140]	; (80019b4 <main+0x32c>)
 8001928:	881a      	ldrh	r2, [r3, #0]
 800192a:	4b27      	ldr	r3, [pc, #156]	; (80019c8 <main+0x340>)
 800192c:	fba3 1302 	umull	r1, r3, r3, r2
 8001930:	08d9      	lsrs	r1, r3, #3
 8001932:	460b      	mov	r3, r1
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	440b      	add	r3, r1
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	1ad3      	subs	r3, r2, r3
 800193c:	b29b      	uxth	r3, r3
 800193e:	b2da      	uxtb	r2, r3
 8001940:	4b23      	ldr	r3, [pc, #140]	; (80019d0 <main+0x348>)
 8001942:	701a      	strb	r2, [r3, #0]
			//Dentro de la rutina de servicio de interrupcin del EXTI no se debe hacer nada ms que subir una bandera
			//y hacer el trabajo pesado en el while principal

		}

		if (g_uart_cmd_ready)
 8001944:	4b23      	ldr	r3, [pc, #140]	; (80019d4 <main+0x34c>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	b2db      	uxtb	r3, r3
 800194a:	2b00      	cmp	r3, #0
 800194c:	d02e      	beq.n	80019ac <main+0x324>
		{
		    uint16_t len = g_uart_cmd_len;
 800194e:	4b22      	ldr	r3, [pc, #136]	; (80019d8 <main+0x350>)
 8001950:	881b      	ldrh	r3, [r3, #0]
 8001952:	80fb      	strh	r3, [r7, #6]

		    if (len >= UART_RX_BUFFER_SIZE) {
 8001954:	88fb      	ldrh	r3, [r7, #6]
 8001956:	2b7f      	cmp	r3, #127	; 0x7f
 8001958:	d901      	bls.n	800195e <main+0x2d6>
		        len = UART_RX_BUFFER_SIZE - 1;
 800195a:	237f      	movs	r3, #127	; 0x7f
 800195c:	80fb      	strh	r3, [r7, #6]
		    }

		    memcpy(g_uart_cmd_buffer, (uint8_t*)g_uart_rx_buffer, len);
 800195e:	88fb      	ldrh	r3, [r7, #6]
 8001960:	461a      	mov	r2, r3
 8001962:	491e      	ldr	r1, [pc, #120]	; (80019dc <main+0x354>)
 8001964:	481e      	ldr	r0, [pc, #120]	; (80019e0 <main+0x358>)
 8001966:	f007 f886 	bl	8008a76 <memcpy>
		    g_uart_cmd_buffer[len] = '\0';
 800196a:	88fb      	ldrh	r3, [r7, #6]
 800196c:	4a1c      	ldr	r2, [pc, #112]	; (80019e0 <main+0x358>)
 800196e:	2100      	movs	r1, #0
 8001970:	54d1      	strb	r1, [r2, r3]

		    g_uart_cmd_ready = 0;
 8001972:	4b18      	ldr	r3, [pc, #96]	; (80019d4 <main+0x34c>)
 8001974:	2200      	movs	r2, #0
 8001976:	701a      	strb	r2, [r3, #0]
		    g_uart_cmd_len = 0;
 8001978:	4b17      	ldr	r3, [pc, #92]	; (80019d8 <main+0x350>)
 800197a:	2200      	movs	r2, #0
 800197c:	801a      	strh	r2, [r3, #0]

		    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, g_uart_rx_buffer, UART_RX_BUFFER_SIZE);
 800197e:	2280      	movs	r2, #128	; 0x80
 8001980:	4916      	ldr	r1, [pc, #88]	; (80019dc <main+0x354>)
 8001982:	4818      	ldr	r0, [pc, #96]	; (80019e4 <main+0x35c>)
 8001984:	f004 fab1 	bl	8005eea <HAL_UARTEx_ReceiveToIdle_DMA>
		    __HAL_DMA_DISABLE_IT(huart2.hdmarx, DMA_IT_HT);
 8001988:	4b16      	ldr	r3, [pc, #88]	; (80019e4 <main+0x35c>)
 800198a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	4b14      	ldr	r3, [pc, #80]	; (80019e4 <main+0x35c>)
 8001992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f022 0208 	bic.w	r2, r2, #8
 800199a:	601a      	str	r2, [r3, #0]

		    printf("\r\n");
 800199c:	4812      	ldr	r0, [pc, #72]	; (80019e8 <main+0x360>)
 800199e:	f006 fe7d 	bl	800869c <puts>
		    analizar_y_ejecutar_comando(g_uart_cmd_buffer, len);
 80019a2:	88fb      	ldrh	r3, [r7, #6]
 80019a4:	4619      	mov	r1, r3
 80019a6:	480e      	ldr	r0, [pc, #56]	; (80019e0 <main+0x358>)
 80019a8:	f7ff fbfe 	bl	80011a8 <analizar_y_ejecutar_comando>
		}

		/* --- Tarea 3: Mquina de Estados BJT (No bloqueante) --- */
		// Esta funcin solo hace trabajo si g_estado == ESTADO_EJECUTANDO_BJT
		tick_barrido_bjt();
 80019ac:	f7ff fd8a 	bl	80014c4 <tick_barrido_bjt>
		if (TIMER_ADVISORY_FLAG) //trabajo del timer dentro del while
 80019b0:	e6b2      	b.n	8001718 <main+0x90>
 80019b2:	bf00      	nop
 80019b4:	200003fc 	.word	0x200003fc
 80019b8:	10624dd3 	.word	0x10624dd3
 80019bc:	200003fe 	.word	0x200003fe
 80019c0:	51eb851f 	.word	0x51eb851f
 80019c4:	200003ff 	.word	0x200003ff
 80019c8:	cccccccd 	.word	0xcccccccd
 80019cc:	20000400 	.word	0x20000400
 80019d0:	20000401 	.word	0x20000401
 80019d4:	2000050a 	.word	0x2000050a
 80019d8:	20000508 	.word	0x20000508
 80019dc:	20000408 	.word	0x20000408
 80019e0:	20000488 	.word	0x20000488
 80019e4:	200003b4 	.word	0x200003b4
 80019e8:	0800b7f0 	.word	0x0800b7f0

080019ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b094      	sub	sp, #80	; 0x50
 80019f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019f2:	f107 0320 	add.w	r3, r7, #32
 80019f6:	2230      	movs	r2, #48	; 0x30
 80019f8:	2100      	movs	r1, #0
 80019fa:	4618      	mov	r0, r3
 80019fc:	f006 ff4e 	bl	800889c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a00:	f107 030c 	add.w	r3, r7, #12
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
 8001a0c:	60da      	str	r2, [r3, #12]
 8001a0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a10:	2300      	movs	r3, #0
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	4b2b      	ldr	r3, [pc, #172]	; (8001ac4 <SystemClock_Config+0xd8>)
 8001a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a18:	4a2a      	ldr	r2, [pc, #168]	; (8001ac4 <SystemClock_Config+0xd8>)
 8001a1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a1e:	6413      	str	r3, [r2, #64]	; 0x40
 8001a20:	4b28      	ldr	r3, [pc, #160]	; (8001ac4 <SystemClock_Config+0xd8>)
 8001a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a28:	60bb      	str	r3, [r7, #8]
 8001a2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	607b      	str	r3, [r7, #4]
 8001a30:	4b25      	ldr	r3, [pc, #148]	; (8001ac8 <SystemClock_Config+0xdc>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a24      	ldr	r2, [pc, #144]	; (8001ac8 <SystemClock_Config+0xdc>)
 8001a36:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a3a:	6013      	str	r3, [r2, #0]
 8001a3c:	4b22      	ldr	r3, [pc, #136]	; (8001ac8 <SystemClock_Config+0xdc>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a44:	607b      	str	r3, [r7, #4]
 8001a46:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a48:	2302      	movs	r3, #2
 8001a4a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a50:	2310      	movs	r3, #16
 8001a52:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a54:	2302      	movs	r3, #2
 8001a56:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a5c:	2308      	movs	r3, #8
 8001a5e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001a60:	2364      	movs	r3, #100	; 0x64
 8001a62:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a64:	2302      	movs	r3, #2
 8001a66:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a68:	2304      	movs	r3, #4
 8001a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a6c:	f107 0320 	add.w	r3, r7, #32
 8001a70:	4618      	mov	r0, r3
 8001a72:	f002 fbff 	bl	8004274 <HAL_RCC_OscConfig>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a7c:	f000 fd74 	bl	8002568 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a80:	230f      	movs	r3, #15
 8001a82:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a84:	2302      	movs	r3, #2
 8001a86:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a90:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a92:	2300      	movs	r3, #0
 8001a94:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001a96:	f107 030c 	add.w	r3, r7, #12
 8001a9a:	2103      	movs	r1, #3
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f002 fe61 	bl	8004764 <HAL_RCC_ClockConfig>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001aa8:	f000 fd5e 	bl	8002568 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_PLLCLK, RCC_MCODIV_4);
 8001aac:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001ab0:	f44f 01c0 	mov.w	r1, #6291456	; 0x600000
 8001ab4:	2000      	movs	r0, #0
 8001ab6:	f002 ff3b 	bl	8004930 <HAL_RCC_MCOConfig>
}
 8001aba:	bf00      	nop
 8001abc:	3750      	adds	r7, #80	; 0x50
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40023800 	.word	0x40023800
 8001ac8:	40007000 	.word	0x40007000

08001acc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ad2:	463b      	mov	r3, r7
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ade:	4b28      	ldr	r3, [pc, #160]	; (8001b80 <MX_ADC1_Init+0xb4>)
 8001ae0:	4a28      	ldr	r2, [pc, #160]	; (8001b84 <MX_ADC1_Init+0xb8>)
 8001ae2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ae4:	4b26      	ldr	r3, [pc, #152]	; (8001b80 <MX_ADC1_Init+0xb4>)
 8001ae6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001aea:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001aec:	4b24      	ldr	r3, [pc, #144]	; (8001b80 <MX_ADC1_Init+0xb4>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001af2:	4b23      	ldr	r3, [pc, #140]	; (8001b80 <MX_ADC1_Init+0xb4>)
 8001af4:	2201      	movs	r2, #1
 8001af6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001af8:	4b21      	ldr	r3, [pc, #132]	; (8001b80 <MX_ADC1_Init+0xb4>)
 8001afa:	2201      	movs	r2, #1
 8001afc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001afe:	4b20      	ldr	r3, [pc, #128]	; (8001b80 <MX_ADC1_Init+0xb4>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b06:	4b1e      	ldr	r3, [pc, #120]	; (8001b80 <MX_ADC1_Init+0xb4>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b0c:	4b1c      	ldr	r3, [pc, #112]	; (8001b80 <MX_ADC1_Init+0xb4>)
 8001b0e:	4a1e      	ldr	r2, [pc, #120]	; (8001b88 <MX_ADC1_Init+0xbc>)
 8001b10:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b12:	4b1b      	ldr	r3, [pc, #108]	; (8001b80 <MX_ADC1_Init+0xb4>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001b18:	4b19      	ldr	r3, [pc, #100]	; (8001b80 <MX_ADC1_Init+0xb4>)
 8001b1a:	2202      	movs	r2, #2
 8001b1c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001b1e:	4b18      	ldr	r3, [pc, #96]	; (8001b80 <MX_ADC1_Init+0xb4>)
 8001b20:	2201      	movs	r2, #1
 8001b22:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b26:	4b16      	ldr	r3, [pc, #88]	; (8001b80 <MX_ADC1_Init+0xb4>)
 8001b28:	2201      	movs	r2, #1
 8001b2a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b2c:	4814      	ldr	r0, [pc, #80]	; (8001b80 <MX_ADC1_Init+0xb4>)
 8001b2e:	f001 f8c5 	bl	8002cbc <HAL_ADC_Init>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001b38:	f000 fd16 	bl	8002568 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001b3c:	2304      	movs	r3, #4
 8001b3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b40:	2301      	movs	r3, #1
 8001b42:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001b44:	2301      	movs	r3, #1
 8001b46:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b48:	463b      	mov	r3, r7
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	480c      	ldr	r0, [pc, #48]	; (8001b80 <MX_ADC1_Init+0xb4>)
 8001b4e:	f001 fa07 	bl	8002f60 <HAL_ADC_ConfigChannel>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001b58:	f000 fd06 	bl	8002568 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001b5c:	230e      	movs	r3, #14
 8001b5e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001b60:	2302      	movs	r3, #2
 8001b62:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b64:	463b      	mov	r3, r7
 8001b66:	4619      	mov	r1, r3
 8001b68:	4805      	ldr	r0, [pc, #20]	; (8001b80 <MX_ADC1_Init+0xb4>)
 8001b6a:	f001 f9f9 	bl	8002f60 <HAL_ADC_ConfigChannel>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001b74:	f000 fcf8 	bl	8002568 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b78:	bf00      	nop
 8001b7a:	3710      	adds	r7, #16
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	200001f0 	.word	0x200001f0
 8001b84:	40012000 	.word	0x40012000
 8001b88:	0f000001 	.word	0x0f000001

08001b8c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b92:	f107 0308 	add.w	r3, r7, #8
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]
 8001b9a:	605a      	str	r2, [r3, #4]
 8001b9c:	609a      	str	r2, [r3, #8]
 8001b9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ba0:	463b      	mov	r3, r7
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ba8:	4b1e      	ldr	r3, [pc, #120]	; (8001c24 <MX_TIM2_Init+0x98>)
 8001baa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001bae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9999;
 8001bb0:	4b1c      	ldr	r3, [pc, #112]	; (8001c24 <MX_TIM2_Init+0x98>)
 8001bb2:	f242 720f 	movw	r2, #9999	; 0x270f
 8001bb6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bb8:	4b1a      	ldr	r3, [pc, #104]	; (8001c24 <MX_TIM2_Init+0x98>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001bbe:	4b19      	ldr	r3, [pc, #100]	; (8001c24 <MX_TIM2_Init+0x98>)
 8001bc0:	f242 720f 	movw	r2, #9999	; 0x270f
 8001bc4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bc6:	4b17      	ldr	r3, [pc, #92]	; (8001c24 <MX_TIM2_Init+0x98>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bcc:	4b15      	ldr	r3, [pc, #84]	; (8001c24 <MX_TIM2_Init+0x98>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001bd2:	4814      	ldr	r0, [pc, #80]	; (8001c24 <MX_TIM2_Init+0x98>)
 8001bd4:	f003 f84e 	bl	8004c74 <HAL_TIM_Base_Init>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001bde:	f000 fcc3 	bl	8002568 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001be2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001be6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001be8:	f107 0308 	add.w	r3, r7, #8
 8001bec:	4619      	mov	r1, r3
 8001bee:	480d      	ldr	r0, [pc, #52]	; (8001c24 <MX_TIM2_Init+0x98>)
 8001bf0:	f003 fbbc 	bl	800536c <HAL_TIM_ConfigClockSource>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001bfa:	f000 fcb5 	bl	8002568 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c02:	2300      	movs	r3, #0
 8001c04:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c06:	463b      	mov	r3, r7
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4806      	ldr	r0, [pc, #24]	; (8001c24 <MX_TIM2_Init+0x98>)
 8001c0c:	f003 ff6a 	bl	8005ae4 <HAL_TIMEx_MasterConfigSynchronization>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001c16:	f000 fca7 	bl	8002568 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c1a:	bf00      	nop
 8001c1c:	3718      	adds	r7, #24
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	20000298 	.word	0x20000298

08001c28 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c2e:	f107 0308 	add.w	r3, r7, #8
 8001c32:	2200      	movs	r2, #0
 8001c34:	601a      	str	r2, [r3, #0]
 8001c36:	605a      	str	r2, [r3, #4]
 8001c38:	609a      	str	r2, [r3, #8]
 8001c3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c3c:	463b      	mov	r3, r7
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c44:	4b1d      	ldr	r3, [pc, #116]	; (8001cbc <MX_TIM3_Init+0x94>)
 8001c46:	4a1e      	ldr	r2, [pc, #120]	; (8001cc0 <MX_TIM3_Init+0x98>)
 8001c48:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9999;
 8001c4a:	4b1c      	ldr	r3, [pc, #112]	; (8001cbc <MX_TIM3_Init+0x94>)
 8001c4c:	f242 720f 	movw	r2, #9999	; 0x270f
 8001c50:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c52:	4b1a      	ldr	r3, [pc, #104]	; (8001cbc <MX_TIM3_Init+0x94>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59;
 8001c58:	4b18      	ldr	r3, [pc, #96]	; (8001cbc <MX_TIM3_Init+0x94>)
 8001c5a:	223b      	movs	r2, #59	; 0x3b
 8001c5c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c5e:	4b17      	ldr	r3, [pc, #92]	; (8001cbc <MX_TIM3_Init+0x94>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c64:	4b15      	ldr	r3, [pc, #84]	; (8001cbc <MX_TIM3_Init+0x94>)
 8001c66:	2280      	movs	r2, #128	; 0x80
 8001c68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c6a:	4814      	ldr	r0, [pc, #80]	; (8001cbc <MX_TIM3_Init+0x94>)
 8001c6c:	f003 f802 	bl	8004c74 <HAL_TIM_Base_Init>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001c76:	f000 fc77 	bl	8002568 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c7e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c80:	f107 0308 	add.w	r3, r7, #8
 8001c84:	4619      	mov	r1, r3
 8001c86:	480d      	ldr	r0, [pc, #52]	; (8001cbc <MX_TIM3_Init+0x94>)
 8001c88:	f003 fb70 	bl	800536c <HAL_TIM_ConfigClockSource>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001c92:	f000 fc69 	bl	8002568 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c96:	2300      	movs	r3, #0
 8001c98:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c9e:	463b      	mov	r3, r7
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4806      	ldr	r0, [pc, #24]	; (8001cbc <MX_TIM3_Init+0x94>)
 8001ca4:	f003 ff1e 	bl	8005ae4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001cae:	f000 fc5b 	bl	8002568 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001cb2:	bf00      	nop
 8001cb4:	3718      	adds	r7, #24
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	200002e0 	.word	0x200002e0
 8001cc0:	40000400 	.word	0x40000400

08001cc4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08a      	sub	sp, #40	; 0x28
 8001cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cca:	f107 0320 	add.w	r3, r7, #32
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cd4:	1d3b      	adds	r3, r7, #4
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	601a      	str	r2, [r3, #0]
 8001cda:	605a      	str	r2, [r3, #4]
 8001cdc:	609a      	str	r2, [r3, #8]
 8001cde:	60da      	str	r2, [r3, #12]
 8001ce0:	611a      	str	r2, [r3, #16]
 8001ce2:	615a      	str	r2, [r3, #20]
 8001ce4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001ce6:	4b27      	ldr	r3, [pc, #156]	; (8001d84 <MX_TIM5_Init+0xc0>)
 8001ce8:	4a27      	ldr	r2, [pc, #156]	; (8001d88 <MX_TIM5_Init+0xc4>)
 8001cea:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 100;
 8001cec:	4b25      	ldr	r3, [pc, #148]	; (8001d84 <MX_TIM5_Init+0xc0>)
 8001cee:	2264      	movs	r2, #100	; 0x64
 8001cf0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cf2:	4b24      	ldr	r3, [pc, #144]	; (8001d84 <MX_TIM5_Init+0xc0>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000;
 8001cf8:	4b22      	ldr	r3, [pc, #136]	; (8001d84 <MX_TIM5_Init+0xc0>)
 8001cfa:	f242 7210 	movw	r2, #10000	; 0x2710
 8001cfe:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d00:	4b20      	ldr	r3, [pc, #128]	; (8001d84 <MX_TIM5_Init+0xc0>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d06:	4b1f      	ldr	r3, [pc, #124]	; (8001d84 <MX_TIM5_Init+0xc0>)
 8001d08:	2280      	movs	r2, #128	; 0x80
 8001d0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001d0c:	481d      	ldr	r0, [pc, #116]	; (8001d84 <MX_TIM5_Init+0xc0>)
 8001d0e:	f003 f863 	bl	8004dd8 <HAL_TIM_PWM_Init>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8001d18:	f000 fc26 	bl	8002568 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d20:	2300      	movs	r3, #0
 8001d22:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001d24:	f107 0320 	add.w	r3, r7, #32
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4816      	ldr	r0, [pc, #88]	; (8001d84 <MX_TIM5_Init+0xc0>)
 8001d2c:	f003 feda 	bl	8005ae4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8001d36:	f000 fc17 	bl	8002568 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d3a:	2360      	movs	r3, #96	; 0x60
 8001d3c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d42:	2300      	movs	r3, #0
 8001d44:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d46:	2300      	movs	r3, #0
 8001d48:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d4a:	1d3b      	adds	r3, r7, #4
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	4619      	mov	r1, r3
 8001d50:	480c      	ldr	r0, [pc, #48]	; (8001d84 <MX_TIM5_Init+0xc0>)
 8001d52:	f003 fa49 	bl	80051e8 <HAL_TIM_PWM_ConfigChannel>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8001d5c:	f000 fc04 	bl	8002568 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d60:	1d3b      	adds	r3, r7, #4
 8001d62:	2204      	movs	r2, #4
 8001d64:	4619      	mov	r1, r3
 8001d66:	4807      	ldr	r0, [pc, #28]	; (8001d84 <MX_TIM5_Init+0xc0>)
 8001d68:	f003 fa3e 	bl	80051e8 <HAL_TIM_PWM_ConfigChannel>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8001d72:	f000 fbf9 	bl	8002568 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001d76:	4803      	ldr	r0, [pc, #12]	; (8001d84 <MX_TIM5_Init+0xc0>)
 8001d78:	f000 fd1e 	bl	80027b8 <HAL_TIM_MspPostInit>

}
 8001d7c:	bf00      	nop
 8001d7e:	3728      	adds	r7, #40	; 0x28
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	20000328 	.word	0x20000328
 8001d88:	40000c00 	.word	0x40000c00

08001d8c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d90:	4b12      	ldr	r3, [pc, #72]	; (8001ddc <MX_USART1_UART_Init+0x50>)
 8001d92:	4a13      	ldr	r2, [pc, #76]	; (8001de0 <MX_USART1_UART_Init+0x54>)
 8001d94:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d96:	4b11      	ldr	r3, [pc, #68]	; (8001ddc <MX_USART1_UART_Init+0x50>)
 8001d98:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d9c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d9e:	4b0f      	ldr	r3, [pc, #60]	; (8001ddc <MX_USART1_UART_Init+0x50>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001da4:	4b0d      	ldr	r3, [pc, #52]	; (8001ddc <MX_USART1_UART_Init+0x50>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001daa:	4b0c      	ldr	r3, [pc, #48]	; (8001ddc <MX_USART1_UART_Init+0x50>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001db0:	4b0a      	ldr	r3, [pc, #40]	; (8001ddc <MX_USART1_UART_Init+0x50>)
 8001db2:	220c      	movs	r2, #12
 8001db4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001db6:	4b09      	ldr	r3, [pc, #36]	; (8001ddc <MX_USART1_UART_Init+0x50>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dbc:	4b07      	ldr	r3, [pc, #28]	; (8001ddc <MX_USART1_UART_Init+0x50>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	61da      	str	r2, [r3, #28]
  if (HAL_MultiProcessor_Init(&huart1, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	4805      	ldr	r0, [pc, #20]	; (8001ddc <MX_USART1_UART_Init+0x50>)
 8001dc8:	f003 ff0e 	bl	8005be8 <HAL_MultiProcessor_Init>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d001      	beq.n	8001dd6 <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 8001dd2:	f000 fbc9 	bl	8002568 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	20000370 	.word	0x20000370
 8001de0:	40011000 	.word	0x40011000

08001de4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001de8:	4b12      	ldr	r3, [pc, #72]	; (8001e34 <MX_USART2_UART_Init+0x50>)
 8001dea:	4a13      	ldr	r2, [pc, #76]	; (8001e38 <MX_USART2_UART_Init+0x54>)
 8001dec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001dee:	4b11      	ldr	r3, [pc, #68]	; (8001e34 <MX_USART2_UART_Init+0x50>)
 8001df0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001df4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001df6:	4b0f      	ldr	r3, [pc, #60]	; (8001e34 <MX_USART2_UART_Init+0x50>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001dfc:	4b0d      	ldr	r3, [pc, #52]	; (8001e34 <MX_USART2_UART_Init+0x50>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e02:	4b0c      	ldr	r3, [pc, #48]	; (8001e34 <MX_USART2_UART_Init+0x50>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e08:	4b0a      	ldr	r3, [pc, #40]	; (8001e34 <MX_USART2_UART_Init+0x50>)
 8001e0a:	220c      	movs	r2, #12
 8001e0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e0e:	4b09      	ldr	r3, [pc, #36]	; (8001e34 <MX_USART2_UART_Init+0x50>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e14:	4b07      	ldr	r3, [pc, #28]	; (8001e34 <MX_USART2_UART_Init+0x50>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	61da      	str	r2, [r3, #28]
  if (HAL_MultiProcessor_Init(&huart2, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	4805      	ldr	r0, [pc, #20]	; (8001e34 <MX_USART2_UART_Init+0x50>)
 8001e20:	f003 fee2 	bl	8005be8 <HAL_MultiProcessor_Init>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8001e2a:	f000 fb9d 	bl	8002568 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e2e:	bf00      	nop
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	200003b4 	.word	0x200003b4
 8001e38:	40004400 	.word	0x40004400

08001e3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	607b      	str	r3, [r7, #4]
 8001e46:	4b0c      	ldr	r3, [pc, #48]	; (8001e78 <MX_DMA_Init+0x3c>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4a:	4a0b      	ldr	r2, [pc, #44]	; (8001e78 <MX_DMA_Init+0x3c>)
 8001e4c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e50:	6313      	str	r3, [r2, #48]	; 0x30
 8001e52:	4b09      	ldr	r3, [pc, #36]	; (8001e78 <MX_DMA_Init+0x3c>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e5a:	607b      	str	r3, [r7, #4]
 8001e5c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	2100      	movs	r1, #0
 8001e62:	2038      	movs	r0, #56	; 0x38
 8001e64:	f001 fc07 	bl	8003676 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001e68:	2038      	movs	r0, #56	; 0x38
 8001e6a:	f001 fc20 	bl	80036ae <HAL_NVIC_EnableIRQ>

}
 8001e6e:	bf00      	nop
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	40023800 	.word	0x40023800

08001e7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b08a      	sub	sp, #40	; 0x28
 8001e80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e82:	f107 0314 	add.w	r3, r7, #20
 8001e86:	2200      	movs	r2, #0
 8001e88:	601a      	str	r2, [r3, #0]
 8001e8a:	605a      	str	r2, [r3, #4]
 8001e8c:	609a      	str	r2, [r3, #8]
 8001e8e:	60da      	str	r2, [r3, #12]
 8001e90:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e92:	2300      	movs	r3, #0
 8001e94:	613b      	str	r3, [r7, #16]
 8001e96:	4b7b      	ldr	r3, [pc, #492]	; (8002084 <MX_GPIO_Init+0x208>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9a:	4a7a      	ldr	r2, [pc, #488]	; (8002084 <MX_GPIO_Init+0x208>)
 8001e9c:	f043 0304 	orr.w	r3, r3, #4
 8001ea0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ea2:	4b78      	ldr	r3, [pc, #480]	; (8002084 <MX_GPIO_Init+0x208>)
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea6:	f003 0304 	and.w	r3, r3, #4
 8001eaa:	613b      	str	r3, [r7, #16]
 8001eac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	4b74      	ldr	r3, [pc, #464]	; (8002084 <MX_GPIO_Init+0x208>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb6:	4a73      	ldr	r2, [pc, #460]	; (8002084 <MX_GPIO_Init+0x208>)
 8001eb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ebe:	4b71      	ldr	r3, [pc, #452]	; (8002084 <MX_GPIO_Init+0x208>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60bb      	str	r3, [r7, #8]
 8001ece:	4b6d      	ldr	r3, [pc, #436]	; (8002084 <MX_GPIO_Init+0x208>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed2:	4a6c      	ldr	r2, [pc, #432]	; (8002084 <MX_GPIO_Init+0x208>)
 8001ed4:	f043 0301 	orr.w	r3, r3, #1
 8001ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eda:	4b6a      	ldr	r3, [pc, #424]	; (8002084 <MX_GPIO_Init+0x208>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	f003 0301 	and.w	r3, r3, #1
 8001ee2:	60bb      	str	r3, [r7, #8]
 8001ee4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	607b      	str	r3, [r7, #4]
 8001eea:	4b66      	ldr	r3, [pc, #408]	; (8002084 <MX_GPIO_Init+0x208>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	4a65      	ldr	r2, [pc, #404]	; (8002084 <MX_GPIO_Init+0x208>)
 8001ef0:	f043 0302 	orr.w	r3, r3, #2
 8001ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ef6:	4b63      	ldr	r3, [pc, #396]	; (8002084 <MX_GPIO_Init+0x208>)
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	607b      	str	r3, [r7, #4]
 8001f00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	603b      	str	r3, [r7, #0]
 8001f06:	4b5f      	ldr	r3, [pc, #380]	; (8002084 <MX_GPIO_Init+0x208>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0a:	4a5e      	ldr	r2, [pc, #376]	; (8002084 <MX_GPIO_Init+0x208>)
 8001f0c:	f043 0308 	orr.w	r3, r3, #8
 8001f10:	6313      	str	r3, [r2, #48]	; 0x30
 8001f12:	4b5c      	ldr	r3, [pc, #368]	; (8002084 <MX_GPIO_Init+0x208>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	f003 0308 	and.w	r3, r3, #8
 8001f1a:	603b      	str	r3, [r7, #0]
 8001f1c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, UNIDADES_MIL_Pin|CENTENAS_Pin|DECENAS_Pin|SEG_D_Pin
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f643 4160 	movw	r1, #15456	; 0x3c60
 8001f24:	4858      	ldr	r0, [pc, #352]	; (8002088 <MX_GPIO_Init+0x20c>)
 8001f26:	f002 f959 	bl	80041dc <HAL_GPIO_WritePin>
                          |SEG_C_Pin|SEG_E_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BLINKY_GPIO_Port, LED_BLINKY_Pin, GPIO_PIN_RESET);
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	2102      	movs	r1, #2
 8001f2e:	4857      	ldr	r0, [pc, #348]	; (800208c <MX_GPIO_Init+0x210>)
 8001f30:	f002 f954 	bl	80041dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_A_Pin|UNIDADES_Pin, GPIO_PIN_RESET);
 8001f34:	2200      	movs	r2, #0
 8001f36:	f44f 5184 	mov.w	r1, #4224	; 0x1080
 8001f3a:	4855      	ldr	r0, [pc, #340]	; (8002090 <MX_GPIO_Init+0x214>)
 8001f3c:	f002 f94e 	bl	80041dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG_F_Pin|SEG_B_Pin, GPIO_PIN_RESET);
 8001f40:	2200      	movs	r2, #0
 8001f42:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001f46:	4853      	ldr	r0, [pc, #332]	; (8002094 <MX_GPIO_Init+0x218>)
 8001f48:	f002 f948 	bl	80041dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	2104      	movs	r1, #4
 8001f50:	4851      	ldr	r0, [pc, #324]	; (8002098 <MX_GPIO_Init+0x21c>)
 8001f52:	f002 f943 	bl	80041dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : UNIDADES_MIL_Pin */
  GPIO_InitStruct.Pin = UNIDADES_MIL_Pin;
 8001f56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f60:	2300      	movs	r3, #0
 8001f62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f64:	2300      	movs	r3, #0
 8001f66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UNIDADES_MIL_GPIO_Port, &GPIO_InitStruct);
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4846      	ldr	r0, [pc, #280]	; (8002088 <MX_GPIO_Init+0x20c>)
 8001f70:	f001 ff98 	bl	8003ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_BLINKY_Pin */
  GPIO_InitStruct.Pin = LED_BLINKY_Pin;
 8001f74:	2302      	movs	r3, #2
 8001f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f80:	2302      	movs	r3, #2
 8001f82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_BLINKY_GPIO_Port, &GPIO_InitStruct);
 8001f84:	f107 0314 	add.w	r3, r7, #20
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4840      	ldr	r0, [pc, #256]	; (800208c <MX_GPIO_Init+0x210>)
 8001f8c:	f001 ff8a 	bl	8003ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CENTENAS_Pin DECENAS_Pin SEG_D_Pin SEG_C_Pin
                           SEG_E_Pin */
  GPIO_InitStruct.Pin = CENTENAS_Pin|DECENAS_Pin|SEG_D_Pin|SEG_C_Pin
 8001f90:	f44f 53e3 	mov.w	r3, #7264	; 0x1c60
 8001f94:	617b      	str	r3, [r7, #20]
                          |SEG_E_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f96:	2301      	movs	r3, #1
 8001f98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fa2:	f107 0314 	add.w	r3, r7, #20
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4837      	ldr	r0, [pc, #220]	; (8002088 <MX_GPIO_Init+0x20c>)
 8001faa:	f001 ff7b 	bl	8003ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENCODER_DATA_Pin */
  GPIO_InitStruct.Pin = ENCODER_DATA_Pin;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENCODER_DATA_GPIO_Port, &GPIO_InitStruct);
 8001fba:	f107 0314 	add.w	r3, r7, #20
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4833      	ldr	r0, [pc, #204]	; (8002090 <MX_GPIO_Init+0x214>)
 8001fc2:	f001 ff6f 	bl	8003ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENCODER_CLK_Pin ENCODER_SW_Pin */
  GPIO_InitStruct.Pin = ENCODER_CLK_Pin|ENCODER_SW_Pin;
 8001fc6:	f248 0304 	movw	r3, #32772	; 0x8004
 8001fca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fcc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001fd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fd6:	f107 0314 	add.w	r3, r7, #20
 8001fda:	4619      	mov	r1, r3
 8001fdc:	482c      	ldr	r0, [pc, #176]	; (8002090 <MX_GPIO_Init+0x214>)
 8001fde:	f001 ff61 	bl	8003ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_A_Pin UNIDADES_Pin */
  GPIO_InitStruct.Pin = SEG_A_Pin|UNIDADES_Pin;
 8001fe2:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 8001fe6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fec:	2300      	movs	r3, #0
 8001fee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ff4:	f107 0314 	add.w	r3, r7, #20
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4825      	ldr	r0, [pc, #148]	; (8002090 <MX_GPIO_Init+0x214>)
 8001ffc:	f001 ff52 	bl	8003ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002000:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002004:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002006:	2302      	movs	r3, #2
 8002008:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200a:	2300      	movs	r3, #0
 800200c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800200e:	2303      	movs	r3, #3
 8002010:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002012:	2300      	movs	r3, #0
 8002014:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002016:	f107 0314 	add.w	r3, r7, #20
 800201a:	4619      	mov	r1, r3
 800201c:	481d      	ldr	r0, [pc, #116]	; (8002094 <MX_GPIO_Init+0x218>)
 800201e:	f001 ff41 	bl	8003ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_F_Pin SEG_B_Pin */
  GPIO_InitStruct.Pin = SEG_F_Pin|SEG_B_Pin;
 8002022:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002026:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002028:	2301      	movs	r3, #1
 800202a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202c:	2300      	movs	r3, #0
 800202e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002030:	2302      	movs	r3, #2
 8002032:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002034:	f107 0314 	add.w	r3, r7, #20
 8002038:	4619      	mov	r1, r3
 800203a:	4816      	ldr	r0, [pc, #88]	; (8002094 <MX_GPIO_Init+0x218>)
 800203c:	f001 ff32 	bl	8003ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SEG_G_Pin */
  GPIO_InitStruct.Pin = SEG_G_Pin;
 8002040:	2304      	movs	r3, #4
 8002042:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002044:	2301      	movs	r3, #1
 8002046:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002048:	2300      	movs	r3, #0
 800204a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800204c:	2302      	movs	r3, #2
 800204e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SEG_G_GPIO_Port, &GPIO_InitStruct);
 8002050:	f107 0314 	add.w	r3, r7, #20
 8002054:	4619      	mov	r1, r3
 8002056:	4810      	ldr	r0, [pc, #64]	; (8002098 <MX_GPIO_Init+0x21c>)
 8002058:	f001 ff24 	bl	8003ea4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800205c:	2200      	movs	r2, #0
 800205e:	2100      	movs	r1, #0
 8002060:	2008      	movs	r0, #8
 8002062:	f001 fb08 	bl	8003676 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002066:	2008      	movs	r0, #8
 8002068:	f001 fb21 	bl	80036ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800206c:	2200      	movs	r2, #0
 800206e:	2100      	movs	r1, #0
 8002070:	2028      	movs	r0, #40	; 0x28
 8002072:	f001 fb00 	bl	8003676 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002076:	2028      	movs	r0, #40	; 0x28
 8002078:	f001 fb19 	bl	80036ae <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800207c:	bf00      	nop
 800207e:	3728      	adds	r7, #40	; 0x28
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	40023800 	.word	0x40023800
 8002088:	40020800 	.word	0x40020800
 800208c:	40021c00 	.word	0x40021c00
 8002090:	40020400 	.word	0x40020400
 8002094:	40020000 	.word	0x40020000
 8002098:	40020c00 	.word	0x40020c00

0800209c <lightNumber>:

/* USER CODE BEGIN 4 */

void lightNumber(uint8_t number) {
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4603      	mov	r3, r0
 80020a4:	71fb      	strb	r3, [r7, #7]
	// Definiciones de pines para un display de 7 segmentos (a-g)
	// se puede reducir el codigo apagando todos los segmentos primero y luego encendiendo unicamente
	// los necesarios pero se hizo as por claridad

	switch (number) {
 80020a6:	79fb      	ldrb	r3, [r7, #7]
 80020a8:	2b09      	cmp	r3, #9
 80020aa:	f200 81c3 	bhi.w	8002434 <lightNumber+0x398>
 80020ae:	a201      	add	r2, pc, #4	; (adr r2, 80020b4 <lightNumber+0x18>)
 80020b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020b4:	080020dd 	.word	0x080020dd
 80020b8:	08002131 	.word	0x08002131
 80020bc:	08002185 	.word	0x08002185
 80020c0:	080021d9 	.word	0x080021d9
 80020c4:	0800222d 	.word	0x0800222d
 80020c8:	08002281 	.word	0x08002281
 80020cc:	080022d5 	.word	0x080022d5
 80020d0:	08002329 	.word	0x08002329
 80020d4:	0800237d 	.word	0x0800237d
 80020d8:	080023d1 	.word	0x080023d1
	case 0: // Muestra el nmero 0
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 80020dc:	2200      	movs	r2, #0
 80020de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020e2:	48d0      	ldr	r0, [pc, #832]	; (8002424 <lightNumber+0x388>)
 80020e4:	f002 f87a 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 80020e8:	2200      	movs	r2, #0
 80020ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020ee:	48ce      	ldr	r0, [pc, #824]	; (8002428 <lightNumber+0x38c>)
 80020f0:	f002 f874 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 80020f4:	2200      	movs	r2, #0
 80020f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020fa:	48cc      	ldr	r0, [pc, #816]	; (800242c <lightNumber+0x390>)
 80020fc:	f002 f86e 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 8002100:	2200      	movs	r2, #0
 8002102:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002106:	48c9      	ldr	r0, [pc, #804]	; (800242c <lightNumber+0x390>)
 8002108:	f002 f868 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET); // e
 800210c:	2200      	movs	r2, #0
 800210e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002112:	48c6      	ldr	r0, [pc, #792]	; (800242c <lightNumber+0x390>)
 8002114:	f002 f862 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 8002118:	2200      	movs	r2, #0
 800211a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800211e:	48c2      	ldr	r0, [pc, #776]	; (8002428 <lightNumber+0x38c>)
 8002120:	f002 f85c 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_SET); // g (apagado)
 8002124:	2201      	movs	r2, #1
 8002126:	2104      	movs	r1, #4
 8002128:	48c1      	ldr	r0, [pc, #772]	; (8002430 <lightNumber+0x394>)
 800212a:	f002 f857 	bl	80041dc <HAL_GPIO_WritePin>
		break;
 800212e:	e1ab      	b.n	8002488 <lightNumber+0x3ec>

	case 1: // Muestra el nmero 1
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET); // a (apagado)
 8002130:	2201      	movs	r2, #1
 8002132:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002136:	48bb      	ldr	r0, [pc, #748]	; (8002424 <lightNumber+0x388>)
 8002138:	f002 f850 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 800213c:	2200      	movs	r2, #0
 800213e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002142:	48b9      	ldr	r0, [pc, #740]	; (8002428 <lightNumber+0x38c>)
 8002144:	f002 f84a 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 8002148:	2200      	movs	r2, #0
 800214a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800214e:	48b7      	ldr	r0, [pc, #732]	; (800242c <lightNumber+0x390>)
 8002150:	f002 f844 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET); // d (apagado)
 8002154:	2201      	movs	r2, #1
 8002156:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800215a:	48b4      	ldr	r0, [pc, #720]	; (800242c <lightNumber+0x390>)
 800215c:	f002 f83e 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 8002160:	2201      	movs	r2, #1
 8002162:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002166:	48b1      	ldr	r0, [pc, #708]	; (800242c <lightNumber+0x390>)
 8002168:	f002 f838 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET); // f (apagado)
 800216c:	2201      	movs	r2, #1
 800216e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002172:	48ad      	ldr	r0, [pc, #692]	; (8002428 <lightNumber+0x38c>)
 8002174:	f002 f832 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_SET); // g (apagado)
 8002178:	2201      	movs	r2, #1
 800217a:	2104      	movs	r1, #4
 800217c:	48ac      	ldr	r0, [pc, #688]	; (8002430 <lightNumber+0x394>)
 800217e:	f002 f82d 	bl	80041dc <HAL_GPIO_WritePin>
		break;
 8002182:	e181      	b.n	8002488 <lightNumber+0x3ec>

	case 2: // Muestra el nmero 2
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 8002184:	2200      	movs	r2, #0
 8002186:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800218a:	48a6      	ldr	r0, [pc, #664]	; (8002424 <lightNumber+0x388>)
 800218c:	f002 f826 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 8002190:	2200      	movs	r2, #0
 8002192:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002196:	48a4      	ldr	r0, [pc, #656]	; (8002428 <lightNumber+0x38c>)
 8002198:	f002 f820 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_SET); // c (apagado)
 800219c:	2201      	movs	r2, #1
 800219e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021a2:	48a2      	ldr	r0, [pc, #648]	; (800242c <lightNumber+0x390>)
 80021a4:	f002 f81a 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 80021a8:	2200      	movs	r2, #0
 80021aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021ae:	489f      	ldr	r0, [pc, #636]	; (800242c <lightNumber+0x390>)
 80021b0:	f002 f814 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET); // e
 80021b4:	2200      	movs	r2, #0
 80021b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021ba:	489c      	ldr	r0, [pc, #624]	; (800242c <lightNumber+0x390>)
 80021bc:	f002 f80e 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET); // f (apagado)
 80021c0:	2201      	movs	r2, #1
 80021c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021c6:	4898      	ldr	r0, [pc, #608]	; (8002428 <lightNumber+0x38c>)
 80021c8:	f002 f808 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 80021cc:	2200      	movs	r2, #0
 80021ce:	2104      	movs	r1, #4
 80021d0:	4897      	ldr	r0, [pc, #604]	; (8002430 <lightNumber+0x394>)
 80021d2:	f002 f803 	bl	80041dc <HAL_GPIO_WritePin>
		break;
 80021d6:	e157      	b.n	8002488 <lightNumber+0x3ec>

	case 3: // Muestra el nmero 3
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 80021d8:	2200      	movs	r2, #0
 80021da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021de:	4891      	ldr	r0, [pc, #580]	; (8002424 <lightNumber+0x388>)
 80021e0:	f001 fffc 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 80021e4:	2200      	movs	r2, #0
 80021e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021ea:	488f      	ldr	r0, [pc, #572]	; (8002428 <lightNumber+0x38c>)
 80021ec:	f001 fff6 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 80021f0:	2200      	movs	r2, #0
 80021f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021f6:	488d      	ldr	r0, [pc, #564]	; (800242c <lightNumber+0x390>)
 80021f8:	f001 fff0 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 80021fc:	2200      	movs	r2, #0
 80021fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002202:	488a      	ldr	r0, [pc, #552]	; (800242c <lightNumber+0x390>)
 8002204:	f001 ffea 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 8002208:	2201      	movs	r2, #1
 800220a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800220e:	4887      	ldr	r0, [pc, #540]	; (800242c <lightNumber+0x390>)
 8002210:	f001 ffe4 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET); // f (apagado)
 8002214:	2201      	movs	r2, #1
 8002216:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800221a:	4883      	ldr	r0, [pc, #524]	; (8002428 <lightNumber+0x38c>)
 800221c:	f001 ffde 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 8002220:	2200      	movs	r2, #0
 8002222:	2104      	movs	r1, #4
 8002224:	4882      	ldr	r0, [pc, #520]	; (8002430 <lightNumber+0x394>)
 8002226:	f001 ffd9 	bl	80041dc <HAL_GPIO_WritePin>
		break;
 800222a:	e12d      	b.n	8002488 <lightNumber+0x3ec>

	case 4: // Muestra el nmero 4
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET); // a (apagado)
 800222c:	2201      	movs	r2, #1
 800222e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002232:	487c      	ldr	r0, [pc, #496]	; (8002424 <lightNumber+0x388>)
 8002234:	f001 ffd2 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 8002238:	2200      	movs	r2, #0
 800223a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800223e:	487a      	ldr	r0, [pc, #488]	; (8002428 <lightNumber+0x38c>)
 8002240:	f001 ffcc 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 8002244:	2200      	movs	r2, #0
 8002246:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800224a:	4878      	ldr	r0, [pc, #480]	; (800242c <lightNumber+0x390>)
 800224c:	f001 ffc6 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET); // d (apagado)
 8002250:	2201      	movs	r2, #1
 8002252:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002256:	4875      	ldr	r0, [pc, #468]	; (800242c <lightNumber+0x390>)
 8002258:	f001 ffc0 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 800225c:	2201      	movs	r2, #1
 800225e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002262:	4872      	ldr	r0, [pc, #456]	; (800242c <lightNumber+0x390>)
 8002264:	f001 ffba 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 8002268:	2200      	movs	r2, #0
 800226a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800226e:	486e      	ldr	r0, [pc, #440]	; (8002428 <lightNumber+0x38c>)
 8002270:	f001 ffb4 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 8002274:	2200      	movs	r2, #0
 8002276:	2104      	movs	r1, #4
 8002278:	486d      	ldr	r0, [pc, #436]	; (8002430 <lightNumber+0x394>)
 800227a:	f001 ffaf 	bl	80041dc <HAL_GPIO_WritePin>
		break;
 800227e:	e103      	b.n	8002488 <lightNumber+0x3ec>

	case 5: // Muestra el nmero 5
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 8002280:	2200      	movs	r2, #0
 8002282:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002286:	4867      	ldr	r0, [pc, #412]	; (8002424 <lightNumber+0x388>)
 8002288:	f001 ffa8 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET); // b (apagado)
 800228c:	2201      	movs	r2, #1
 800228e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002292:	4865      	ldr	r0, [pc, #404]	; (8002428 <lightNumber+0x38c>)
 8002294:	f001 ffa2 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 8002298:	2200      	movs	r2, #0
 800229a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800229e:	4863      	ldr	r0, [pc, #396]	; (800242c <lightNumber+0x390>)
 80022a0:	f001 ff9c 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 80022a4:	2200      	movs	r2, #0
 80022a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022aa:	4860      	ldr	r0, [pc, #384]	; (800242c <lightNumber+0x390>)
 80022ac:	f001 ff96 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 80022b0:	2201      	movs	r2, #1
 80022b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022b6:	485d      	ldr	r0, [pc, #372]	; (800242c <lightNumber+0x390>)
 80022b8:	f001 ff90 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 80022bc:	2200      	movs	r2, #0
 80022be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022c2:	4859      	ldr	r0, [pc, #356]	; (8002428 <lightNumber+0x38c>)
 80022c4:	f001 ff8a 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 80022c8:	2200      	movs	r2, #0
 80022ca:	2104      	movs	r1, #4
 80022cc:	4858      	ldr	r0, [pc, #352]	; (8002430 <lightNumber+0x394>)
 80022ce:	f001 ff85 	bl	80041dc <HAL_GPIO_WritePin>
		break;
 80022d2:	e0d9      	b.n	8002488 <lightNumber+0x3ec>

	case 6: // Muestra el nmero 6
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 80022d4:	2200      	movs	r2, #0
 80022d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022da:	4852      	ldr	r0, [pc, #328]	; (8002424 <lightNumber+0x388>)
 80022dc:	f001 ff7e 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET); // b (apagado)
 80022e0:	2201      	movs	r2, #1
 80022e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022e6:	4850      	ldr	r0, [pc, #320]	; (8002428 <lightNumber+0x38c>)
 80022e8:	f001 ff78 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 80022ec:	2200      	movs	r2, #0
 80022ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022f2:	484e      	ldr	r0, [pc, #312]	; (800242c <lightNumber+0x390>)
 80022f4:	f001 ff72 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 80022f8:	2200      	movs	r2, #0
 80022fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022fe:	484b      	ldr	r0, [pc, #300]	; (800242c <lightNumber+0x390>)
 8002300:	f001 ff6c 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET); // e
 8002304:	2200      	movs	r2, #0
 8002306:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800230a:	4848      	ldr	r0, [pc, #288]	; (800242c <lightNumber+0x390>)
 800230c:	f001 ff66 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 8002310:	2200      	movs	r2, #0
 8002312:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002316:	4844      	ldr	r0, [pc, #272]	; (8002428 <lightNumber+0x38c>)
 8002318:	f001 ff60 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 800231c:	2200      	movs	r2, #0
 800231e:	2104      	movs	r1, #4
 8002320:	4843      	ldr	r0, [pc, #268]	; (8002430 <lightNumber+0x394>)
 8002322:	f001 ff5b 	bl	80041dc <HAL_GPIO_WritePin>
		break;
 8002326:	e0af      	b.n	8002488 <lightNumber+0x3ec>

	case 7: // Muestra el nmero 7
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 8002328:	2200      	movs	r2, #0
 800232a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800232e:	483d      	ldr	r0, [pc, #244]	; (8002424 <lightNumber+0x388>)
 8002330:	f001 ff54 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 8002334:	2200      	movs	r2, #0
 8002336:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800233a:	483b      	ldr	r0, [pc, #236]	; (8002428 <lightNumber+0x38c>)
 800233c:	f001 ff4e 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 8002340:	2200      	movs	r2, #0
 8002342:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002346:	4839      	ldr	r0, [pc, #228]	; (800242c <lightNumber+0x390>)
 8002348:	f001 ff48 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET); // d (apagado)
 800234c:	2201      	movs	r2, #1
 800234e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002352:	4836      	ldr	r0, [pc, #216]	; (800242c <lightNumber+0x390>)
 8002354:	f001 ff42 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 8002358:	2201      	movs	r2, #1
 800235a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800235e:	4833      	ldr	r0, [pc, #204]	; (800242c <lightNumber+0x390>)
 8002360:	f001 ff3c 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET); // f (apagado)
 8002364:	2201      	movs	r2, #1
 8002366:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800236a:	482f      	ldr	r0, [pc, #188]	; (8002428 <lightNumber+0x38c>)
 800236c:	f001 ff36 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_SET); // g (apagado)
 8002370:	2201      	movs	r2, #1
 8002372:	2104      	movs	r1, #4
 8002374:	482e      	ldr	r0, [pc, #184]	; (8002430 <lightNumber+0x394>)
 8002376:	f001 ff31 	bl	80041dc <HAL_GPIO_WritePin>
		break;
 800237a:	e085      	b.n	8002488 <lightNumber+0x3ec>

	case 8: // Muestra el nmero 8
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 800237c:	2200      	movs	r2, #0
 800237e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002382:	4828      	ldr	r0, [pc, #160]	; (8002424 <lightNumber+0x388>)
 8002384:	f001 ff2a 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 8002388:	2200      	movs	r2, #0
 800238a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800238e:	4826      	ldr	r0, [pc, #152]	; (8002428 <lightNumber+0x38c>)
 8002390:	f001 ff24 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 8002394:	2200      	movs	r2, #0
 8002396:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800239a:	4824      	ldr	r0, [pc, #144]	; (800242c <lightNumber+0x390>)
 800239c:	f001 ff1e 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 80023a0:	2200      	movs	r2, #0
 80023a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023a6:	4821      	ldr	r0, [pc, #132]	; (800242c <lightNumber+0x390>)
 80023a8:	f001 ff18 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET); // e
 80023ac:	2200      	movs	r2, #0
 80023ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023b2:	481e      	ldr	r0, [pc, #120]	; (800242c <lightNumber+0x390>)
 80023b4:	f001 ff12 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 80023b8:	2200      	movs	r2, #0
 80023ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023be:	481a      	ldr	r0, [pc, #104]	; (8002428 <lightNumber+0x38c>)
 80023c0:	f001 ff0c 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 80023c4:	2200      	movs	r2, #0
 80023c6:	2104      	movs	r1, #4
 80023c8:	4819      	ldr	r0, [pc, #100]	; (8002430 <lightNumber+0x394>)
 80023ca:	f001 ff07 	bl	80041dc <HAL_GPIO_WritePin>
		break;
 80023ce:	e05b      	b.n	8002488 <lightNumber+0x3ec>

	case 9: // Muestra el nmero 9
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 80023d0:	2200      	movs	r2, #0
 80023d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023d6:	4813      	ldr	r0, [pc, #76]	; (8002424 <lightNumber+0x388>)
 80023d8:	f001 ff00 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 80023dc:	2200      	movs	r2, #0
 80023de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023e2:	4811      	ldr	r0, [pc, #68]	; (8002428 <lightNumber+0x38c>)
 80023e4:	f001 fefa 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 80023e8:	2200      	movs	r2, #0
 80023ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023ee:	480f      	ldr	r0, [pc, #60]	; (800242c <lightNumber+0x390>)
 80023f0:	f001 fef4 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 80023f4:	2200      	movs	r2, #0
 80023f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023fa:	480c      	ldr	r0, [pc, #48]	; (800242c <lightNumber+0x390>)
 80023fc:	f001 feee 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 8002400:	2201      	movs	r2, #1
 8002402:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002406:	4809      	ldr	r0, [pc, #36]	; (800242c <lightNumber+0x390>)
 8002408:	f001 fee8 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 800240c:	2200      	movs	r2, #0
 800240e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002412:	4805      	ldr	r0, [pc, #20]	; (8002428 <lightNumber+0x38c>)
 8002414:	f001 fee2 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 8002418:	2200      	movs	r2, #0
 800241a:	2104      	movs	r1, #4
 800241c:	4804      	ldr	r0, [pc, #16]	; (8002430 <lightNumber+0x394>)
 800241e:	f001 fedd 	bl	80041dc <HAL_GPIO_WritePin>
		break;
 8002422:	e031      	b.n	8002488 <lightNumber+0x3ec>
 8002424:	40020400 	.word	0x40020400
 8002428:	40020000 	.word	0x40020000
 800242c:	40020800 	.word	0x40020800
 8002430:	40020c00 	.word	0x40020c00

	default: // Apaga todos los segmentos excepto el g (para indicar error)
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET); // a (apagado)
 8002434:	2201      	movs	r2, #1
 8002436:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800243a:	4815      	ldr	r0, [pc, #84]	; (8002490 <lightNumber+0x3f4>)
 800243c:	f001 fece 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET); // b (apagado)
 8002440:	2201      	movs	r2, #1
 8002442:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002446:	4813      	ldr	r0, [pc, #76]	; (8002494 <lightNumber+0x3f8>)
 8002448:	f001 fec8 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_SET); // c (apagado)
 800244c:	2201      	movs	r2, #1
 800244e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002452:	4811      	ldr	r0, [pc, #68]	; (8002498 <lightNumber+0x3fc>)
 8002454:	f001 fec2 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET); // d (apagado)
 8002458:	2201      	movs	r2, #1
 800245a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800245e:	480e      	ldr	r0, [pc, #56]	; (8002498 <lightNumber+0x3fc>)
 8002460:	f001 febc 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 8002464:	2201      	movs	r2, #1
 8002466:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800246a:	480b      	ldr	r0, [pc, #44]	; (8002498 <lightNumber+0x3fc>)
 800246c:	f001 feb6 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET); // f (apagado)
 8002470:	2201      	movs	r2, #1
 8002472:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002476:	4807      	ldr	r0, [pc, #28]	; (8002494 <lightNumber+0x3f8>)
 8002478:	f001 feb0 	bl	80041dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); //g
 800247c:	2200      	movs	r2, #0
 800247e:	2104      	movs	r1, #4
 8002480:	4806      	ldr	r0, [pc, #24]	; (800249c <lightNumber+0x400>)
 8002482:	f001 feab 	bl	80041dc <HAL_GPIO_WritePin>
		break;
 8002486:	bf00      	nop
	}
}
 8002488:	bf00      	nop
 800248a:	3708      	adds	r7, #8
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40020400 	.word	0x40020400
 8002494:	40020000 	.word	0x40020000
 8002498:	40020800 	.word	0x40020800
 800249c:	40020c00 	.word	0x40020c00

080024a0 <HAL_UARTEx_RxEventCallback>:




void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	460b      	mov	r3, r1
 80024aa:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a0a      	ldr	r2, [pc, #40]	; (80024dc <HAL_UARTEx_RxEventCallback+0x3c>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d10d      	bne.n	80024d2 <HAL_UARTEx_RxEventCallback+0x32>
	{
		if (g_uart_cmd_ready == 0) // Si no hay un comando procesndose
 80024b6:	4b0a      	ldr	r3, [pc, #40]	; (80024e0 <HAL_UARTEx_RxEventCallback+0x40>)
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d108      	bne.n	80024d2 <HAL_UARTEx_RxEventCallback+0x32>
		{
			g_uart_cmd_len = Size;
 80024c0:	4a08      	ldr	r2, [pc, #32]	; (80024e4 <HAL_UARTEx_RxEventCallback+0x44>)
 80024c2:	887b      	ldrh	r3, [r7, #2]
 80024c4:	8013      	strh	r3, [r2, #0]
			g_uart_cmd_ready = 1;
 80024c6:	4b06      	ldr	r3, [pc, #24]	; (80024e0 <HAL_UARTEx_RxEventCallback+0x40>)
 80024c8:	2201      	movs	r2, #1
 80024ca:	701a      	strb	r2, [r3, #0]

			// Detener DMA para evitar sobreescritura
			HAL_UART_DMAStop(&huart2);
 80024cc:	4806      	ldr	r0, [pc, #24]	; (80024e8 <HAL_UARTEx_RxEventCallback+0x48>)
 80024ce:	f003 fc8d 	bl	8005dec <HAL_UART_DMAStop>
		}
		// Si ya hay un comando (g_uart_cmd_ready = 1), este nuevo se ignora
		// y se reiniciar en el while(1) despus de procesar el anterior.
	}
}
 80024d2:	bf00      	nop
 80024d4:	3708      	adds	r7, #8
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	40004400 	.word	0x40004400
 80024e0:	2000050a 	.word	0x2000050a
 80024e4:	20000508 	.word	0x20000508
 80024e8:	200003b4 	.word	0x200003b4

080024ec <HAL_TIM_PeriodElapsedCallback>:
 * */


// Callback de TIM: se llama cada vez que vence el periodo (UIF)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3) // Interrupcin del display
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a09      	ldr	r2, [pc, #36]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d103      	bne.n	8002506 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		TIMER_ADVISORY_FLAG = 1; // Subir la bandera para el while(1)
 80024fe:	4b09      	ldr	r3, [pc, #36]	; (8002524 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002500:	2201      	movs	r2, #1
 8002502:	701a      	strb	r2, [r3, #0]
	}
	else if(htim->Instance == TIM2) // Interrupcin del blinky
	{
		HAL_GPIO_TogglePin(LED_BLINKY_GPIO_Port, LED_BLINKY_Pin);
	}
}
 8002504:	e008      	b.n	8002518 <HAL_TIM_PeriodElapsedCallback+0x2c>
	else if(htim->Instance == TIM2) // Interrupcin del blinky
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800250e:	d103      	bne.n	8002518 <HAL_TIM_PeriodElapsedCallback+0x2c>
		HAL_GPIO_TogglePin(LED_BLINKY_GPIO_Port, LED_BLINKY_Pin);
 8002510:	2102      	movs	r1, #2
 8002512:	4805      	ldr	r0, [pc, #20]	; (8002528 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002514:	f001 fe7b 	bl	800420e <HAL_GPIO_TogglePin>
}
 8002518:	bf00      	nop
 800251a:	3708      	adds	r7, #8
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40000400 	.word	0x40000400
 8002524:	200003f8 	.word	0x200003f8
 8002528:	40021c00 	.word	0x40021c00

0800252c <HAL_GPIO_EXTI_Callback>:

// Callback general del EXTI: se llama cuando ocurre una interrupcin externa
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	4603      	mov	r3, r0
 8002534:	80fb      	strh	r3, [r7, #6]
	// Interrupcin del giro del encoder
	if(GPIO_Pin == ENCODER_CLK_Pin) // Usar el nombre de CubeMX
 8002536:	88fb      	ldrh	r3, [r7, #6]
 8002538:	2b04      	cmp	r3, #4
 800253a:	d103      	bne.n	8002544 <HAL_GPIO_EXTI_Callback+0x18>
	{
		EXTI_AVISORY_FLAG = 1; // Subir la bandera para el while(1)
 800253c:	4b08      	ldr	r3, [pc, #32]	; (8002560 <HAL_GPIO_EXTI_Callback+0x34>)
 800253e:	2201      	movs	r2, #1
 8002540:	701a      	strb	r2, [r3, #0]
	// Interrupcin del switch (botn) del encoder
	else if (GPIO_Pin == ENCODER_SW_Pin) // Usar el nombre de CubeMX
	{
		EXTI_AVISORY_LED_FLAG = 1;
	}
}
 8002542:	e006      	b.n	8002552 <HAL_GPIO_EXTI_Callback+0x26>
	else if (GPIO_Pin == ENCODER_SW_Pin) // Usar el nombre de CubeMX
 8002544:	88fb      	ldrh	r3, [r7, #6]
 8002546:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800254a:	d102      	bne.n	8002552 <HAL_GPIO_EXTI_Callback+0x26>
		EXTI_AVISORY_LED_FLAG = 1;
 800254c:	4b05      	ldr	r3, [pc, #20]	; (8002564 <HAL_GPIO_EXTI_Callback+0x38>)
 800254e:	2201      	movs	r2, #1
 8002550:	701a      	strb	r2, [r3, #0]
}
 8002552:	bf00      	nop
 8002554:	370c      	adds	r7, #12
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	200003f9 	.word	0x200003f9
 8002564:	200003fa 	.word	0x200003fa

08002568 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800256c:	b672      	cpsid	i
}
 800256e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002570:	e7fe      	b.n	8002570 <Error_Handler+0x8>
	...

08002574 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800257a:	2300      	movs	r3, #0
 800257c:	607b      	str	r3, [r7, #4]
 800257e:	4b10      	ldr	r3, [pc, #64]	; (80025c0 <HAL_MspInit+0x4c>)
 8002580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002582:	4a0f      	ldr	r2, [pc, #60]	; (80025c0 <HAL_MspInit+0x4c>)
 8002584:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002588:	6453      	str	r3, [r2, #68]	; 0x44
 800258a:	4b0d      	ldr	r3, [pc, #52]	; (80025c0 <HAL_MspInit+0x4c>)
 800258c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800258e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002592:	607b      	str	r3, [r7, #4]
 8002594:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002596:	2300      	movs	r3, #0
 8002598:	603b      	str	r3, [r7, #0]
 800259a:	4b09      	ldr	r3, [pc, #36]	; (80025c0 <HAL_MspInit+0x4c>)
 800259c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259e:	4a08      	ldr	r2, [pc, #32]	; (80025c0 <HAL_MspInit+0x4c>)
 80025a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025a4:	6413      	str	r3, [r2, #64]	; 0x40
 80025a6:	4b06      	ldr	r3, [pc, #24]	; (80025c0 <HAL_MspInit+0x4c>)
 80025a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ae:	603b      	str	r3, [r7, #0]
 80025b0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80025b2:	2007      	movs	r0, #7
 80025b4:	f001 f854 	bl	8003660 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025b8:	bf00      	nop
 80025ba:	3708      	adds	r7, #8
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40023800 	.word	0x40023800

080025c4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b08a      	sub	sp, #40	; 0x28
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025cc:	f107 0314 	add.w	r3, r7, #20
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	60da      	str	r2, [r3, #12]
 80025da:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a3c      	ldr	r2, [pc, #240]	; (80026d4 <HAL_ADC_MspInit+0x110>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d171      	bne.n	80026ca <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80025e6:	2300      	movs	r3, #0
 80025e8:	613b      	str	r3, [r7, #16]
 80025ea:	4b3b      	ldr	r3, [pc, #236]	; (80026d8 <HAL_ADC_MspInit+0x114>)
 80025ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ee:	4a3a      	ldr	r2, [pc, #232]	; (80026d8 <HAL_ADC_MspInit+0x114>)
 80025f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025f4:	6453      	str	r3, [r2, #68]	; 0x44
 80025f6:	4b38      	ldr	r3, [pc, #224]	; (80026d8 <HAL_ADC_MspInit+0x114>)
 80025f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025fe:	613b      	str	r3, [r7, #16]
 8002600:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002602:	2300      	movs	r3, #0
 8002604:	60fb      	str	r3, [r7, #12]
 8002606:	4b34      	ldr	r3, [pc, #208]	; (80026d8 <HAL_ADC_MspInit+0x114>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260a:	4a33      	ldr	r2, [pc, #204]	; (80026d8 <HAL_ADC_MspInit+0x114>)
 800260c:	f043 0301 	orr.w	r3, r3, #1
 8002610:	6313      	str	r3, [r2, #48]	; 0x30
 8002612:	4b31      	ldr	r3, [pc, #196]	; (80026d8 <HAL_ADC_MspInit+0x114>)
 8002614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	60fb      	str	r3, [r7, #12]
 800261c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800261e:	2300      	movs	r3, #0
 8002620:	60bb      	str	r3, [r7, #8]
 8002622:	4b2d      	ldr	r3, [pc, #180]	; (80026d8 <HAL_ADC_MspInit+0x114>)
 8002624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002626:	4a2c      	ldr	r2, [pc, #176]	; (80026d8 <HAL_ADC_MspInit+0x114>)
 8002628:	f043 0304 	orr.w	r3, r3, #4
 800262c:	6313      	str	r3, [r2, #48]	; 0x30
 800262e:	4b2a      	ldr	r3, [pc, #168]	; (80026d8 <HAL_ADC_MspInit+0x114>)
 8002630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002632:	f003 0304 	and.w	r3, r3, #4
 8002636:	60bb      	str	r3, [r7, #8]
 8002638:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800263a:	2310      	movs	r3, #16
 800263c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800263e:	2303      	movs	r3, #3
 8002640:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002642:	2300      	movs	r3, #0
 8002644:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002646:	f107 0314 	add.w	r3, r7, #20
 800264a:	4619      	mov	r1, r3
 800264c:	4823      	ldr	r0, [pc, #140]	; (80026dc <HAL_ADC_MspInit+0x118>)
 800264e:	f001 fc29 	bl	8003ea4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002652:	2310      	movs	r3, #16
 8002654:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002656:	2303      	movs	r3, #3
 8002658:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	2300      	movs	r3, #0
 800265c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800265e:	f107 0314 	add.w	r3, r7, #20
 8002662:	4619      	mov	r1, r3
 8002664:	481e      	ldr	r0, [pc, #120]	; (80026e0 <HAL_ADC_MspInit+0x11c>)
 8002666:	f001 fc1d 	bl	8003ea4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800266a:	4b1e      	ldr	r3, [pc, #120]	; (80026e4 <HAL_ADC_MspInit+0x120>)
 800266c:	4a1e      	ldr	r2, [pc, #120]	; (80026e8 <HAL_ADC_MspInit+0x124>)
 800266e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002670:	4b1c      	ldr	r3, [pc, #112]	; (80026e4 <HAL_ADC_MspInit+0x120>)
 8002672:	2200      	movs	r2, #0
 8002674:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002676:	4b1b      	ldr	r3, [pc, #108]	; (80026e4 <HAL_ADC_MspInit+0x120>)
 8002678:	2200      	movs	r2, #0
 800267a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800267c:	4b19      	ldr	r3, [pc, #100]	; (80026e4 <HAL_ADC_MspInit+0x120>)
 800267e:	2200      	movs	r2, #0
 8002680:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002682:	4b18      	ldr	r3, [pc, #96]	; (80026e4 <HAL_ADC_MspInit+0x120>)
 8002684:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002688:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800268a:	4b16      	ldr	r3, [pc, #88]	; (80026e4 <HAL_ADC_MspInit+0x120>)
 800268c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002690:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002692:	4b14      	ldr	r3, [pc, #80]	; (80026e4 <HAL_ADC_MspInit+0x120>)
 8002694:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002698:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800269a:	4b12      	ldr	r3, [pc, #72]	; (80026e4 <HAL_ADC_MspInit+0x120>)
 800269c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026a0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80026a2:	4b10      	ldr	r3, [pc, #64]	; (80026e4 <HAL_ADC_MspInit+0x120>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026a8:	4b0e      	ldr	r3, [pc, #56]	; (80026e4 <HAL_ADC_MspInit+0x120>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80026ae:	480d      	ldr	r0, [pc, #52]	; (80026e4 <HAL_ADC_MspInit+0x120>)
 80026b0:	f001 f818 	bl	80036e4 <HAL_DMA_Init>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80026ba:	f7ff ff55 	bl	8002568 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4a08      	ldr	r2, [pc, #32]	; (80026e4 <HAL_ADC_MspInit+0x120>)
 80026c2:	639a      	str	r2, [r3, #56]	; 0x38
 80026c4:	4a07      	ldr	r2, [pc, #28]	; (80026e4 <HAL_ADC_MspInit+0x120>)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80026ca:	bf00      	nop
 80026cc:	3728      	adds	r7, #40	; 0x28
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	40012000 	.word	0x40012000
 80026d8:	40023800 	.word	0x40023800
 80026dc:	40020000 	.word	0x40020000
 80026e0:	40020800 	.word	0x40020800
 80026e4:	20000238 	.word	0x20000238
 80026e8:	40026410 	.word	0x40026410

080026ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026fc:	d116      	bne.n	800272c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026fe:	2300      	movs	r3, #0
 8002700:	60fb      	str	r3, [r7, #12]
 8002702:	4b1a      	ldr	r3, [pc, #104]	; (800276c <HAL_TIM_Base_MspInit+0x80>)
 8002704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002706:	4a19      	ldr	r2, [pc, #100]	; (800276c <HAL_TIM_Base_MspInit+0x80>)
 8002708:	f043 0301 	orr.w	r3, r3, #1
 800270c:	6413      	str	r3, [r2, #64]	; 0x40
 800270e:	4b17      	ldr	r3, [pc, #92]	; (800276c <HAL_TIM_Base_MspInit+0x80>)
 8002710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	60fb      	str	r3, [r7, #12]
 8002718:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800271a:	2200      	movs	r2, #0
 800271c:	2100      	movs	r1, #0
 800271e:	201c      	movs	r0, #28
 8002720:	f000 ffa9 	bl	8003676 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002724:	201c      	movs	r0, #28
 8002726:	f000 ffc2 	bl	80036ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800272a:	e01a      	b.n	8002762 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a0f      	ldr	r2, [pc, #60]	; (8002770 <HAL_TIM_Base_MspInit+0x84>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d115      	bne.n	8002762 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002736:	2300      	movs	r3, #0
 8002738:	60bb      	str	r3, [r7, #8]
 800273a:	4b0c      	ldr	r3, [pc, #48]	; (800276c <HAL_TIM_Base_MspInit+0x80>)
 800273c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273e:	4a0b      	ldr	r2, [pc, #44]	; (800276c <HAL_TIM_Base_MspInit+0x80>)
 8002740:	f043 0302 	orr.w	r3, r3, #2
 8002744:	6413      	str	r3, [r2, #64]	; 0x40
 8002746:	4b09      	ldr	r3, [pc, #36]	; (800276c <HAL_TIM_Base_MspInit+0x80>)
 8002748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	60bb      	str	r3, [r7, #8]
 8002750:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002752:	2200      	movs	r2, #0
 8002754:	2100      	movs	r1, #0
 8002756:	201d      	movs	r0, #29
 8002758:	f000 ff8d 	bl	8003676 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800275c:	201d      	movs	r0, #29
 800275e:	f000 ffa6 	bl	80036ae <HAL_NVIC_EnableIRQ>
}
 8002762:	bf00      	nop
 8002764:	3710      	adds	r7, #16
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	40023800 	.word	0x40023800
 8002770:	40000400 	.word	0x40000400

08002774 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM5)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a0b      	ldr	r2, [pc, #44]	; (80027b0 <HAL_TIM_PWM_MspInit+0x3c>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d10d      	bne.n	80027a2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	60fb      	str	r3, [r7, #12]
 800278a:	4b0a      	ldr	r3, [pc, #40]	; (80027b4 <HAL_TIM_PWM_MspInit+0x40>)
 800278c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278e:	4a09      	ldr	r2, [pc, #36]	; (80027b4 <HAL_TIM_PWM_MspInit+0x40>)
 8002790:	f043 0308 	orr.w	r3, r3, #8
 8002794:	6413      	str	r3, [r2, #64]	; 0x40
 8002796:	4b07      	ldr	r3, [pc, #28]	; (80027b4 <HAL_TIM_PWM_MspInit+0x40>)
 8002798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279a:	f003 0308 	and.w	r3, r3, #8
 800279e:	60fb      	str	r3, [r7, #12]
 80027a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80027a2:	bf00      	nop
 80027a4:	3714      	adds	r7, #20
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	40000c00 	.word	0x40000c00
 80027b4:	40023800 	.word	0x40023800

080027b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b088      	sub	sp, #32
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027c0:	f107 030c 	add.w	r3, r7, #12
 80027c4:	2200      	movs	r2, #0
 80027c6:	601a      	str	r2, [r3, #0]
 80027c8:	605a      	str	r2, [r3, #4]
 80027ca:	609a      	str	r2, [r3, #8]
 80027cc:	60da      	str	r2, [r3, #12]
 80027ce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a12      	ldr	r2, [pc, #72]	; (8002820 <HAL_TIM_MspPostInit+0x68>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d11d      	bne.n	8002816 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027da:	2300      	movs	r3, #0
 80027dc:	60bb      	str	r3, [r7, #8]
 80027de:	4b11      	ldr	r3, [pc, #68]	; (8002824 <HAL_TIM_MspPostInit+0x6c>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e2:	4a10      	ldr	r2, [pc, #64]	; (8002824 <HAL_TIM_MspPostInit+0x6c>)
 80027e4:	f043 0301 	orr.w	r3, r3, #1
 80027e8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ea:	4b0e      	ldr	r3, [pc, #56]	; (8002824 <HAL_TIM_MspPostInit+0x6c>)
 80027ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	60bb      	str	r3, [r7, #8]
 80027f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80027f6:	2303      	movs	r3, #3
 80027f8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027fa:	2302      	movs	r3, #2
 80027fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027fe:	2300      	movs	r3, #0
 8002800:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002802:	2300      	movs	r3, #0
 8002804:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002806:	2302      	movs	r3, #2
 8002808:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800280a:	f107 030c 	add.w	r3, r7, #12
 800280e:	4619      	mov	r1, r3
 8002810:	4805      	ldr	r0, [pc, #20]	; (8002828 <HAL_TIM_MspPostInit+0x70>)
 8002812:	f001 fb47 	bl	8003ea4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002816:	bf00      	nop
 8002818:	3720      	adds	r7, #32
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	40000c00 	.word	0x40000c00
 8002824:	40023800 	.word	0x40023800
 8002828:	40020000 	.word	0x40020000

0800282c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b08c      	sub	sp, #48	; 0x30
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002834:	f107 031c 	add.w	r3, r7, #28
 8002838:	2200      	movs	r2, #0
 800283a:	601a      	str	r2, [r3, #0]
 800283c:	605a      	str	r2, [r3, #4]
 800283e:	609a      	str	r2, [r3, #8]
 8002840:	60da      	str	r2, [r3, #12]
 8002842:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a32      	ldr	r2, [pc, #200]	; (8002914 <HAL_UART_MspInit+0xe8>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d12d      	bne.n	80028aa <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800284e:	2300      	movs	r3, #0
 8002850:	61bb      	str	r3, [r7, #24]
 8002852:	4b31      	ldr	r3, [pc, #196]	; (8002918 <HAL_UART_MspInit+0xec>)
 8002854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002856:	4a30      	ldr	r2, [pc, #192]	; (8002918 <HAL_UART_MspInit+0xec>)
 8002858:	f043 0310 	orr.w	r3, r3, #16
 800285c:	6453      	str	r3, [r2, #68]	; 0x44
 800285e:	4b2e      	ldr	r3, [pc, #184]	; (8002918 <HAL_UART_MspInit+0xec>)
 8002860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002862:	f003 0310 	and.w	r3, r3, #16
 8002866:	61bb      	str	r3, [r7, #24]
 8002868:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800286a:	2300      	movs	r3, #0
 800286c:	617b      	str	r3, [r7, #20]
 800286e:	4b2a      	ldr	r3, [pc, #168]	; (8002918 <HAL_UART_MspInit+0xec>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002872:	4a29      	ldr	r2, [pc, #164]	; (8002918 <HAL_UART_MspInit+0xec>)
 8002874:	f043 0301 	orr.w	r3, r3, #1
 8002878:	6313      	str	r3, [r2, #48]	; 0x30
 800287a:	4b27      	ldr	r3, [pc, #156]	; (8002918 <HAL_UART_MspInit+0xec>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287e:	f003 0301 	and.w	r3, r3, #1
 8002882:	617b      	str	r3, [r7, #20]
 8002884:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002886:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800288a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800288c:	2302      	movs	r3, #2
 800288e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002890:	2300      	movs	r3, #0
 8002892:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002894:	2303      	movs	r3, #3
 8002896:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002898:	2307      	movs	r3, #7
 800289a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800289c:	f107 031c 	add.w	r3, r7, #28
 80028a0:	4619      	mov	r1, r3
 80028a2:	481e      	ldr	r0, [pc, #120]	; (800291c <HAL_UART_MspInit+0xf0>)
 80028a4:	f001 fafe 	bl	8003ea4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80028a8:	e030      	b.n	800290c <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a1c      	ldr	r2, [pc, #112]	; (8002920 <HAL_UART_MspInit+0xf4>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d12b      	bne.n	800290c <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80028b4:	2300      	movs	r3, #0
 80028b6:	613b      	str	r3, [r7, #16]
 80028b8:	4b17      	ldr	r3, [pc, #92]	; (8002918 <HAL_UART_MspInit+0xec>)
 80028ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028bc:	4a16      	ldr	r2, [pc, #88]	; (8002918 <HAL_UART_MspInit+0xec>)
 80028be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028c2:	6413      	str	r3, [r2, #64]	; 0x40
 80028c4:	4b14      	ldr	r3, [pc, #80]	; (8002918 <HAL_UART_MspInit+0xec>)
 80028c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028cc:	613b      	str	r3, [r7, #16]
 80028ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028d0:	2300      	movs	r3, #0
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	4b10      	ldr	r3, [pc, #64]	; (8002918 <HAL_UART_MspInit+0xec>)
 80028d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d8:	4a0f      	ldr	r2, [pc, #60]	; (8002918 <HAL_UART_MspInit+0xec>)
 80028da:	f043 0301 	orr.w	r3, r3, #1
 80028de:	6313      	str	r3, [r2, #48]	; 0x30
 80028e0:	4b0d      	ldr	r3, [pc, #52]	; (8002918 <HAL_UART_MspInit+0xec>)
 80028e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	60fb      	str	r3, [r7, #12]
 80028ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|USART_RX_Pin;
 80028ec:	230c      	movs	r3, #12
 80028ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f0:	2302      	movs	r3, #2
 80028f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f4:	2300      	movs	r3, #0
 80028f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028f8:	2303      	movs	r3, #3
 80028fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028fc:	2307      	movs	r3, #7
 80028fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002900:	f107 031c 	add.w	r3, r7, #28
 8002904:	4619      	mov	r1, r3
 8002906:	4805      	ldr	r0, [pc, #20]	; (800291c <HAL_UART_MspInit+0xf0>)
 8002908:	f001 facc 	bl	8003ea4 <HAL_GPIO_Init>
}
 800290c:	bf00      	nop
 800290e:	3730      	adds	r7, #48	; 0x30
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	40011000 	.word	0x40011000
 8002918:	40023800 	.word	0x40023800
 800291c:	40020000 	.word	0x40020000
 8002920:	40004400 	.word	0x40004400

08002924 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002928:	e7fe      	b.n	8002928 <NMI_Handler+0x4>

0800292a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800292a:	b480      	push	{r7}
 800292c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800292e:	e7fe      	b.n	800292e <HardFault_Handler+0x4>

08002930 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002934:	e7fe      	b.n	8002934 <MemManage_Handler+0x4>

08002936 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002936:	b480      	push	{r7}
 8002938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800293a:	e7fe      	b.n	800293a <BusFault_Handler+0x4>

0800293c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002940:	e7fe      	b.n	8002940 <UsageFault_Handler+0x4>

08002942 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002942:	b480      	push	{r7}
 8002944:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002946:	bf00      	nop
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002954:	bf00      	nop
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr

0800295e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800295e:	b480      	push	{r7}
 8002960:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002962:	bf00      	nop
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002970:	f000 f984 	bl	8002c7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002974:	bf00      	nop
 8002976:	bd80      	pop	{r7, pc}

08002978 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_CLK_Pin);
 800297c:	2004      	movs	r0, #4
 800297e:	f001 fc61 	bl	8004244 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002982:	bf00      	nop
 8002984:	bd80      	pop	{r7, pc}
	...

08002988 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800298c:	4802      	ldr	r0, [pc, #8]	; (8002998 <TIM2_IRQHandler+0x10>)
 800298e:	f002 fb23 	bl	8004fd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002992:	bf00      	nop
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	20000298 	.word	0x20000298

0800299c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80029a0:	4802      	ldr	r0, [pc, #8]	; (80029ac <TIM3_IRQHandler+0x10>)
 80029a2:	f002 fb19 	bl	8004fd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80029a6:	bf00      	nop
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	200002e0 	.word	0x200002e0

080029b0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_SW_Pin);
 80029b4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80029b8:	f001 fc44 	bl	8004244 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80029bc:	bf00      	nop
 80029be:	bd80      	pop	{r7, pc}

080029c0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80029c4:	4802      	ldr	r0, [pc, #8]	; (80029d0 <DMA2_Stream0_IRQHandler+0x10>)
 80029c6:	f001 f803 	bl	80039d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80029ca:	bf00      	nop
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	20000238 	.word	0x20000238

080029d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  return 1;
 80029d8:	2301      	movs	r3, #1
}
 80029da:	4618      	mov	r0, r3
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <_kill>:

int _kill(int pid, int sig)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80029ee:	f006 f815 	bl	8008a1c <__errno>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2216      	movs	r2, #22
 80029f6:	601a      	str	r2, [r3, #0]
  return -1;
 80029f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3708      	adds	r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <_exit>:

void _exit (int status)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a0c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	f7ff ffe7 	bl	80029e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a16:	e7fe      	b.n	8002a16 <_exit+0x12>

08002a18 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b086      	sub	sp, #24
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a24:	2300      	movs	r3, #0
 8002a26:	617b      	str	r3, [r7, #20]
 8002a28:	e00a      	b.n	8002a40 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a2a:	f3af 8000 	nop.w
 8002a2e:	4601      	mov	r1, r0
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	1c5a      	adds	r2, r3, #1
 8002a34:	60ba      	str	r2, [r7, #8]
 8002a36:	b2ca      	uxtb	r2, r1
 8002a38:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	617b      	str	r3, [r7, #20]
 8002a40:	697a      	ldr	r2, [r7, #20]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	dbf0      	blt.n	8002a2a <_read+0x12>
  }

  return len;
 8002a48:	687b      	ldr	r3, [r7, #4]
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3718      	adds	r7, #24
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b086      	sub	sp, #24
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	60f8      	str	r0, [r7, #12]
 8002a5a:	60b9      	str	r1, [r7, #8]
 8002a5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a5e:	2300      	movs	r3, #0
 8002a60:	617b      	str	r3, [r7, #20]
 8002a62:	e009      	b.n	8002a78 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	1c5a      	adds	r2, r3, #1
 8002a68:	60ba      	str	r2, [r7, #8]
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7fe fad7 	bl	8001020 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	3301      	adds	r3, #1
 8002a76:	617b      	str	r3, [r7, #20]
 8002a78:	697a      	ldr	r2, [r7, #20]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	dbf1      	blt.n	8002a64 <_write+0x12>
  }
  return len;
 8002a80:	687b      	ldr	r3, [r7, #4]
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3718      	adds	r7, #24
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <_close>:

int _close(int file)
{
 8002a8a:	b480      	push	{r7}
 8002a8c:	b083      	sub	sp, #12
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr

08002aa2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	b083      	sub	sp, #12
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	6078      	str	r0, [r7, #4]
 8002aaa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ab2:	605a      	str	r2, [r3, #4]
  return 0;
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr

08002ac2 <_isatty>:

int _isatty(int file)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	b083      	sub	sp, #12
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002aca:	2301      	movs	r3, #1
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3714      	adds	r7, #20
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
	...

08002af4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002afc:	4a14      	ldr	r2, [pc, #80]	; (8002b50 <_sbrk+0x5c>)
 8002afe:	4b15      	ldr	r3, [pc, #84]	; (8002b54 <_sbrk+0x60>)
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b08:	4b13      	ldr	r3, [pc, #76]	; (8002b58 <_sbrk+0x64>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d102      	bne.n	8002b16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b10:	4b11      	ldr	r3, [pc, #68]	; (8002b58 <_sbrk+0x64>)
 8002b12:	4a12      	ldr	r2, [pc, #72]	; (8002b5c <_sbrk+0x68>)
 8002b14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b16:	4b10      	ldr	r3, [pc, #64]	; (8002b58 <_sbrk+0x64>)
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4413      	add	r3, r2
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d207      	bcs.n	8002b34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b24:	f005 ff7a 	bl	8008a1c <__errno>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	220c      	movs	r2, #12
 8002b2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b32:	e009      	b.n	8002b48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b34:	4b08      	ldr	r3, [pc, #32]	; (8002b58 <_sbrk+0x64>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b3a:	4b07      	ldr	r3, [pc, #28]	; (8002b58 <_sbrk+0x64>)
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4413      	add	r3, r2
 8002b42:	4a05      	ldr	r2, [pc, #20]	; (8002b58 <_sbrk+0x64>)
 8002b44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b46:	68fb      	ldr	r3, [r7, #12]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3718      	adds	r7, #24
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	20020000 	.word	0x20020000
 8002b54:	00000400 	.word	0x00000400
 8002b58:	20000530 	.word	0x20000530
 8002b5c:	20000688 	.word	0x20000688

08002b60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b64:	4b06      	ldr	r3, [pc, #24]	; (8002b80 <SystemInit+0x20>)
 8002b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b6a:	4a05      	ldr	r2, [pc, #20]	; (8002b80 <SystemInit+0x20>)
 8002b6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b74:	bf00      	nop
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	e000ed00 	.word	0xe000ed00

08002b84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002b84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002bbc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b88:	480d      	ldr	r0, [pc, #52]	; (8002bc0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002b8a:	490e      	ldr	r1, [pc, #56]	; (8002bc4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002b8c:	4a0e      	ldr	r2, [pc, #56]	; (8002bc8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b90:	e002      	b.n	8002b98 <LoopCopyDataInit>

08002b92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b96:	3304      	adds	r3, #4

08002b98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b9c:	d3f9      	bcc.n	8002b92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b9e:	4a0b      	ldr	r2, [pc, #44]	; (8002bcc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002ba0:	4c0b      	ldr	r4, [pc, #44]	; (8002bd0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002ba2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ba4:	e001      	b.n	8002baa <LoopFillZerobss>

08002ba6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ba6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ba8:	3204      	adds	r2, #4

08002baa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002baa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bac:	d3fb      	bcc.n	8002ba6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002bae:	f7ff ffd7 	bl	8002b60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bb2:	f005 ff39 	bl	8008a28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bb6:	f7fe fd67 	bl	8001688 <main>
  bx  lr    
 8002bba:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002bbc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002bc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bc4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002bc8:	0800bce0 	.word	0x0800bce0
  ldr r2, =_sbss
 8002bcc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002bd0:	20000684 	.word	0x20000684

08002bd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bd4:	e7fe      	b.n	8002bd4 <ADC_IRQHandler>
	...

08002bd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002bdc:	4b0e      	ldr	r3, [pc, #56]	; (8002c18 <HAL_Init+0x40>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a0d      	ldr	r2, [pc, #52]	; (8002c18 <HAL_Init+0x40>)
 8002be2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002be6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002be8:	4b0b      	ldr	r3, [pc, #44]	; (8002c18 <HAL_Init+0x40>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a0a      	ldr	r2, [pc, #40]	; (8002c18 <HAL_Init+0x40>)
 8002bee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bf2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bf4:	4b08      	ldr	r3, [pc, #32]	; (8002c18 <HAL_Init+0x40>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a07      	ldr	r2, [pc, #28]	; (8002c18 <HAL_Init+0x40>)
 8002bfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bfe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c00:	2003      	movs	r0, #3
 8002c02:	f000 fd2d 	bl	8003660 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c06:	2000      	movs	r0, #0
 8002c08:	f000 f808 	bl	8002c1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c0c:	f7ff fcb2 	bl	8002574 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	40023c00 	.word	0x40023c00

08002c1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c24:	4b12      	ldr	r3, [pc, #72]	; (8002c70 <HAL_InitTick+0x54>)
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	4b12      	ldr	r3, [pc, #72]	; (8002c74 <HAL_InitTick+0x58>)
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c32:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f000 fd45 	bl	80036ca <HAL_SYSTICK_Config>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e00e      	b.n	8002c68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2b0f      	cmp	r3, #15
 8002c4e:	d80a      	bhi.n	8002c66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c50:	2200      	movs	r2, #0
 8002c52:	6879      	ldr	r1, [r7, #4]
 8002c54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c58:	f000 fd0d 	bl	8003676 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c5c:	4a06      	ldr	r2, [pc, #24]	; (8002c78 <HAL_InitTick+0x5c>)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
 8002c64:	e000      	b.n	8002c68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3708      	adds	r7, #8
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	20000000 	.word	0x20000000
 8002c74:	20000008 	.word	0x20000008
 8002c78:	20000004 	.word	0x20000004

08002c7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c80:	4b06      	ldr	r3, [pc, #24]	; (8002c9c <HAL_IncTick+0x20>)
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	461a      	mov	r2, r3
 8002c86:	4b06      	ldr	r3, [pc, #24]	; (8002ca0 <HAL_IncTick+0x24>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4413      	add	r3, r2
 8002c8c:	4a04      	ldr	r2, [pc, #16]	; (8002ca0 <HAL_IncTick+0x24>)
 8002c8e:	6013      	str	r3, [r2, #0]
}
 8002c90:	bf00      	nop
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	20000008 	.word	0x20000008
 8002ca0:	20000534 	.word	0x20000534

08002ca4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ca8:	4b03      	ldr	r3, [pc, #12]	; (8002cb8 <HAL_GetTick+0x14>)
 8002caa:	681b      	ldr	r3, [r3, #0]
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	20000534 	.word	0x20000534

08002cbc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d101      	bne.n	8002cd2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e033      	b.n	8002d3a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d109      	bne.n	8002cee <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f7ff fc72 	bl	80025c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf2:	f003 0310 	and.w	r3, r3, #16
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d118      	bne.n	8002d2c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfe:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d02:	f023 0302 	bic.w	r3, r3, #2
 8002d06:	f043 0202 	orr.w	r2, r3, #2
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 fa58 	bl	80031c4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1e:	f023 0303 	bic.w	r3, r3, #3
 8002d22:	f043 0201 	orr.w	r2, r3, #1
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	641a      	str	r2, [r3, #64]	; 0x40
 8002d2a:	e001      	b.n	8002d30 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3710      	adds	r7, #16
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
	...

08002d44 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b086      	sub	sp, #24
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	60b9      	str	r1, [r7, #8]
 8002d4e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002d50:	2300      	movs	r3, #0
 8002d52:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d101      	bne.n	8002d62 <HAL_ADC_Start_DMA+0x1e>
 8002d5e:	2302      	movs	r3, #2
 8002d60:	e0ce      	b.n	8002f00 <HAL_ADC_Start_DMA+0x1bc>
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2201      	movs	r2, #1
 8002d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f003 0301 	and.w	r3, r3, #1
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d018      	beq.n	8002daa <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	689a      	ldr	r2, [r3, #8]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f042 0201 	orr.w	r2, r2, #1
 8002d86:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d88:	4b5f      	ldr	r3, [pc, #380]	; (8002f08 <HAL_ADC_Start_DMA+0x1c4>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a5f      	ldr	r2, [pc, #380]	; (8002f0c <HAL_ADC_Start_DMA+0x1c8>)
 8002d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d92:	0c9a      	lsrs	r2, r3, #18
 8002d94:	4613      	mov	r3, r2
 8002d96:	005b      	lsls	r3, r3, #1
 8002d98:	4413      	add	r3, r2
 8002d9a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002d9c:	e002      	b.n	8002da4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	3b01      	subs	r3, #1
 8002da2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1f9      	bne.n	8002d9e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002db4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002db8:	d107      	bne.n	8002dca <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	689a      	ldr	r2, [r3, #8]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002dc8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f003 0301 	and.w	r3, r3, #1
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	f040 8086 	bne.w	8002ee6 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dde:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002de2:	f023 0301 	bic.w	r3, r3, #1
 8002de6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d007      	beq.n	8002e0c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e00:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e04:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e18:	d106      	bne.n	8002e28 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1e:	f023 0206 	bic.w	r2, r3, #6
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	645a      	str	r2, [r3, #68]	; 0x44
 8002e26:	e002      	b.n	8002e2e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e36:	4b36      	ldr	r3, [pc, #216]	; (8002f10 <HAL_ADC_Start_DMA+0x1cc>)
 8002e38:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e3e:	4a35      	ldr	r2, [pc, #212]	; (8002f14 <HAL_ADC_Start_DMA+0x1d0>)
 8002e40:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e46:	4a34      	ldr	r2, [pc, #208]	; (8002f18 <HAL_ADC_Start_DMA+0x1d4>)
 8002e48:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e4e:	4a33      	ldr	r2, [pc, #204]	; (8002f1c <HAL_ADC_Start_DMA+0x1d8>)
 8002e50:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002e5a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	685a      	ldr	r2, [r3, #4]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002e6a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	689a      	ldr	r2, [r3, #8]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e7a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	334c      	adds	r3, #76	; 0x4c
 8002e86:	4619      	mov	r1, r3
 8002e88:	68ba      	ldr	r2, [r7, #8]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f000 fcd8 	bl	8003840 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f003 031f 	and.w	r3, r3, #31
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d10f      	bne.n	8002ebc <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d129      	bne.n	8002efe <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	689a      	ldr	r2, [r3, #8]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002eb8:	609a      	str	r2, [r3, #8]
 8002eba:	e020      	b.n	8002efe <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a17      	ldr	r2, [pc, #92]	; (8002f20 <HAL_ADC_Start_DMA+0x1dc>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d11b      	bne.n	8002efe <HAL_ADC_Start_DMA+0x1ba>
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d114      	bne.n	8002efe <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	689a      	ldr	r2, [r3, #8]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ee2:	609a      	str	r2, [r3, #8]
 8002ee4:	e00b      	b.n	8002efe <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eea:	f043 0210 	orr.w	r2, r3, #16
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ef6:	f043 0201 	orr.w	r2, r3, #1
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002efe:	2300      	movs	r3, #0
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3718      	adds	r7, #24
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	20000000 	.word	0x20000000
 8002f0c:	431bde83 	.word	0x431bde83
 8002f10:	40012300 	.word	0x40012300
 8002f14:	080033bd 	.word	0x080033bd
 8002f18:	08003477 	.word	0x08003477
 8002f1c:	08003493 	.word	0x08003493
 8002f20:	40012000 	.word	0x40012000

08002f24 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002f2c:	bf00      	nop
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d101      	bne.n	8002f7c <HAL_ADC_ConfigChannel+0x1c>
 8002f78:	2302      	movs	r3, #2
 8002f7a:	e113      	b.n	80031a4 <HAL_ADC_ConfigChannel+0x244>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2b09      	cmp	r3, #9
 8002f8a:	d925      	bls.n	8002fd8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	68d9      	ldr	r1, [r3, #12]
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	461a      	mov	r2, r3
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	4413      	add	r3, r2
 8002fa0:	3b1e      	subs	r3, #30
 8002fa2:	2207      	movs	r2, #7
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	43da      	mvns	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	400a      	ands	r2, r1
 8002fb0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68d9      	ldr	r1, [r3, #12]
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	689a      	ldr	r2, [r3, #8]
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	005b      	lsls	r3, r3, #1
 8002fc8:	4403      	add	r3, r0
 8002fca:	3b1e      	subs	r3, #30
 8002fcc:	409a      	lsls	r2, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	430a      	orrs	r2, r1
 8002fd4:	60da      	str	r2, [r3, #12]
 8002fd6:	e022      	b.n	800301e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	6919      	ldr	r1, [r3, #16]
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	4413      	add	r3, r2
 8002fec:	2207      	movs	r2, #7
 8002fee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff2:	43da      	mvns	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	400a      	ands	r2, r1
 8002ffa:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	6919      	ldr	r1, [r3, #16]
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	689a      	ldr	r2, [r3, #8]
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	b29b      	uxth	r3, r3
 800300c:	4618      	mov	r0, r3
 800300e:	4603      	mov	r3, r0
 8003010:	005b      	lsls	r3, r3, #1
 8003012:	4403      	add	r3, r0
 8003014:	409a      	lsls	r2, r3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	430a      	orrs	r2, r1
 800301c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	2b06      	cmp	r3, #6
 8003024:	d824      	bhi.n	8003070 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	4613      	mov	r3, r2
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	4413      	add	r3, r2
 8003036:	3b05      	subs	r3, #5
 8003038:	221f      	movs	r2, #31
 800303a:	fa02 f303 	lsl.w	r3, r2, r3
 800303e:	43da      	mvns	r2, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	400a      	ands	r2, r1
 8003046:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	b29b      	uxth	r3, r3
 8003054:	4618      	mov	r0, r3
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685a      	ldr	r2, [r3, #4]
 800305a:	4613      	mov	r3, r2
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	4413      	add	r3, r2
 8003060:	3b05      	subs	r3, #5
 8003062:	fa00 f203 	lsl.w	r2, r0, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	430a      	orrs	r2, r1
 800306c:	635a      	str	r2, [r3, #52]	; 0x34
 800306e:	e04c      	b.n	800310a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	2b0c      	cmp	r3, #12
 8003076:	d824      	bhi.n	80030c2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	4613      	mov	r3, r2
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	4413      	add	r3, r2
 8003088:	3b23      	subs	r3, #35	; 0x23
 800308a:	221f      	movs	r2, #31
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	43da      	mvns	r2, r3
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	400a      	ands	r2, r1
 8003098:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	4618      	mov	r0, r3
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685a      	ldr	r2, [r3, #4]
 80030ac:	4613      	mov	r3, r2
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	4413      	add	r3, r2
 80030b2:	3b23      	subs	r3, #35	; 0x23
 80030b4:	fa00 f203 	lsl.w	r2, r0, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	430a      	orrs	r2, r1
 80030be:	631a      	str	r2, [r3, #48]	; 0x30
 80030c0:	e023      	b.n	800310a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	685a      	ldr	r2, [r3, #4]
 80030cc:	4613      	mov	r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	4413      	add	r3, r2
 80030d2:	3b41      	subs	r3, #65	; 0x41
 80030d4:	221f      	movs	r2, #31
 80030d6:	fa02 f303 	lsl.w	r3, r2, r3
 80030da:	43da      	mvns	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	400a      	ands	r2, r1
 80030e2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	4618      	mov	r0, r3
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	685a      	ldr	r2, [r3, #4]
 80030f6:	4613      	mov	r3, r2
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	4413      	add	r3, r2
 80030fc:	3b41      	subs	r3, #65	; 0x41
 80030fe:	fa00 f203 	lsl.w	r2, r0, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	430a      	orrs	r2, r1
 8003108:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800310a:	4b29      	ldr	r3, [pc, #164]	; (80031b0 <HAL_ADC_ConfigChannel+0x250>)
 800310c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a28      	ldr	r2, [pc, #160]	; (80031b4 <HAL_ADC_ConfigChannel+0x254>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d10f      	bne.n	8003138 <HAL_ADC_ConfigChannel+0x1d8>
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2b12      	cmp	r3, #18
 800311e:	d10b      	bne.n	8003138 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a1d      	ldr	r2, [pc, #116]	; (80031b4 <HAL_ADC_ConfigChannel+0x254>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d12b      	bne.n	800319a <HAL_ADC_ConfigChannel+0x23a>
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a1c      	ldr	r2, [pc, #112]	; (80031b8 <HAL_ADC_ConfigChannel+0x258>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d003      	beq.n	8003154 <HAL_ADC_ConfigChannel+0x1f4>
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2b11      	cmp	r3, #17
 8003152:	d122      	bne.n	800319a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a11      	ldr	r2, [pc, #68]	; (80031b8 <HAL_ADC_ConfigChannel+0x258>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d111      	bne.n	800319a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003176:	4b11      	ldr	r3, [pc, #68]	; (80031bc <HAL_ADC_ConfigChannel+0x25c>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a11      	ldr	r2, [pc, #68]	; (80031c0 <HAL_ADC_ConfigChannel+0x260>)
 800317c:	fba2 2303 	umull	r2, r3, r2, r3
 8003180:	0c9a      	lsrs	r2, r3, #18
 8003182:	4613      	mov	r3, r2
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	4413      	add	r3, r2
 8003188:	005b      	lsls	r3, r3, #1
 800318a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800318c:	e002      	b.n	8003194 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	3b01      	subs	r3, #1
 8003192:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1f9      	bne.n	800318e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80031a2:	2300      	movs	r3, #0
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3714      	adds	r7, #20
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr
 80031b0:	40012300 	.word	0x40012300
 80031b4:	40012000 	.word	0x40012000
 80031b8:	10000012 	.word	0x10000012
 80031bc:	20000000 	.word	0x20000000
 80031c0:	431bde83 	.word	0x431bde83

080031c4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b085      	sub	sp, #20
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031cc:	4b79      	ldr	r3, [pc, #484]	; (80033b4 <ADC_Init+0x1f0>)
 80031ce:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	685a      	ldr	r2, [r3, #4]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	431a      	orrs	r2, r3
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80031f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6859      	ldr	r1, [r3, #4]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	691b      	ldr	r3, [r3, #16]
 8003204:	021a      	lsls	r2, r3, #8
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	430a      	orrs	r2, r1
 800320c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	685a      	ldr	r2, [r3, #4]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800321c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	6859      	ldr	r1, [r3, #4]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	689a      	ldr	r2, [r3, #8]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	430a      	orrs	r2, r1
 800322e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	689a      	ldr	r2, [r3, #8]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800323e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	6899      	ldr	r1, [r3, #8]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	68da      	ldr	r2, [r3, #12]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	430a      	orrs	r2, r1
 8003250:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003256:	4a58      	ldr	r2, [pc, #352]	; (80033b8 <ADC_Init+0x1f4>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d022      	beq.n	80032a2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	689a      	ldr	r2, [r3, #8]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800326a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	6899      	ldr	r1, [r3, #8]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	430a      	orrs	r2, r1
 800327c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	689a      	ldr	r2, [r3, #8]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800328c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	6899      	ldr	r1, [r3, #8]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	430a      	orrs	r2, r1
 800329e:	609a      	str	r2, [r3, #8]
 80032a0:	e00f      	b.n	80032c2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	689a      	ldr	r2, [r3, #8]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80032b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	689a      	ldr	r2, [r3, #8]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80032c0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f022 0202 	bic.w	r2, r2, #2
 80032d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	6899      	ldr	r1, [r3, #8]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	7e1b      	ldrb	r3, [r3, #24]
 80032dc:	005a      	lsls	r2, r3, #1
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	430a      	orrs	r2, r1
 80032e4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d01b      	beq.n	8003328 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	685a      	ldr	r2, [r3, #4]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032fe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800330e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	6859      	ldr	r1, [r3, #4]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331a:	3b01      	subs	r3, #1
 800331c:	035a      	lsls	r2, r3, #13
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	430a      	orrs	r2, r1
 8003324:	605a      	str	r2, [r3, #4]
 8003326:	e007      	b.n	8003338 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	685a      	ldr	r2, [r3, #4]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003336:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003346:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	69db      	ldr	r3, [r3, #28]
 8003352:	3b01      	subs	r3, #1
 8003354:	051a      	lsls	r2, r3, #20
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	430a      	orrs	r2, r1
 800335c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689a      	ldr	r2, [r3, #8]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800336c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	6899      	ldr	r1, [r3, #8]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800337a:	025a      	lsls	r2, r3, #9
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	430a      	orrs	r2, r1
 8003382:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689a      	ldr	r2, [r3, #8]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003392:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	6899      	ldr	r1, [r3, #8]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	695b      	ldr	r3, [r3, #20]
 800339e:	029a      	lsls	r2, r3, #10
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	430a      	orrs	r2, r1
 80033a6:	609a      	str	r2, [r3, #8]
}
 80033a8:	bf00      	nop
 80033aa:	3714      	adds	r7, #20
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr
 80033b4:	40012300 	.word	0x40012300
 80033b8:	0f000001 	.word	0x0f000001

080033bc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033c8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ce:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d13c      	bne.n	8003450 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033da:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d12b      	bne.n	8003448 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d127      	bne.n	8003448 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033fe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003402:	2b00      	cmp	r3, #0
 8003404:	d006      	beq.n	8003414 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003410:	2b00      	cmp	r3, #0
 8003412:	d119      	bne.n	8003448 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	685a      	ldr	r2, [r3, #4]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f022 0220 	bic.w	r2, r2, #32
 8003422:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003428:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003434:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003438:	2b00      	cmp	r3, #0
 800343a:	d105      	bne.n	8003448 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003440:	f043 0201 	orr.w	r2, r3, #1
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	f7ff fd6b 	bl	8002f24 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800344e:	e00e      	b.n	800346e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003454:	f003 0310 	and.w	r3, r3, #16
 8003458:	2b00      	cmp	r3, #0
 800345a:	d003      	beq.n	8003464 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800345c:	68f8      	ldr	r0, [r7, #12]
 800345e:	f7ff fd75 	bl	8002f4c <HAL_ADC_ErrorCallback>
}
 8003462:	e004      	b.n	800346e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	4798      	blx	r3
}
 800346e:	bf00      	nop
 8003470:	3710      	adds	r7, #16
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}

08003476 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003476:	b580      	push	{r7, lr}
 8003478:	b084      	sub	sp, #16
 800347a:	af00      	add	r7, sp, #0
 800347c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003482:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	f7ff fd57 	bl	8002f38 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800348a:	bf00      	nop
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b084      	sub	sp, #16
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800349e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2240      	movs	r2, #64	; 0x40
 80034a4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034aa:	f043 0204 	orr.w	r2, r3, #4
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80034b2:	68f8      	ldr	r0, [r7, #12]
 80034b4:	f7ff fd4a 	bl	8002f4c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034b8:	bf00      	nop
 80034ba:	3710      	adds	r7, #16
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b085      	sub	sp, #20
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f003 0307 	and.w	r3, r3, #7
 80034ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034d0:	4b0c      	ldr	r3, [pc, #48]	; (8003504 <__NVIC_SetPriorityGrouping+0x44>)
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034d6:	68ba      	ldr	r2, [r7, #8]
 80034d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80034dc:	4013      	ands	r3, r2
 80034de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80034ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034f2:	4a04      	ldr	r2, [pc, #16]	; (8003504 <__NVIC_SetPriorityGrouping+0x44>)
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	60d3      	str	r3, [r2, #12]
}
 80034f8:	bf00      	nop
 80034fa:	3714      	adds	r7, #20
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr
 8003504:	e000ed00 	.word	0xe000ed00

08003508 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003508:	b480      	push	{r7}
 800350a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800350c:	4b04      	ldr	r3, [pc, #16]	; (8003520 <__NVIC_GetPriorityGrouping+0x18>)
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	0a1b      	lsrs	r3, r3, #8
 8003512:	f003 0307 	and.w	r3, r3, #7
}
 8003516:	4618      	mov	r0, r3
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	e000ed00 	.word	0xe000ed00

08003524 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	4603      	mov	r3, r0
 800352c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800352e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003532:	2b00      	cmp	r3, #0
 8003534:	db0b      	blt.n	800354e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003536:	79fb      	ldrb	r3, [r7, #7]
 8003538:	f003 021f 	and.w	r2, r3, #31
 800353c:	4907      	ldr	r1, [pc, #28]	; (800355c <__NVIC_EnableIRQ+0x38>)
 800353e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003542:	095b      	lsrs	r3, r3, #5
 8003544:	2001      	movs	r0, #1
 8003546:	fa00 f202 	lsl.w	r2, r0, r2
 800354a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800354e:	bf00      	nop
 8003550:	370c      	adds	r7, #12
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	e000e100 	.word	0xe000e100

08003560 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	4603      	mov	r3, r0
 8003568:	6039      	str	r1, [r7, #0]
 800356a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800356c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003570:	2b00      	cmp	r3, #0
 8003572:	db0a      	blt.n	800358a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	b2da      	uxtb	r2, r3
 8003578:	490c      	ldr	r1, [pc, #48]	; (80035ac <__NVIC_SetPriority+0x4c>)
 800357a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357e:	0112      	lsls	r2, r2, #4
 8003580:	b2d2      	uxtb	r2, r2
 8003582:	440b      	add	r3, r1
 8003584:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003588:	e00a      	b.n	80035a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	b2da      	uxtb	r2, r3
 800358e:	4908      	ldr	r1, [pc, #32]	; (80035b0 <__NVIC_SetPriority+0x50>)
 8003590:	79fb      	ldrb	r3, [r7, #7]
 8003592:	f003 030f 	and.w	r3, r3, #15
 8003596:	3b04      	subs	r3, #4
 8003598:	0112      	lsls	r2, r2, #4
 800359a:	b2d2      	uxtb	r2, r2
 800359c:	440b      	add	r3, r1
 800359e:	761a      	strb	r2, [r3, #24]
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr
 80035ac:	e000e100 	.word	0xe000e100
 80035b0:	e000ed00 	.word	0xe000ed00

080035b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b089      	sub	sp, #36	; 0x24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f003 0307 	and.w	r3, r3, #7
 80035c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	f1c3 0307 	rsb	r3, r3, #7
 80035ce:	2b04      	cmp	r3, #4
 80035d0:	bf28      	it	cs
 80035d2:	2304      	movcs	r3, #4
 80035d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	3304      	adds	r3, #4
 80035da:	2b06      	cmp	r3, #6
 80035dc:	d902      	bls.n	80035e4 <NVIC_EncodePriority+0x30>
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	3b03      	subs	r3, #3
 80035e2:	e000      	b.n	80035e6 <NVIC_EncodePriority+0x32>
 80035e4:	2300      	movs	r3, #0
 80035e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	fa02 f303 	lsl.w	r3, r2, r3
 80035f2:	43da      	mvns	r2, r3
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	401a      	ands	r2, r3
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	fa01 f303 	lsl.w	r3, r1, r3
 8003606:	43d9      	mvns	r1, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800360c:	4313      	orrs	r3, r2
         );
}
 800360e:	4618      	mov	r0, r3
 8003610:	3724      	adds	r7, #36	; 0x24
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
	...

0800361c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b082      	sub	sp, #8
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	3b01      	subs	r3, #1
 8003628:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800362c:	d301      	bcc.n	8003632 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800362e:	2301      	movs	r3, #1
 8003630:	e00f      	b.n	8003652 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003632:	4a0a      	ldr	r2, [pc, #40]	; (800365c <SysTick_Config+0x40>)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	3b01      	subs	r3, #1
 8003638:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800363a:	210f      	movs	r1, #15
 800363c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003640:	f7ff ff8e 	bl	8003560 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003644:	4b05      	ldr	r3, [pc, #20]	; (800365c <SysTick_Config+0x40>)
 8003646:	2200      	movs	r2, #0
 8003648:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800364a:	4b04      	ldr	r3, [pc, #16]	; (800365c <SysTick_Config+0x40>)
 800364c:	2207      	movs	r2, #7
 800364e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003650:	2300      	movs	r3, #0
}
 8003652:	4618      	mov	r0, r3
 8003654:	3708      	adds	r7, #8
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	e000e010 	.word	0xe000e010

08003660 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f7ff ff29 	bl	80034c0 <__NVIC_SetPriorityGrouping>
}
 800366e:	bf00      	nop
 8003670:	3708      	adds	r7, #8
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}

08003676 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003676:	b580      	push	{r7, lr}
 8003678:	b086      	sub	sp, #24
 800367a:	af00      	add	r7, sp, #0
 800367c:	4603      	mov	r3, r0
 800367e:	60b9      	str	r1, [r7, #8]
 8003680:	607a      	str	r2, [r7, #4]
 8003682:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003684:	2300      	movs	r3, #0
 8003686:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003688:	f7ff ff3e 	bl	8003508 <__NVIC_GetPriorityGrouping>
 800368c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	68b9      	ldr	r1, [r7, #8]
 8003692:	6978      	ldr	r0, [r7, #20]
 8003694:	f7ff ff8e 	bl	80035b4 <NVIC_EncodePriority>
 8003698:	4602      	mov	r2, r0
 800369a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800369e:	4611      	mov	r1, r2
 80036a0:	4618      	mov	r0, r3
 80036a2:	f7ff ff5d 	bl	8003560 <__NVIC_SetPriority>
}
 80036a6:	bf00      	nop
 80036a8:	3718      	adds	r7, #24
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}

080036ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ae:	b580      	push	{r7, lr}
 80036b0:	b082      	sub	sp, #8
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	4603      	mov	r3, r0
 80036b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036bc:	4618      	mov	r0, r3
 80036be:	f7ff ff31 	bl	8003524 <__NVIC_EnableIRQ>
}
 80036c2:	bf00      	nop
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}

080036ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b082      	sub	sp, #8
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f7ff ffa2 	bl	800361c <SysTick_Config>
 80036d8:	4603      	mov	r3, r0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3708      	adds	r7, #8
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
	...

080036e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b086      	sub	sp, #24
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80036ec:	2300      	movs	r3, #0
 80036ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80036f0:	f7ff fad8 	bl	8002ca4 <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d101      	bne.n	8003700 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e099      	b.n	8003834 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2202      	movs	r2, #2
 8003704:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2200      	movs	r2, #0
 800370c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f022 0201 	bic.w	r2, r2, #1
 800371e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003720:	e00f      	b.n	8003742 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003722:	f7ff fabf 	bl	8002ca4 <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	2b05      	cmp	r3, #5
 800372e:	d908      	bls.n	8003742 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2220      	movs	r2, #32
 8003734:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2203      	movs	r2, #3
 800373a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800373e:	2303      	movs	r3, #3
 8003740:	e078      	b.n	8003834 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0301 	and.w	r3, r3, #1
 800374c:	2b00      	cmp	r3, #0
 800374e:	d1e8      	bne.n	8003722 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003758:	697a      	ldr	r2, [r7, #20]
 800375a:	4b38      	ldr	r3, [pc, #224]	; (800383c <HAL_DMA_Init+0x158>)
 800375c:	4013      	ands	r3, r2
 800375e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685a      	ldr	r2, [r3, #4]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800376e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	691b      	ldr	r3, [r3, #16]
 8003774:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800377a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	699b      	ldr	r3, [r3, #24]
 8003780:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003786:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6a1b      	ldr	r3, [r3, #32]
 800378c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	4313      	orrs	r3, r2
 8003792:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003798:	2b04      	cmp	r3, #4
 800379a:	d107      	bne.n	80037ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a4:	4313      	orrs	r3, r2
 80037a6:	697a      	ldr	r2, [r7, #20]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	697a      	ldr	r2, [r7, #20]
 80037b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	f023 0307 	bic.w	r3, r3, #7
 80037c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c8:	697a      	ldr	r2, [r7, #20]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d2:	2b04      	cmp	r3, #4
 80037d4:	d117      	bne.n	8003806 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037da:	697a      	ldr	r2, [r7, #20]
 80037dc:	4313      	orrs	r3, r2
 80037de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d00e      	beq.n	8003806 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f000 fadf 	bl	8003dac <DMA_CheckFifoParam>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d008      	beq.n	8003806 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2240      	movs	r2, #64	; 0x40
 80037f8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2201      	movs	r2, #1
 80037fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003802:	2301      	movs	r3, #1
 8003804:	e016      	b.n	8003834 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	697a      	ldr	r2, [r7, #20]
 800380c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f000 fa96 	bl	8003d40 <DMA_CalcBaseAndBitshift>
 8003814:	4603      	mov	r3, r0
 8003816:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800381c:	223f      	movs	r2, #63	; 0x3f
 800381e:	409a      	lsls	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2200      	movs	r2, #0
 8003828:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2201      	movs	r2, #1
 800382e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003832:	2300      	movs	r3, #0
}
 8003834:	4618      	mov	r0, r3
 8003836:	3718      	adds	r7, #24
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}
 800383c:	f010803f 	.word	0xf010803f

08003840 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
 800384c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800384e:	2300      	movs	r3, #0
 8003850:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003856:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800385e:	2b01      	cmp	r3, #1
 8003860:	d101      	bne.n	8003866 <HAL_DMA_Start_IT+0x26>
 8003862:	2302      	movs	r3, #2
 8003864:	e040      	b.n	80038e8 <HAL_DMA_Start_IT+0xa8>
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2201      	movs	r2, #1
 800386a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003874:	b2db      	uxtb	r3, r3
 8003876:	2b01      	cmp	r3, #1
 8003878:	d12f      	bne.n	80038da <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2202      	movs	r2, #2
 800387e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2200      	movs	r2, #0
 8003886:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	68b9      	ldr	r1, [r7, #8]
 800388e:	68f8      	ldr	r0, [r7, #12]
 8003890:	f000 fa28 	bl	8003ce4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003898:	223f      	movs	r2, #63	; 0x3f
 800389a:	409a      	lsls	r2, r3
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f042 0216 	orr.w	r2, r2, #22
 80038ae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d007      	beq.n	80038c8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f042 0208 	orr.w	r2, r2, #8
 80038c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f042 0201 	orr.w	r2, r2, #1
 80038d6:	601a      	str	r2, [r3, #0]
 80038d8:	e005      	b.n	80038e6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80038e2:	2302      	movs	r3, #2
 80038e4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80038e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3718      	adds	r7, #24
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038fc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80038fe:	f7ff f9d1 	bl	8002ca4 <HAL_GetTick>
 8003902:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800390a:	b2db      	uxtb	r3, r3
 800390c:	2b02      	cmp	r3, #2
 800390e:	d008      	beq.n	8003922 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2280      	movs	r2, #128	; 0x80
 8003914:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e052      	b.n	80039c8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f022 0216 	bic.w	r2, r2, #22
 8003930:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	695a      	ldr	r2, [r3, #20]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003940:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003946:	2b00      	cmp	r3, #0
 8003948:	d103      	bne.n	8003952 <HAL_DMA_Abort+0x62>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800394e:	2b00      	cmp	r3, #0
 8003950:	d007      	beq.n	8003962 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f022 0208 	bic.w	r2, r2, #8
 8003960:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f022 0201 	bic.w	r2, r2, #1
 8003970:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003972:	e013      	b.n	800399c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003974:	f7ff f996 	bl	8002ca4 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b05      	cmp	r3, #5
 8003980:	d90c      	bls.n	800399c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2220      	movs	r2, #32
 8003986:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2203      	movs	r2, #3
 800398c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003998:	2303      	movs	r3, #3
 800399a:	e015      	b.n	80039c8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 0301 	and.w	r3, r3, #1
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d1e4      	bne.n	8003974 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ae:	223f      	movs	r2, #63	; 0x3f
 80039b0:	409a      	lsls	r2, r3
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2201      	movs	r2, #1
 80039ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80039c6:	2300      	movs	r3, #0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3710      	adds	r7, #16
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b086      	sub	sp, #24
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80039d8:	2300      	movs	r3, #0
 80039da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80039dc:	4b8e      	ldr	r3, [pc, #568]	; (8003c18 <HAL_DMA_IRQHandler+0x248>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a8e      	ldr	r2, [pc, #568]	; (8003c1c <HAL_DMA_IRQHandler+0x24c>)
 80039e2:	fba2 2303 	umull	r2, r3, r2, r3
 80039e6:	0a9b      	lsrs	r3, r3, #10
 80039e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039fa:	2208      	movs	r2, #8
 80039fc:	409a      	lsls	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	4013      	ands	r3, r2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d01a      	beq.n	8003a3c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0304 	and.w	r3, r3, #4
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d013      	beq.n	8003a3c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f022 0204 	bic.w	r2, r2, #4
 8003a22:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a28:	2208      	movs	r2, #8
 8003a2a:	409a      	lsls	r2, r3
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a34:	f043 0201 	orr.w	r2, r3, #1
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a40:	2201      	movs	r2, #1
 8003a42:	409a      	lsls	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	4013      	ands	r3, r2
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d012      	beq.n	8003a72 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	695b      	ldr	r3, [r3, #20]
 8003a52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00b      	beq.n	8003a72 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a5e:	2201      	movs	r2, #1
 8003a60:	409a      	lsls	r2, r3
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a6a:	f043 0202 	orr.w	r2, r3, #2
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a76:	2204      	movs	r2, #4
 8003a78:	409a      	lsls	r2, r3
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d012      	beq.n	8003aa8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0302 	and.w	r3, r3, #2
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00b      	beq.n	8003aa8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a94:	2204      	movs	r2, #4
 8003a96:	409a      	lsls	r2, r3
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aa0:	f043 0204 	orr.w	r2, r3, #4
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aac:	2210      	movs	r2, #16
 8003aae:	409a      	lsls	r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d043      	beq.n	8003b40 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0308 	and.w	r3, r3, #8
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d03c      	beq.n	8003b40 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aca:	2210      	movs	r2, #16
 8003acc:	409a      	lsls	r2, r3
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d018      	beq.n	8003b12 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d108      	bne.n	8003b00 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d024      	beq.n	8003b40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	4798      	blx	r3
 8003afe:	e01f      	b.n	8003b40 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d01b      	beq.n	8003b40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	4798      	blx	r3
 8003b10:	e016      	b.n	8003b40 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d107      	bne.n	8003b30 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f022 0208 	bic.w	r2, r2, #8
 8003b2e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d003      	beq.n	8003b40 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b44:	2220      	movs	r2, #32
 8003b46:	409a      	lsls	r2, r3
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	f000 808f 	beq.w	8003c70 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0310 	and.w	r3, r3, #16
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f000 8087 	beq.w	8003c70 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b66:	2220      	movs	r2, #32
 8003b68:	409a      	lsls	r2, r3
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	2b05      	cmp	r3, #5
 8003b78:	d136      	bne.n	8003be8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f022 0216 	bic.w	r2, r2, #22
 8003b88:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	695a      	ldr	r2, [r3, #20]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b98:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d103      	bne.n	8003baa <HAL_DMA_IRQHandler+0x1da>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d007      	beq.n	8003bba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f022 0208 	bic.w	r2, r2, #8
 8003bb8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bbe:	223f      	movs	r2, #63	; 0x3f
 8003bc0:	409a      	lsls	r2, r3
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2201      	movs	r2, #1
 8003bca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d07e      	beq.n	8003cdc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	4798      	blx	r3
        }
        return;
 8003be6:	e079      	b.n	8003cdc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d01d      	beq.n	8003c32 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d10d      	bne.n	8003c20 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d031      	beq.n	8003c70 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	4798      	blx	r3
 8003c14:	e02c      	b.n	8003c70 <HAL_DMA_IRQHandler+0x2a0>
 8003c16:	bf00      	nop
 8003c18:	20000000 	.word	0x20000000
 8003c1c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d023      	beq.n	8003c70 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	4798      	blx	r3
 8003c30:	e01e      	b.n	8003c70 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d10f      	bne.n	8003c60 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f022 0210 	bic.w	r2, r2, #16
 8003c4e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d003      	beq.n	8003c70 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c6c:	6878      	ldr	r0, [r7, #4]
 8003c6e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d032      	beq.n	8003cde <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d022      	beq.n	8003cca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2205      	movs	r2, #5
 8003c88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f022 0201 	bic.w	r2, r2, #1
 8003c9a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	60bb      	str	r3, [r7, #8]
 8003ca2:	697a      	ldr	r2, [r7, #20]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d307      	bcc.n	8003cb8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d1f2      	bne.n	8003c9c <HAL_DMA_IRQHandler+0x2cc>
 8003cb6:	e000      	b.n	8003cba <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003cb8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d005      	beq.n	8003cde <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	4798      	blx	r3
 8003cda:	e000      	b.n	8003cde <HAL_DMA_IRQHandler+0x30e>
        return;
 8003cdc:	bf00      	nop
    }
  }
}
 8003cde:	3718      	adds	r7, #24
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}

08003ce4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b085      	sub	sp, #20
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	607a      	str	r2, [r7, #4]
 8003cf0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d00:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	683a      	ldr	r2, [r7, #0]
 8003d08:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	2b40      	cmp	r3, #64	; 0x40
 8003d10:	d108      	bne.n	8003d24 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	687a      	ldr	r2, [r7, #4]
 8003d18:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68ba      	ldr	r2, [r7, #8]
 8003d20:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003d22:	e007      	b.n	8003d34 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	68ba      	ldr	r2, [r7, #8]
 8003d2a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	60da      	str	r2, [r3, #12]
}
 8003d34:	bf00      	nop
 8003d36:	3714      	adds	r7, #20
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b085      	sub	sp, #20
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	3b10      	subs	r3, #16
 8003d50:	4a14      	ldr	r2, [pc, #80]	; (8003da4 <DMA_CalcBaseAndBitshift+0x64>)
 8003d52:	fba2 2303 	umull	r2, r3, r2, r3
 8003d56:	091b      	lsrs	r3, r3, #4
 8003d58:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d5a:	4a13      	ldr	r2, [pc, #76]	; (8003da8 <DMA_CalcBaseAndBitshift+0x68>)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	4413      	add	r3, r2
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	461a      	mov	r2, r3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2b03      	cmp	r3, #3
 8003d6c:	d909      	bls.n	8003d82 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d76:	f023 0303 	bic.w	r3, r3, #3
 8003d7a:	1d1a      	adds	r2, r3, #4
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	659a      	str	r2, [r3, #88]	; 0x58
 8003d80:	e007      	b.n	8003d92 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d8a:	f023 0303 	bic.w	r3, r3, #3
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3714      	adds	r7, #20
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr
 8003da2:	bf00      	nop
 8003da4:	aaaaaaab 	.word	0xaaaaaaab
 8003da8:	0800b844 	.word	0x0800b844

08003dac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b085      	sub	sp, #20
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003db4:	2300      	movs	r3, #0
 8003db6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dbc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d11f      	bne.n	8003e06 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	2b03      	cmp	r3, #3
 8003dca:	d856      	bhi.n	8003e7a <DMA_CheckFifoParam+0xce>
 8003dcc:	a201      	add	r2, pc, #4	; (adr r2, 8003dd4 <DMA_CheckFifoParam+0x28>)
 8003dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dd2:	bf00      	nop
 8003dd4:	08003de5 	.word	0x08003de5
 8003dd8:	08003df7 	.word	0x08003df7
 8003ddc:	08003de5 	.word	0x08003de5
 8003de0:	08003e7b 	.word	0x08003e7b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003de8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d046      	beq.n	8003e7e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003df4:	e043      	b.n	8003e7e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dfa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003dfe:	d140      	bne.n	8003e82 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e04:	e03d      	b.n	8003e82 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e0e:	d121      	bne.n	8003e54 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	2b03      	cmp	r3, #3
 8003e14:	d837      	bhi.n	8003e86 <DMA_CheckFifoParam+0xda>
 8003e16:	a201      	add	r2, pc, #4	; (adr r2, 8003e1c <DMA_CheckFifoParam+0x70>)
 8003e18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e1c:	08003e2d 	.word	0x08003e2d
 8003e20:	08003e33 	.word	0x08003e33
 8003e24:	08003e2d 	.word	0x08003e2d
 8003e28:	08003e45 	.word	0x08003e45
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	73fb      	strb	r3, [r7, #15]
      break;
 8003e30:	e030      	b.n	8003e94 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e36:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d025      	beq.n	8003e8a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e42:	e022      	b.n	8003e8a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e48:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e4c:	d11f      	bne.n	8003e8e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003e52:	e01c      	b.n	8003e8e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d903      	bls.n	8003e62 <DMA_CheckFifoParam+0xb6>
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	2b03      	cmp	r3, #3
 8003e5e:	d003      	beq.n	8003e68 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003e60:	e018      	b.n	8003e94 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	73fb      	strb	r3, [r7, #15]
      break;
 8003e66:	e015      	b.n	8003e94 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00e      	beq.n	8003e92 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	73fb      	strb	r3, [r7, #15]
      break;
 8003e78:	e00b      	b.n	8003e92 <DMA_CheckFifoParam+0xe6>
      break;
 8003e7a:	bf00      	nop
 8003e7c:	e00a      	b.n	8003e94 <DMA_CheckFifoParam+0xe8>
      break;
 8003e7e:	bf00      	nop
 8003e80:	e008      	b.n	8003e94 <DMA_CheckFifoParam+0xe8>
      break;
 8003e82:	bf00      	nop
 8003e84:	e006      	b.n	8003e94 <DMA_CheckFifoParam+0xe8>
      break;
 8003e86:	bf00      	nop
 8003e88:	e004      	b.n	8003e94 <DMA_CheckFifoParam+0xe8>
      break;
 8003e8a:	bf00      	nop
 8003e8c:	e002      	b.n	8003e94 <DMA_CheckFifoParam+0xe8>
      break;   
 8003e8e:	bf00      	nop
 8003e90:	e000      	b.n	8003e94 <DMA_CheckFifoParam+0xe8>
      break;
 8003e92:	bf00      	nop
    }
  } 
  
  return status; 
 8003e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3714      	adds	r7, #20
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop

08003ea4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b089      	sub	sp, #36	; 0x24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003eba:	2300      	movs	r3, #0
 8003ebc:	61fb      	str	r3, [r7, #28]
 8003ebe:	e159      	b.n	8004174 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ed4:	693a      	ldr	r2, [r7, #16]
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	f040 8148 	bne.w	800416e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	f003 0303 	and.w	r3, r3, #3
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d005      	beq.n	8003ef6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d130      	bne.n	8003f58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	005b      	lsls	r3, r3, #1
 8003f00:	2203      	movs	r2, #3
 8003f02:	fa02 f303 	lsl.w	r3, r2, r3
 8003f06:	43db      	mvns	r3, r3
 8003f08:	69ba      	ldr	r2, [r7, #24]
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	68da      	ldr	r2, [r3, #12]
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	005b      	lsls	r3, r3, #1
 8003f16:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1a:	69ba      	ldr	r2, [r7, #24]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	69ba      	ldr	r2, [r7, #24]
 8003f24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	fa02 f303 	lsl.w	r3, r2, r3
 8003f34:	43db      	mvns	r3, r3
 8003f36:	69ba      	ldr	r2, [r7, #24]
 8003f38:	4013      	ands	r3, r2
 8003f3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	091b      	lsrs	r3, r3, #4
 8003f42:	f003 0201 	and.w	r2, r3, #1
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	69ba      	ldr	r2, [r7, #24]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	69ba      	ldr	r2, [r7, #24]
 8003f56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f003 0303 	and.w	r3, r3, #3
 8003f60:	2b03      	cmp	r3, #3
 8003f62:	d017      	beq.n	8003f94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	005b      	lsls	r3, r3, #1
 8003f6e:	2203      	movs	r2, #3
 8003f70:	fa02 f303 	lsl.w	r3, r2, r3
 8003f74:	43db      	mvns	r3, r3
 8003f76:	69ba      	ldr	r2, [r7, #24]
 8003f78:	4013      	ands	r3, r2
 8003f7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	689a      	ldr	r2, [r3, #8]
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	005b      	lsls	r3, r3, #1
 8003f84:	fa02 f303 	lsl.w	r3, r2, r3
 8003f88:	69ba      	ldr	r2, [r7, #24]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f003 0303 	and.w	r3, r3, #3
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d123      	bne.n	8003fe8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	08da      	lsrs	r2, r3, #3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	3208      	adds	r2, #8
 8003fa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	f003 0307 	and.w	r3, r3, #7
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	220f      	movs	r2, #15
 8003fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fbc:	43db      	mvns	r3, r3
 8003fbe:	69ba      	ldr	r2, [r7, #24]
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	691a      	ldr	r2, [r3, #16]
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	f003 0307 	and.w	r3, r3, #7
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd4:	69ba      	ldr	r2, [r7, #24]
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	08da      	lsrs	r2, r3, #3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	3208      	adds	r2, #8
 8003fe2:	69b9      	ldr	r1, [r7, #24]
 8003fe4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	005b      	lsls	r3, r3, #1
 8003ff2:	2203      	movs	r2, #3
 8003ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff8:	43db      	mvns	r3, r3
 8003ffa:	69ba      	ldr	r2, [r7, #24]
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f003 0203 	and.w	r2, r3, #3
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	005b      	lsls	r3, r3, #1
 800400c:	fa02 f303 	lsl.w	r3, r2, r3
 8004010:	69ba      	ldr	r2, [r7, #24]
 8004012:	4313      	orrs	r3, r2
 8004014:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	69ba      	ldr	r2, [r7, #24]
 800401a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004024:	2b00      	cmp	r3, #0
 8004026:	f000 80a2 	beq.w	800416e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800402a:	2300      	movs	r3, #0
 800402c:	60fb      	str	r3, [r7, #12]
 800402e:	4b57      	ldr	r3, [pc, #348]	; (800418c <HAL_GPIO_Init+0x2e8>)
 8004030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004032:	4a56      	ldr	r2, [pc, #344]	; (800418c <HAL_GPIO_Init+0x2e8>)
 8004034:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004038:	6453      	str	r3, [r2, #68]	; 0x44
 800403a:	4b54      	ldr	r3, [pc, #336]	; (800418c <HAL_GPIO_Init+0x2e8>)
 800403c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800403e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004042:	60fb      	str	r3, [r7, #12]
 8004044:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004046:	4a52      	ldr	r2, [pc, #328]	; (8004190 <HAL_GPIO_Init+0x2ec>)
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	089b      	lsrs	r3, r3, #2
 800404c:	3302      	adds	r3, #2
 800404e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004052:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	f003 0303 	and.w	r3, r3, #3
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	220f      	movs	r2, #15
 800405e:	fa02 f303 	lsl.w	r3, r2, r3
 8004062:	43db      	mvns	r3, r3
 8004064:	69ba      	ldr	r2, [r7, #24]
 8004066:	4013      	ands	r3, r2
 8004068:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	4a49      	ldr	r2, [pc, #292]	; (8004194 <HAL_GPIO_Init+0x2f0>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d019      	beq.n	80040a6 <HAL_GPIO_Init+0x202>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4a48      	ldr	r2, [pc, #288]	; (8004198 <HAL_GPIO_Init+0x2f4>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d013      	beq.n	80040a2 <HAL_GPIO_Init+0x1fe>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4a47      	ldr	r2, [pc, #284]	; (800419c <HAL_GPIO_Init+0x2f8>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d00d      	beq.n	800409e <HAL_GPIO_Init+0x1fa>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	4a46      	ldr	r2, [pc, #280]	; (80041a0 <HAL_GPIO_Init+0x2fc>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d007      	beq.n	800409a <HAL_GPIO_Init+0x1f6>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4a45      	ldr	r2, [pc, #276]	; (80041a4 <HAL_GPIO_Init+0x300>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d101      	bne.n	8004096 <HAL_GPIO_Init+0x1f2>
 8004092:	2304      	movs	r3, #4
 8004094:	e008      	b.n	80040a8 <HAL_GPIO_Init+0x204>
 8004096:	2307      	movs	r3, #7
 8004098:	e006      	b.n	80040a8 <HAL_GPIO_Init+0x204>
 800409a:	2303      	movs	r3, #3
 800409c:	e004      	b.n	80040a8 <HAL_GPIO_Init+0x204>
 800409e:	2302      	movs	r3, #2
 80040a0:	e002      	b.n	80040a8 <HAL_GPIO_Init+0x204>
 80040a2:	2301      	movs	r3, #1
 80040a4:	e000      	b.n	80040a8 <HAL_GPIO_Init+0x204>
 80040a6:	2300      	movs	r3, #0
 80040a8:	69fa      	ldr	r2, [r7, #28]
 80040aa:	f002 0203 	and.w	r2, r2, #3
 80040ae:	0092      	lsls	r2, r2, #2
 80040b0:	4093      	lsls	r3, r2
 80040b2:	69ba      	ldr	r2, [r7, #24]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040b8:	4935      	ldr	r1, [pc, #212]	; (8004190 <HAL_GPIO_Init+0x2ec>)
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	089b      	lsrs	r3, r3, #2
 80040be:	3302      	adds	r3, #2
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040c6:	4b38      	ldr	r3, [pc, #224]	; (80041a8 <HAL_GPIO_Init+0x304>)
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	43db      	mvns	r3, r3
 80040d0:	69ba      	ldr	r2, [r7, #24]
 80040d2:	4013      	ands	r3, r2
 80040d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d003      	beq.n	80040ea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80040e2:	69ba      	ldr	r2, [r7, #24]
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80040ea:	4a2f      	ldr	r2, [pc, #188]	; (80041a8 <HAL_GPIO_Init+0x304>)
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040f0:	4b2d      	ldr	r3, [pc, #180]	; (80041a8 <HAL_GPIO_Init+0x304>)
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	43db      	mvns	r3, r3
 80040fa:	69ba      	ldr	r2, [r7, #24]
 80040fc:	4013      	ands	r3, r2
 80040fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d003      	beq.n	8004114 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800410c:	69ba      	ldr	r2, [r7, #24]
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	4313      	orrs	r3, r2
 8004112:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004114:	4a24      	ldr	r2, [pc, #144]	; (80041a8 <HAL_GPIO_Init+0x304>)
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800411a:	4b23      	ldr	r3, [pc, #140]	; (80041a8 <HAL_GPIO_Init+0x304>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	43db      	mvns	r3, r3
 8004124:	69ba      	ldr	r2, [r7, #24]
 8004126:	4013      	ands	r3, r2
 8004128:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004136:	69ba      	ldr	r2, [r7, #24]
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	4313      	orrs	r3, r2
 800413c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800413e:	4a1a      	ldr	r2, [pc, #104]	; (80041a8 <HAL_GPIO_Init+0x304>)
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004144:	4b18      	ldr	r3, [pc, #96]	; (80041a8 <HAL_GPIO_Init+0x304>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	43db      	mvns	r3, r3
 800414e:	69ba      	ldr	r2, [r7, #24]
 8004150:	4013      	ands	r3, r2
 8004152:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800415c:	2b00      	cmp	r3, #0
 800415e:	d003      	beq.n	8004168 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004160:	69ba      	ldr	r2, [r7, #24]
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	4313      	orrs	r3, r2
 8004166:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004168:	4a0f      	ldr	r2, [pc, #60]	; (80041a8 <HAL_GPIO_Init+0x304>)
 800416a:	69bb      	ldr	r3, [r7, #24]
 800416c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	3301      	adds	r3, #1
 8004172:	61fb      	str	r3, [r7, #28]
 8004174:	69fb      	ldr	r3, [r7, #28]
 8004176:	2b0f      	cmp	r3, #15
 8004178:	f67f aea2 	bls.w	8003ec0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800417c:	bf00      	nop
 800417e:	bf00      	nop
 8004180:	3724      	adds	r7, #36	; 0x24
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	40023800 	.word	0x40023800
 8004190:	40013800 	.word	0x40013800
 8004194:	40020000 	.word	0x40020000
 8004198:	40020400 	.word	0x40020400
 800419c:	40020800 	.word	0x40020800
 80041a0:	40020c00 	.word	0x40020c00
 80041a4:	40021000 	.word	0x40021000
 80041a8:	40013c00 	.word	0x40013c00

080041ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b085      	sub	sp, #20
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
 80041b4:	460b      	mov	r3, r1
 80041b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	691a      	ldr	r2, [r3, #16]
 80041bc:	887b      	ldrh	r3, [r7, #2]
 80041be:	4013      	ands	r3, r2
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d002      	beq.n	80041ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80041c4:	2301      	movs	r3, #1
 80041c6:	73fb      	strb	r3, [r7, #15]
 80041c8:	e001      	b.n	80041ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80041ca:	2300      	movs	r3, #0
 80041cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80041ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3714      	adds	r7, #20
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr

080041dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	460b      	mov	r3, r1
 80041e6:	807b      	strh	r3, [r7, #2]
 80041e8:	4613      	mov	r3, r2
 80041ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041ec:	787b      	ldrb	r3, [r7, #1]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d003      	beq.n	80041fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041f2:	887a      	ldrh	r2, [r7, #2]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041f8:	e003      	b.n	8004202 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041fa:	887b      	ldrh	r3, [r7, #2]
 80041fc:	041a      	lsls	r2, r3, #16
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	619a      	str	r2, [r3, #24]
}
 8004202:	bf00      	nop
 8004204:	370c      	adds	r7, #12
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr

0800420e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800420e:	b480      	push	{r7}
 8004210:	b085      	sub	sp, #20
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
 8004216:	460b      	mov	r3, r1
 8004218:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004220:	887a      	ldrh	r2, [r7, #2]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	4013      	ands	r3, r2
 8004226:	041a      	lsls	r2, r3, #16
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	43d9      	mvns	r1, r3
 800422c:	887b      	ldrh	r3, [r7, #2]
 800422e:	400b      	ands	r3, r1
 8004230:	431a      	orrs	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	619a      	str	r2, [r3, #24]
}
 8004236:	bf00      	nop
 8004238:	3714      	adds	r7, #20
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
	...

08004244 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	4603      	mov	r3, r0
 800424c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800424e:	4b08      	ldr	r3, [pc, #32]	; (8004270 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004250:	695a      	ldr	r2, [r3, #20]
 8004252:	88fb      	ldrh	r3, [r7, #6]
 8004254:	4013      	ands	r3, r2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d006      	beq.n	8004268 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800425a:	4a05      	ldr	r2, [pc, #20]	; (8004270 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800425c:	88fb      	ldrh	r3, [r7, #6]
 800425e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004260:	88fb      	ldrh	r3, [r7, #6]
 8004262:	4618      	mov	r0, r3
 8004264:	f7fe f962 	bl	800252c <HAL_GPIO_EXTI_Callback>
  }
}
 8004268:	bf00      	nop
 800426a:	3708      	adds	r7, #8
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}
 8004270:	40013c00 	.word	0x40013c00

08004274 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b086      	sub	sp, #24
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d101      	bne.n	8004286 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e267      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0301 	and.w	r3, r3, #1
 800428e:	2b00      	cmp	r3, #0
 8004290:	d075      	beq.n	800437e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004292:	4b88      	ldr	r3, [pc, #544]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	f003 030c 	and.w	r3, r3, #12
 800429a:	2b04      	cmp	r3, #4
 800429c:	d00c      	beq.n	80042b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800429e:	4b85      	ldr	r3, [pc, #532]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042a6:	2b08      	cmp	r3, #8
 80042a8:	d112      	bne.n	80042d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042aa:	4b82      	ldr	r3, [pc, #520]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042b6:	d10b      	bne.n	80042d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042b8:	4b7e      	ldr	r3, [pc, #504]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d05b      	beq.n	800437c <HAL_RCC_OscConfig+0x108>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d157      	bne.n	800437c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e242      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042d8:	d106      	bne.n	80042e8 <HAL_RCC_OscConfig+0x74>
 80042da:	4b76      	ldr	r3, [pc, #472]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a75      	ldr	r2, [pc, #468]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80042e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042e4:	6013      	str	r3, [r2, #0]
 80042e6:	e01d      	b.n	8004324 <HAL_RCC_OscConfig+0xb0>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042f0:	d10c      	bne.n	800430c <HAL_RCC_OscConfig+0x98>
 80042f2:	4b70      	ldr	r3, [pc, #448]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a6f      	ldr	r2, [pc, #444]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80042f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042fc:	6013      	str	r3, [r2, #0]
 80042fe:	4b6d      	ldr	r3, [pc, #436]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a6c      	ldr	r2, [pc, #432]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004304:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004308:	6013      	str	r3, [r2, #0]
 800430a:	e00b      	b.n	8004324 <HAL_RCC_OscConfig+0xb0>
 800430c:	4b69      	ldr	r3, [pc, #420]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a68      	ldr	r2, [pc, #416]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004312:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004316:	6013      	str	r3, [r2, #0]
 8004318:	4b66      	ldr	r3, [pc, #408]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a65      	ldr	r2, [pc, #404]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 800431e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004322:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d013      	beq.n	8004354 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800432c:	f7fe fcba 	bl	8002ca4 <HAL_GetTick>
 8004330:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004332:	e008      	b.n	8004346 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004334:	f7fe fcb6 	bl	8002ca4 <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	2b64      	cmp	r3, #100	; 0x64
 8004340:	d901      	bls.n	8004346 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e207      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004346:	4b5b      	ldr	r3, [pc, #364]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d0f0      	beq.n	8004334 <HAL_RCC_OscConfig+0xc0>
 8004352:	e014      	b.n	800437e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004354:	f7fe fca6 	bl	8002ca4 <HAL_GetTick>
 8004358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800435a:	e008      	b.n	800436e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800435c:	f7fe fca2 	bl	8002ca4 <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	2b64      	cmp	r3, #100	; 0x64
 8004368:	d901      	bls.n	800436e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e1f3      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800436e:	4b51      	ldr	r3, [pc, #324]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d1f0      	bne.n	800435c <HAL_RCC_OscConfig+0xe8>
 800437a:	e000      	b.n	800437e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800437c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	2b00      	cmp	r3, #0
 8004388:	d063      	beq.n	8004452 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800438a:	4b4a      	ldr	r3, [pc, #296]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f003 030c 	and.w	r3, r3, #12
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00b      	beq.n	80043ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004396:	4b47      	ldr	r3, [pc, #284]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800439e:	2b08      	cmp	r3, #8
 80043a0:	d11c      	bne.n	80043dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043a2:	4b44      	ldr	r3, [pc, #272]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d116      	bne.n	80043dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043ae:	4b41      	ldr	r3, [pc, #260]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d005      	beq.n	80043c6 <HAL_RCC_OscConfig+0x152>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d001      	beq.n	80043c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e1c7      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043c6:	4b3b      	ldr	r3, [pc, #236]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	691b      	ldr	r3, [r3, #16]
 80043d2:	00db      	lsls	r3, r3, #3
 80043d4:	4937      	ldr	r1, [pc, #220]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80043d6:	4313      	orrs	r3, r2
 80043d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043da:	e03a      	b.n	8004452 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d020      	beq.n	8004426 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043e4:	4b34      	ldr	r3, [pc, #208]	; (80044b8 <HAL_RCC_OscConfig+0x244>)
 80043e6:	2201      	movs	r2, #1
 80043e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ea:	f7fe fc5b 	bl	8002ca4 <HAL_GetTick>
 80043ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043f0:	e008      	b.n	8004404 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043f2:	f7fe fc57 	bl	8002ca4 <HAL_GetTick>
 80043f6:	4602      	mov	r2, r0
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	2b02      	cmp	r3, #2
 80043fe:	d901      	bls.n	8004404 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	e1a8      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004404:	4b2b      	ldr	r3, [pc, #172]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0302 	and.w	r3, r3, #2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d0f0      	beq.n	80043f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004410:	4b28      	ldr	r3, [pc, #160]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	00db      	lsls	r3, r3, #3
 800441e:	4925      	ldr	r1, [pc, #148]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004420:	4313      	orrs	r3, r2
 8004422:	600b      	str	r3, [r1, #0]
 8004424:	e015      	b.n	8004452 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004426:	4b24      	ldr	r3, [pc, #144]	; (80044b8 <HAL_RCC_OscConfig+0x244>)
 8004428:	2200      	movs	r2, #0
 800442a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800442c:	f7fe fc3a 	bl	8002ca4 <HAL_GetTick>
 8004430:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004432:	e008      	b.n	8004446 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004434:	f7fe fc36 	bl	8002ca4 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b02      	cmp	r3, #2
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e187      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004446:	4b1b      	ldr	r3, [pc, #108]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1f0      	bne.n	8004434 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 0308 	and.w	r3, r3, #8
 800445a:	2b00      	cmp	r3, #0
 800445c:	d036      	beq.n	80044cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d016      	beq.n	8004494 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004466:	4b15      	ldr	r3, [pc, #84]	; (80044bc <HAL_RCC_OscConfig+0x248>)
 8004468:	2201      	movs	r2, #1
 800446a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800446c:	f7fe fc1a 	bl	8002ca4 <HAL_GetTick>
 8004470:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004474:	f7fe fc16 	bl	8002ca4 <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b02      	cmp	r3, #2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e167      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004486:	4b0b      	ldr	r3, [pc, #44]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004488:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800448a:	f003 0302 	and.w	r3, r3, #2
 800448e:	2b00      	cmp	r3, #0
 8004490:	d0f0      	beq.n	8004474 <HAL_RCC_OscConfig+0x200>
 8004492:	e01b      	b.n	80044cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004494:	4b09      	ldr	r3, [pc, #36]	; (80044bc <HAL_RCC_OscConfig+0x248>)
 8004496:	2200      	movs	r2, #0
 8004498:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800449a:	f7fe fc03 	bl	8002ca4 <HAL_GetTick>
 800449e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044a0:	e00e      	b.n	80044c0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044a2:	f7fe fbff 	bl	8002ca4 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d907      	bls.n	80044c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80044b0:	2303      	movs	r3, #3
 80044b2:	e150      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
 80044b4:	40023800 	.word	0x40023800
 80044b8:	42470000 	.word	0x42470000
 80044bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044c0:	4b88      	ldr	r3, [pc, #544]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80044c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d1ea      	bne.n	80044a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f000 8097 	beq.w	8004608 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044da:	2300      	movs	r3, #0
 80044dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044de:	4b81      	ldr	r3, [pc, #516]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80044e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d10f      	bne.n	800450a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044ea:	2300      	movs	r3, #0
 80044ec:	60bb      	str	r3, [r7, #8]
 80044ee:	4b7d      	ldr	r3, [pc, #500]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80044f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f2:	4a7c      	ldr	r2, [pc, #496]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80044f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044f8:	6413      	str	r3, [r2, #64]	; 0x40
 80044fa:	4b7a      	ldr	r3, [pc, #488]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80044fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004502:	60bb      	str	r3, [r7, #8]
 8004504:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004506:	2301      	movs	r3, #1
 8004508:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800450a:	4b77      	ldr	r3, [pc, #476]	; (80046e8 <HAL_RCC_OscConfig+0x474>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004512:	2b00      	cmp	r3, #0
 8004514:	d118      	bne.n	8004548 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004516:	4b74      	ldr	r3, [pc, #464]	; (80046e8 <HAL_RCC_OscConfig+0x474>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a73      	ldr	r2, [pc, #460]	; (80046e8 <HAL_RCC_OscConfig+0x474>)
 800451c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004520:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004522:	f7fe fbbf 	bl	8002ca4 <HAL_GetTick>
 8004526:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004528:	e008      	b.n	800453c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800452a:	f7fe fbbb 	bl	8002ca4 <HAL_GetTick>
 800452e:	4602      	mov	r2, r0
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	2b02      	cmp	r3, #2
 8004536:	d901      	bls.n	800453c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e10c      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800453c:	4b6a      	ldr	r3, [pc, #424]	; (80046e8 <HAL_RCC_OscConfig+0x474>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004544:	2b00      	cmp	r3, #0
 8004546:	d0f0      	beq.n	800452a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	2b01      	cmp	r3, #1
 800454e:	d106      	bne.n	800455e <HAL_RCC_OscConfig+0x2ea>
 8004550:	4b64      	ldr	r3, [pc, #400]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004552:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004554:	4a63      	ldr	r2, [pc, #396]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004556:	f043 0301 	orr.w	r3, r3, #1
 800455a:	6713      	str	r3, [r2, #112]	; 0x70
 800455c:	e01c      	b.n	8004598 <HAL_RCC_OscConfig+0x324>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	2b05      	cmp	r3, #5
 8004564:	d10c      	bne.n	8004580 <HAL_RCC_OscConfig+0x30c>
 8004566:	4b5f      	ldr	r3, [pc, #380]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800456a:	4a5e      	ldr	r2, [pc, #376]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 800456c:	f043 0304 	orr.w	r3, r3, #4
 8004570:	6713      	str	r3, [r2, #112]	; 0x70
 8004572:	4b5c      	ldr	r3, [pc, #368]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004576:	4a5b      	ldr	r2, [pc, #364]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004578:	f043 0301 	orr.w	r3, r3, #1
 800457c:	6713      	str	r3, [r2, #112]	; 0x70
 800457e:	e00b      	b.n	8004598 <HAL_RCC_OscConfig+0x324>
 8004580:	4b58      	ldr	r3, [pc, #352]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004582:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004584:	4a57      	ldr	r2, [pc, #348]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004586:	f023 0301 	bic.w	r3, r3, #1
 800458a:	6713      	str	r3, [r2, #112]	; 0x70
 800458c:	4b55      	ldr	r3, [pc, #340]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 800458e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004590:	4a54      	ldr	r2, [pc, #336]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004592:	f023 0304 	bic.w	r3, r3, #4
 8004596:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d015      	beq.n	80045cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045a0:	f7fe fb80 	bl	8002ca4 <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045a6:	e00a      	b.n	80045be <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045a8:	f7fe fb7c 	bl	8002ca4 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d901      	bls.n	80045be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e0cb      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045be:	4b49      	ldr	r3, [pc, #292]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80045c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045c2:	f003 0302 	and.w	r3, r3, #2
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d0ee      	beq.n	80045a8 <HAL_RCC_OscConfig+0x334>
 80045ca:	e014      	b.n	80045f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045cc:	f7fe fb6a 	bl	8002ca4 <HAL_GetTick>
 80045d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045d2:	e00a      	b.n	80045ea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045d4:	f7fe fb66 	bl	8002ca4 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e0b5      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045ea:	4b3e      	ldr	r3, [pc, #248]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80045ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ee:	f003 0302 	and.w	r3, r3, #2
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1ee      	bne.n	80045d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80045f6:	7dfb      	ldrb	r3, [r7, #23]
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d105      	bne.n	8004608 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045fc:	4b39      	ldr	r3, [pc, #228]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80045fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004600:	4a38      	ldr	r2, [pc, #224]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004602:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004606:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	2b00      	cmp	r3, #0
 800460e:	f000 80a1 	beq.w	8004754 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004612:	4b34      	ldr	r3, [pc, #208]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	f003 030c 	and.w	r3, r3, #12
 800461a:	2b08      	cmp	r3, #8
 800461c:	d05c      	beq.n	80046d8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	699b      	ldr	r3, [r3, #24]
 8004622:	2b02      	cmp	r3, #2
 8004624:	d141      	bne.n	80046aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004626:	4b31      	ldr	r3, [pc, #196]	; (80046ec <HAL_RCC_OscConfig+0x478>)
 8004628:	2200      	movs	r2, #0
 800462a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800462c:	f7fe fb3a 	bl	8002ca4 <HAL_GetTick>
 8004630:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004632:	e008      	b.n	8004646 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004634:	f7fe fb36 	bl	8002ca4 <HAL_GetTick>
 8004638:	4602      	mov	r2, r0
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	2b02      	cmp	r3, #2
 8004640:	d901      	bls.n	8004646 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e087      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004646:	4b27      	ldr	r3, [pc, #156]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d1f0      	bne.n	8004634 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	69da      	ldr	r2, [r3, #28]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	431a      	orrs	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004660:	019b      	lsls	r3, r3, #6
 8004662:	431a      	orrs	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004668:	085b      	lsrs	r3, r3, #1
 800466a:	3b01      	subs	r3, #1
 800466c:	041b      	lsls	r3, r3, #16
 800466e:	431a      	orrs	r2, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004674:	061b      	lsls	r3, r3, #24
 8004676:	491b      	ldr	r1, [pc, #108]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004678:	4313      	orrs	r3, r2
 800467a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800467c:	4b1b      	ldr	r3, [pc, #108]	; (80046ec <HAL_RCC_OscConfig+0x478>)
 800467e:	2201      	movs	r2, #1
 8004680:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004682:	f7fe fb0f 	bl	8002ca4 <HAL_GetTick>
 8004686:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004688:	e008      	b.n	800469c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800468a:	f7fe fb0b 	bl	8002ca4 <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	2b02      	cmp	r3, #2
 8004696:	d901      	bls.n	800469c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e05c      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800469c:	4b11      	ldr	r3, [pc, #68]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d0f0      	beq.n	800468a <HAL_RCC_OscConfig+0x416>
 80046a8:	e054      	b.n	8004754 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046aa:	4b10      	ldr	r3, [pc, #64]	; (80046ec <HAL_RCC_OscConfig+0x478>)
 80046ac:	2200      	movs	r2, #0
 80046ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b0:	f7fe faf8 	bl	8002ca4 <HAL_GetTick>
 80046b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046b6:	e008      	b.n	80046ca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046b8:	f7fe faf4 	bl	8002ca4 <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e045      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046ca:	4b06      	ldr	r3, [pc, #24]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d1f0      	bne.n	80046b8 <HAL_RCC_OscConfig+0x444>
 80046d6:	e03d      	b.n	8004754 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	699b      	ldr	r3, [r3, #24]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d107      	bne.n	80046f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e038      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
 80046e4:	40023800 	.word	0x40023800
 80046e8:	40007000 	.word	0x40007000
 80046ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80046f0:	4b1b      	ldr	r3, [pc, #108]	; (8004760 <HAL_RCC_OscConfig+0x4ec>)
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	699b      	ldr	r3, [r3, #24]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d028      	beq.n	8004750 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004708:	429a      	cmp	r2, r3
 800470a:	d121      	bne.n	8004750 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004716:	429a      	cmp	r2, r3
 8004718:	d11a      	bne.n	8004750 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800471a:	68fa      	ldr	r2, [r7, #12]
 800471c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004720:	4013      	ands	r3, r2
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004726:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004728:	4293      	cmp	r3, r2
 800472a:	d111      	bne.n	8004750 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004736:	085b      	lsrs	r3, r3, #1
 8004738:	3b01      	subs	r3, #1
 800473a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800473c:	429a      	cmp	r2, r3
 800473e:	d107      	bne.n	8004750 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800474a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800474c:	429a      	cmp	r2, r3
 800474e:	d001      	beq.n	8004754 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e000      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004754:	2300      	movs	r3, #0
}
 8004756:	4618      	mov	r0, r3
 8004758:	3718      	adds	r7, #24
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	40023800 	.word	0x40023800

08004764 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d101      	bne.n	8004778 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	e0cc      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004778:	4b68      	ldr	r3, [pc, #416]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 0307 	and.w	r3, r3, #7
 8004780:	683a      	ldr	r2, [r7, #0]
 8004782:	429a      	cmp	r2, r3
 8004784:	d90c      	bls.n	80047a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004786:	4b65      	ldr	r3, [pc, #404]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 8004788:	683a      	ldr	r2, [r7, #0]
 800478a:	b2d2      	uxtb	r2, r2
 800478c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800478e:	4b63      	ldr	r3, [pc, #396]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0307 	and.w	r3, r3, #7
 8004796:	683a      	ldr	r2, [r7, #0]
 8004798:	429a      	cmp	r2, r3
 800479a:	d001      	beq.n	80047a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e0b8      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0302 	and.w	r3, r3, #2
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d020      	beq.n	80047ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0304 	and.w	r3, r3, #4
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d005      	beq.n	80047c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047b8:	4b59      	ldr	r3, [pc, #356]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	4a58      	ldr	r2, [pc, #352]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80047c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0308 	and.w	r3, r3, #8
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d005      	beq.n	80047dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047d0:	4b53      	ldr	r3, [pc, #332]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	4a52      	ldr	r2, [pc, #328]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80047da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047dc:	4b50      	ldr	r3, [pc, #320]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	494d      	ldr	r1, [pc, #308]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d044      	beq.n	8004884 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d107      	bne.n	8004812 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004802:	4b47      	ldr	r3, [pc, #284]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d119      	bne.n	8004842 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e07f      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	2b02      	cmp	r3, #2
 8004818:	d003      	beq.n	8004822 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800481e:	2b03      	cmp	r3, #3
 8004820:	d107      	bne.n	8004832 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004822:	4b3f      	ldr	r3, [pc, #252]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d109      	bne.n	8004842 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e06f      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004832:	4b3b      	ldr	r3, [pc, #236]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b00      	cmp	r3, #0
 800483c:	d101      	bne.n	8004842 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e067      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004842:	4b37      	ldr	r3, [pc, #220]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	f023 0203 	bic.w	r2, r3, #3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	4934      	ldr	r1, [pc, #208]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004850:	4313      	orrs	r3, r2
 8004852:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004854:	f7fe fa26 	bl	8002ca4 <HAL_GetTick>
 8004858:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800485a:	e00a      	b.n	8004872 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800485c:	f7fe fa22 	bl	8002ca4 <HAL_GetTick>
 8004860:	4602      	mov	r2, r0
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	f241 3288 	movw	r2, #5000	; 0x1388
 800486a:	4293      	cmp	r3, r2
 800486c:	d901      	bls.n	8004872 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800486e:	2303      	movs	r3, #3
 8004870:	e04f      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004872:	4b2b      	ldr	r3, [pc, #172]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	f003 020c 	and.w	r2, r3, #12
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	429a      	cmp	r2, r3
 8004882:	d1eb      	bne.n	800485c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004884:	4b25      	ldr	r3, [pc, #148]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0307 	and.w	r3, r3, #7
 800488c:	683a      	ldr	r2, [r7, #0]
 800488e:	429a      	cmp	r2, r3
 8004890:	d20c      	bcs.n	80048ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004892:	4b22      	ldr	r3, [pc, #136]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 8004894:	683a      	ldr	r2, [r7, #0]
 8004896:	b2d2      	uxtb	r2, r2
 8004898:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800489a:	4b20      	ldr	r3, [pc, #128]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0307 	and.w	r3, r3, #7
 80048a2:	683a      	ldr	r2, [r7, #0]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d001      	beq.n	80048ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e032      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0304 	and.w	r3, r3, #4
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d008      	beq.n	80048ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048b8:	4b19      	ldr	r3, [pc, #100]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	4916      	ldr	r1, [pc, #88]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0308 	and.w	r3, r3, #8
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d009      	beq.n	80048ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048d6:	4b12      	ldr	r3, [pc, #72]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	00db      	lsls	r3, r3, #3
 80048e4:	490e      	ldr	r1, [pc, #56]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80048ea:	f000 f889 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 80048ee:	4602      	mov	r2, r0
 80048f0:	4b0b      	ldr	r3, [pc, #44]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	091b      	lsrs	r3, r3, #4
 80048f6:	f003 030f 	and.w	r3, r3, #15
 80048fa:	490a      	ldr	r1, [pc, #40]	; (8004924 <HAL_RCC_ClockConfig+0x1c0>)
 80048fc:	5ccb      	ldrb	r3, [r1, r3]
 80048fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004902:	4a09      	ldr	r2, [pc, #36]	; (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 8004904:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004906:	4b09      	ldr	r3, [pc, #36]	; (800492c <HAL_RCC_ClockConfig+0x1c8>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4618      	mov	r0, r3
 800490c:	f7fe f986 	bl	8002c1c <HAL_InitTick>

  return HAL_OK;
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	40023c00 	.word	0x40023c00
 8004920:	40023800 	.word	0x40023800
 8004924:	0800b82c 	.word	0x0800b82c
 8004928:	20000000 	.word	0x20000000
 800492c:	20000004 	.word	0x20000004

08004930 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b08c      	sub	sp, #48	; 0x30
 8004934:	af00      	add	r7, sp, #0
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d129      	bne.n	8004996 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8004942:	2300      	movs	r3, #0
 8004944:	61bb      	str	r3, [r7, #24]
 8004946:	4b2b      	ldr	r3, [pc, #172]	; (80049f4 <HAL_RCC_MCOConfig+0xc4>)
 8004948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494a:	4a2a      	ldr	r2, [pc, #168]	; (80049f4 <HAL_RCC_MCOConfig+0xc4>)
 800494c:	f043 0301 	orr.w	r3, r3, #1
 8004950:	6313      	str	r3, [r2, #48]	; 0x30
 8004952:	4b28      	ldr	r3, [pc, #160]	; (80049f4 <HAL_RCC_MCOConfig+0xc4>)
 8004954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	61bb      	str	r3, [r7, #24]
 800495c:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800495e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004962:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004964:	2302      	movs	r3, #2
 8004966:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004968:	2303      	movs	r3, #3
 800496a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800496c:	2300      	movs	r3, #0
 800496e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004970:	2300      	movs	r3, #0
 8004972:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8004974:	f107 031c 	add.w	r3, r7, #28
 8004978:	4619      	mov	r1, r3
 800497a:	481f      	ldr	r0, [pc, #124]	; (80049f8 <HAL_RCC_MCOConfig+0xc8>)
 800497c:	f7ff fa92 	bl	8003ea4 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8004980:	4b1c      	ldr	r3, [pc, #112]	; (80049f4 <HAL_RCC_MCOConfig+0xc4>)
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8004988:	68b9      	ldr	r1, [r7, #8]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	430b      	orrs	r3, r1
 800498e:	4919      	ldr	r1, [pc, #100]	; (80049f4 <HAL_RCC_MCOConfig+0xc4>)
 8004990:	4313      	orrs	r3, r2
 8004992:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8004994:	e029      	b.n	80049ea <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8004996:	2300      	movs	r3, #0
 8004998:	617b      	str	r3, [r7, #20]
 800499a:	4b16      	ldr	r3, [pc, #88]	; (80049f4 <HAL_RCC_MCOConfig+0xc4>)
 800499c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800499e:	4a15      	ldr	r2, [pc, #84]	; (80049f4 <HAL_RCC_MCOConfig+0xc4>)
 80049a0:	f043 0304 	orr.w	r3, r3, #4
 80049a4:	6313      	str	r3, [r2, #48]	; 0x30
 80049a6:	4b13      	ldr	r3, [pc, #76]	; (80049f4 <HAL_RCC_MCOConfig+0xc4>)
 80049a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049aa:	f003 0304 	and.w	r3, r3, #4
 80049ae:	617b      	str	r3, [r7, #20]
 80049b0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 80049b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049b8:	2302      	movs	r3, #2
 80049ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049bc:	2303      	movs	r3, #3
 80049be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c0:	2300      	movs	r3, #0
 80049c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80049c4:	2300      	movs	r3, #0
 80049c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 80049c8:	f107 031c 	add.w	r3, r7, #28
 80049cc:	4619      	mov	r1, r3
 80049ce:	480b      	ldr	r0, [pc, #44]	; (80049fc <HAL_RCC_MCOConfig+0xcc>)
 80049d0:	f7ff fa68 	bl	8003ea4 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 80049d4:	4b07      	ldr	r3, [pc, #28]	; (80049f4 <HAL_RCC_MCOConfig+0xc4>)
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	00d9      	lsls	r1, r3, #3
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	430b      	orrs	r3, r1
 80049e4:	4903      	ldr	r1, [pc, #12]	; (80049f4 <HAL_RCC_MCOConfig+0xc4>)
 80049e6:	4313      	orrs	r3, r2
 80049e8:	608b      	str	r3, [r1, #8]
}
 80049ea:	bf00      	nop
 80049ec:	3730      	adds	r7, #48	; 0x30
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	40023800 	.word	0x40023800
 80049f8:	40020000 	.word	0x40020000
 80049fc:	40020800 	.word	0x40020800

08004a00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a04:	b094      	sub	sp, #80	; 0x50
 8004a06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	647b      	str	r3, [r7, #68]	; 0x44
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a10:	2300      	movs	r3, #0
 8004a12:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004a14:	2300      	movs	r3, #0
 8004a16:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a18:	4b79      	ldr	r3, [pc, #484]	; (8004c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	f003 030c 	and.w	r3, r3, #12
 8004a20:	2b08      	cmp	r3, #8
 8004a22:	d00d      	beq.n	8004a40 <HAL_RCC_GetSysClockFreq+0x40>
 8004a24:	2b08      	cmp	r3, #8
 8004a26:	f200 80e1 	bhi.w	8004bec <HAL_RCC_GetSysClockFreq+0x1ec>
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d002      	beq.n	8004a34 <HAL_RCC_GetSysClockFreq+0x34>
 8004a2e:	2b04      	cmp	r3, #4
 8004a30:	d003      	beq.n	8004a3a <HAL_RCC_GetSysClockFreq+0x3a>
 8004a32:	e0db      	b.n	8004bec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a34:	4b73      	ldr	r3, [pc, #460]	; (8004c04 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a36:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004a38:	e0db      	b.n	8004bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a3a:	4b73      	ldr	r3, [pc, #460]	; (8004c08 <HAL_RCC_GetSysClockFreq+0x208>)
 8004a3c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004a3e:	e0d8      	b.n	8004bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a40:	4b6f      	ldr	r3, [pc, #444]	; (8004c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a48:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a4a:	4b6d      	ldr	r3, [pc, #436]	; (8004c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d063      	beq.n	8004b1e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a56:	4b6a      	ldr	r3, [pc, #424]	; (8004c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	099b      	lsrs	r3, r3, #6
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a60:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a68:	633b      	str	r3, [r7, #48]	; 0x30
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	637b      	str	r3, [r7, #52]	; 0x34
 8004a6e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004a72:	4622      	mov	r2, r4
 8004a74:	462b      	mov	r3, r5
 8004a76:	f04f 0000 	mov.w	r0, #0
 8004a7a:	f04f 0100 	mov.w	r1, #0
 8004a7e:	0159      	lsls	r1, r3, #5
 8004a80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a84:	0150      	lsls	r0, r2, #5
 8004a86:	4602      	mov	r2, r0
 8004a88:	460b      	mov	r3, r1
 8004a8a:	4621      	mov	r1, r4
 8004a8c:	1a51      	subs	r1, r2, r1
 8004a8e:	6139      	str	r1, [r7, #16]
 8004a90:	4629      	mov	r1, r5
 8004a92:	eb63 0301 	sbc.w	r3, r3, r1
 8004a96:	617b      	str	r3, [r7, #20]
 8004a98:	f04f 0200 	mov.w	r2, #0
 8004a9c:	f04f 0300 	mov.w	r3, #0
 8004aa0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004aa4:	4659      	mov	r1, fp
 8004aa6:	018b      	lsls	r3, r1, #6
 8004aa8:	4651      	mov	r1, sl
 8004aaa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004aae:	4651      	mov	r1, sl
 8004ab0:	018a      	lsls	r2, r1, #6
 8004ab2:	4651      	mov	r1, sl
 8004ab4:	ebb2 0801 	subs.w	r8, r2, r1
 8004ab8:	4659      	mov	r1, fp
 8004aba:	eb63 0901 	sbc.w	r9, r3, r1
 8004abe:	f04f 0200 	mov.w	r2, #0
 8004ac2:	f04f 0300 	mov.w	r3, #0
 8004ac6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004aca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ace:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ad2:	4690      	mov	r8, r2
 8004ad4:	4699      	mov	r9, r3
 8004ad6:	4623      	mov	r3, r4
 8004ad8:	eb18 0303 	adds.w	r3, r8, r3
 8004adc:	60bb      	str	r3, [r7, #8]
 8004ade:	462b      	mov	r3, r5
 8004ae0:	eb49 0303 	adc.w	r3, r9, r3
 8004ae4:	60fb      	str	r3, [r7, #12]
 8004ae6:	f04f 0200 	mov.w	r2, #0
 8004aea:	f04f 0300 	mov.w	r3, #0
 8004aee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004af2:	4629      	mov	r1, r5
 8004af4:	024b      	lsls	r3, r1, #9
 8004af6:	4621      	mov	r1, r4
 8004af8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004afc:	4621      	mov	r1, r4
 8004afe:	024a      	lsls	r2, r1, #9
 8004b00:	4610      	mov	r0, r2
 8004b02:	4619      	mov	r1, r3
 8004b04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b06:	2200      	movs	r2, #0
 8004b08:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b0a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b10:	f7fc f8d2 	bl	8000cb8 <__aeabi_uldivmod>
 8004b14:	4602      	mov	r2, r0
 8004b16:	460b      	mov	r3, r1
 8004b18:	4613      	mov	r3, r2
 8004b1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b1c:	e058      	b.n	8004bd0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b1e:	4b38      	ldr	r3, [pc, #224]	; (8004c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	099b      	lsrs	r3, r3, #6
 8004b24:	2200      	movs	r2, #0
 8004b26:	4618      	mov	r0, r3
 8004b28:	4611      	mov	r1, r2
 8004b2a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b2e:	623b      	str	r3, [r7, #32]
 8004b30:	2300      	movs	r3, #0
 8004b32:	627b      	str	r3, [r7, #36]	; 0x24
 8004b34:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b38:	4642      	mov	r2, r8
 8004b3a:	464b      	mov	r3, r9
 8004b3c:	f04f 0000 	mov.w	r0, #0
 8004b40:	f04f 0100 	mov.w	r1, #0
 8004b44:	0159      	lsls	r1, r3, #5
 8004b46:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b4a:	0150      	lsls	r0, r2, #5
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	460b      	mov	r3, r1
 8004b50:	4641      	mov	r1, r8
 8004b52:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b56:	4649      	mov	r1, r9
 8004b58:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b5c:	f04f 0200 	mov.w	r2, #0
 8004b60:	f04f 0300 	mov.w	r3, #0
 8004b64:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004b68:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004b6c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004b70:	ebb2 040a 	subs.w	r4, r2, sl
 8004b74:	eb63 050b 	sbc.w	r5, r3, fp
 8004b78:	f04f 0200 	mov.w	r2, #0
 8004b7c:	f04f 0300 	mov.w	r3, #0
 8004b80:	00eb      	lsls	r3, r5, #3
 8004b82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b86:	00e2      	lsls	r2, r4, #3
 8004b88:	4614      	mov	r4, r2
 8004b8a:	461d      	mov	r5, r3
 8004b8c:	4643      	mov	r3, r8
 8004b8e:	18e3      	adds	r3, r4, r3
 8004b90:	603b      	str	r3, [r7, #0]
 8004b92:	464b      	mov	r3, r9
 8004b94:	eb45 0303 	adc.w	r3, r5, r3
 8004b98:	607b      	str	r3, [r7, #4]
 8004b9a:	f04f 0200 	mov.w	r2, #0
 8004b9e:	f04f 0300 	mov.w	r3, #0
 8004ba2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ba6:	4629      	mov	r1, r5
 8004ba8:	028b      	lsls	r3, r1, #10
 8004baa:	4621      	mov	r1, r4
 8004bac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004bb0:	4621      	mov	r1, r4
 8004bb2:	028a      	lsls	r2, r1, #10
 8004bb4:	4610      	mov	r0, r2
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004bba:	2200      	movs	r2, #0
 8004bbc:	61bb      	str	r3, [r7, #24]
 8004bbe:	61fa      	str	r2, [r7, #28]
 8004bc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bc4:	f7fc f878 	bl	8000cb8 <__aeabi_uldivmod>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	460b      	mov	r3, r1
 8004bcc:	4613      	mov	r3, r2
 8004bce:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004bd0:	4b0b      	ldr	r3, [pc, #44]	; (8004c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	0c1b      	lsrs	r3, r3, #16
 8004bd6:	f003 0303 	and.w	r3, r3, #3
 8004bda:	3301      	adds	r3, #1
 8004bdc:	005b      	lsls	r3, r3, #1
 8004bde:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004be0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004be2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004be8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004bea:	e002      	b.n	8004bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004bec:	4b05      	ldr	r3, [pc, #20]	; (8004c04 <HAL_RCC_GetSysClockFreq+0x204>)
 8004bee:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004bf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bf2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3750      	adds	r7, #80	; 0x50
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bfe:	bf00      	nop
 8004c00:	40023800 	.word	0x40023800
 8004c04:	00f42400 	.word	0x00f42400
 8004c08:	007a1200 	.word	0x007a1200

08004c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c10:	4b03      	ldr	r3, [pc, #12]	; (8004c20 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c12:	681b      	ldr	r3, [r3, #0]
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr
 8004c1e:	bf00      	nop
 8004c20:	20000000 	.word	0x20000000

08004c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004c28:	f7ff fff0 	bl	8004c0c <HAL_RCC_GetHCLKFreq>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	4b05      	ldr	r3, [pc, #20]	; (8004c44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	0a9b      	lsrs	r3, r3, #10
 8004c34:	f003 0307 	and.w	r3, r3, #7
 8004c38:	4903      	ldr	r1, [pc, #12]	; (8004c48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c3a:	5ccb      	ldrb	r3, [r1, r3]
 8004c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	40023800 	.word	0x40023800
 8004c48:	0800b83c 	.word	0x0800b83c

08004c4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004c50:	f7ff ffdc 	bl	8004c0c <HAL_RCC_GetHCLKFreq>
 8004c54:	4602      	mov	r2, r0
 8004c56:	4b05      	ldr	r3, [pc, #20]	; (8004c6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	0b5b      	lsrs	r3, r3, #13
 8004c5c:	f003 0307 	and.w	r3, r3, #7
 8004c60:	4903      	ldr	r1, [pc, #12]	; (8004c70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c62:	5ccb      	ldrb	r3, [r1, r3]
 8004c64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	bd80      	pop	{r7, pc}
 8004c6c:	40023800 	.word	0x40023800
 8004c70:	0800b83c 	.word	0x0800b83c

08004c74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d101      	bne.n	8004c86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e041      	b.n	8004d0a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d106      	bne.n	8004ca0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c9a:	6878      	ldr	r0, [r7, #4]
 8004c9c:	f7fd fd26 	bl	80026ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2202      	movs	r2, #2
 8004ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	3304      	adds	r3, #4
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	4610      	mov	r0, r2
 8004cb4:	f000 fc4a 	bl	800554c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3708      	adds	r7, #8
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
	...

08004d14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b085      	sub	sp, #20
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d001      	beq.n	8004d2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e044      	b.n	8004db6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2202      	movs	r2, #2
 8004d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68da      	ldr	r2, [r3, #12]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f042 0201 	orr.w	r2, r2, #1
 8004d42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a1e      	ldr	r2, [pc, #120]	; (8004dc4 <HAL_TIM_Base_Start_IT+0xb0>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d018      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x6c>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d56:	d013      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x6c>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a1a      	ldr	r2, [pc, #104]	; (8004dc8 <HAL_TIM_Base_Start_IT+0xb4>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d00e      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x6c>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a19      	ldr	r2, [pc, #100]	; (8004dcc <HAL_TIM_Base_Start_IT+0xb8>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d009      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x6c>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a17      	ldr	r2, [pc, #92]	; (8004dd0 <HAL_TIM_Base_Start_IT+0xbc>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d004      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x6c>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a16      	ldr	r2, [pc, #88]	; (8004dd4 <HAL_TIM_Base_Start_IT+0xc0>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d111      	bne.n	8004da4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	f003 0307 	and.w	r3, r3, #7
 8004d8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2b06      	cmp	r3, #6
 8004d90:	d010      	beq.n	8004db4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f042 0201 	orr.w	r2, r2, #1
 8004da0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004da2:	e007      	b.n	8004db4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f042 0201 	orr.w	r2, r2, #1
 8004db2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3714      	adds	r7, #20
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	40010000 	.word	0x40010000
 8004dc8:	40000400 	.word	0x40000400
 8004dcc:	40000800 	.word	0x40000800
 8004dd0:	40000c00 	.word	0x40000c00
 8004dd4:	40014000 	.word	0x40014000

08004dd8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e041      	b.n	8004e6e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004df0:	b2db      	uxtb	r3, r3
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d106      	bne.n	8004e04 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f7fd fcb8 	bl	8002774 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2202      	movs	r2, #2
 8004e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	3304      	adds	r3, #4
 8004e14:	4619      	mov	r1, r3
 8004e16:	4610      	mov	r0, r2
 8004e18:	f000 fb98 	bl	800554c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e6c:	2300      	movs	r3, #0
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3708      	adds	r7, #8
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}
	...

08004e78 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b084      	sub	sp, #16
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
 8004e80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d109      	bne.n	8004e9c <HAL_TIM_PWM_Start+0x24>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	bf14      	ite	ne
 8004e94:	2301      	movne	r3, #1
 8004e96:	2300      	moveq	r3, #0
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	e022      	b.n	8004ee2 <HAL_TIM_PWM_Start+0x6a>
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	2b04      	cmp	r3, #4
 8004ea0:	d109      	bne.n	8004eb6 <HAL_TIM_PWM_Start+0x3e>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	bf14      	ite	ne
 8004eae:	2301      	movne	r3, #1
 8004eb0:	2300      	moveq	r3, #0
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	e015      	b.n	8004ee2 <HAL_TIM_PWM_Start+0x6a>
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	2b08      	cmp	r3, #8
 8004eba:	d109      	bne.n	8004ed0 <HAL_TIM_PWM_Start+0x58>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	bf14      	ite	ne
 8004ec8:	2301      	movne	r3, #1
 8004eca:	2300      	moveq	r3, #0
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	e008      	b.n	8004ee2 <HAL_TIM_PWM_Start+0x6a>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	bf14      	ite	ne
 8004edc:	2301      	movne	r3, #1
 8004ede:	2300      	moveq	r3, #0
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d001      	beq.n	8004eea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e068      	b.n	8004fbc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d104      	bne.n	8004efa <HAL_TIM_PWM_Start+0x82>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2202      	movs	r2, #2
 8004ef4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ef8:	e013      	b.n	8004f22 <HAL_TIM_PWM_Start+0xaa>
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	2b04      	cmp	r3, #4
 8004efe:	d104      	bne.n	8004f0a <HAL_TIM_PWM_Start+0x92>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2202      	movs	r2, #2
 8004f04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f08:	e00b      	b.n	8004f22 <HAL_TIM_PWM_Start+0xaa>
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	2b08      	cmp	r3, #8
 8004f0e:	d104      	bne.n	8004f1a <HAL_TIM_PWM_Start+0xa2>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2202      	movs	r2, #2
 8004f14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f18:	e003      	b.n	8004f22 <HAL_TIM_PWM_Start+0xaa>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2202      	movs	r2, #2
 8004f1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	2201      	movs	r2, #1
 8004f28:	6839      	ldr	r1, [r7, #0]
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f000 fdb4 	bl	8005a98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a23      	ldr	r2, [pc, #140]	; (8004fc4 <HAL_TIM_PWM_Start+0x14c>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d107      	bne.n	8004f4a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f48:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a1d      	ldr	r2, [pc, #116]	; (8004fc4 <HAL_TIM_PWM_Start+0x14c>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d018      	beq.n	8004f86 <HAL_TIM_PWM_Start+0x10e>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f5c:	d013      	beq.n	8004f86 <HAL_TIM_PWM_Start+0x10e>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a19      	ldr	r2, [pc, #100]	; (8004fc8 <HAL_TIM_PWM_Start+0x150>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d00e      	beq.n	8004f86 <HAL_TIM_PWM_Start+0x10e>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a17      	ldr	r2, [pc, #92]	; (8004fcc <HAL_TIM_PWM_Start+0x154>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d009      	beq.n	8004f86 <HAL_TIM_PWM_Start+0x10e>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a16      	ldr	r2, [pc, #88]	; (8004fd0 <HAL_TIM_PWM_Start+0x158>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d004      	beq.n	8004f86 <HAL_TIM_PWM_Start+0x10e>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a14      	ldr	r2, [pc, #80]	; (8004fd4 <HAL_TIM_PWM_Start+0x15c>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d111      	bne.n	8004faa <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	f003 0307 	and.w	r3, r3, #7
 8004f90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2b06      	cmp	r3, #6
 8004f96:	d010      	beq.n	8004fba <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f042 0201 	orr.w	r2, r2, #1
 8004fa6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fa8:	e007      	b.n	8004fba <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f042 0201 	orr.w	r2, r2, #1
 8004fb8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fba:	2300      	movs	r3, #0
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3710      	adds	r7, #16
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	40010000 	.word	0x40010000
 8004fc8:	40000400 	.word	0x40000400
 8004fcc:	40000800 	.word	0x40000800
 8004fd0:	40000c00 	.word	0x40000c00
 8004fd4:	40014000 	.word	0x40014000

08004fd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b082      	sub	sp, #8
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	691b      	ldr	r3, [r3, #16]
 8004fe6:	f003 0302 	and.w	r3, r3, #2
 8004fea:	2b02      	cmp	r3, #2
 8004fec:	d122      	bne.n	8005034 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	f003 0302 	and.w	r3, r3, #2
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d11b      	bne.n	8005034 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f06f 0202 	mvn.w	r2, #2
 8005004:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2201      	movs	r2, #1
 800500a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	699b      	ldr	r3, [r3, #24]
 8005012:	f003 0303 	and.w	r3, r3, #3
 8005016:	2b00      	cmp	r3, #0
 8005018:	d003      	beq.n	8005022 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 fa77 	bl	800550e <HAL_TIM_IC_CaptureCallback>
 8005020:	e005      	b.n	800502e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 fa69 	bl	80054fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f000 fa7a 	bl	8005522 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2200      	movs	r2, #0
 8005032:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	691b      	ldr	r3, [r3, #16]
 800503a:	f003 0304 	and.w	r3, r3, #4
 800503e:	2b04      	cmp	r3, #4
 8005040:	d122      	bne.n	8005088 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	f003 0304 	and.w	r3, r3, #4
 800504c:	2b04      	cmp	r3, #4
 800504e:	d11b      	bne.n	8005088 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f06f 0204 	mvn.w	r2, #4
 8005058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2202      	movs	r2, #2
 800505e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	699b      	ldr	r3, [r3, #24]
 8005066:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800506a:	2b00      	cmp	r3, #0
 800506c:	d003      	beq.n	8005076 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 fa4d 	bl	800550e <HAL_TIM_IC_CaptureCallback>
 8005074:	e005      	b.n	8005082 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 fa3f 	bl	80054fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	f000 fa50 	bl	8005522 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	f003 0308 	and.w	r3, r3, #8
 8005092:	2b08      	cmp	r3, #8
 8005094:	d122      	bne.n	80050dc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	f003 0308 	and.w	r3, r3, #8
 80050a0:	2b08      	cmp	r3, #8
 80050a2:	d11b      	bne.n	80050dc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f06f 0208 	mvn.w	r2, #8
 80050ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2204      	movs	r2, #4
 80050b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	69db      	ldr	r3, [r3, #28]
 80050ba:	f003 0303 	and.w	r3, r3, #3
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d003      	beq.n	80050ca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f000 fa23 	bl	800550e <HAL_TIM_IC_CaptureCallback>
 80050c8:	e005      	b.n	80050d6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 fa15 	bl	80054fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f000 fa26 	bl	8005522 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	691b      	ldr	r3, [r3, #16]
 80050e2:	f003 0310 	and.w	r3, r3, #16
 80050e6:	2b10      	cmp	r3, #16
 80050e8:	d122      	bne.n	8005130 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	f003 0310 	and.w	r3, r3, #16
 80050f4:	2b10      	cmp	r3, #16
 80050f6:	d11b      	bne.n	8005130 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f06f 0210 	mvn.w	r2, #16
 8005100:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2208      	movs	r2, #8
 8005106:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	69db      	ldr	r3, [r3, #28]
 800510e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005112:	2b00      	cmp	r3, #0
 8005114:	d003      	beq.n	800511e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f000 f9f9 	bl	800550e <HAL_TIM_IC_CaptureCallback>
 800511c:	e005      	b.n	800512a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f000 f9eb 	bl	80054fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f000 f9fc 	bl	8005522 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	2b01      	cmp	r3, #1
 800513c:	d10e      	bne.n	800515c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	f003 0301 	and.w	r3, r3, #1
 8005148:	2b01      	cmp	r3, #1
 800514a:	d107      	bne.n	800515c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f06f 0201 	mvn.w	r2, #1
 8005154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f7fd f9c8 	bl	80024ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	691b      	ldr	r3, [r3, #16]
 8005162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005166:	2b80      	cmp	r3, #128	; 0x80
 8005168:	d10e      	bne.n	8005188 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005174:	2b80      	cmp	r3, #128	; 0x80
 8005176:	d107      	bne.n	8005188 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f000 fd26 	bl	8005bd4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005192:	2b40      	cmp	r3, #64	; 0x40
 8005194:	d10e      	bne.n	80051b4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051a0:	2b40      	cmp	r3, #64	; 0x40
 80051a2:	d107      	bne.n	80051b4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80051ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f000 f9c1 	bl	8005536 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	691b      	ldr	r3, [r3, #16]
 80051ba:	f003 0320 	and.w	r3, r3, #32
 80051be:	2b20      	cmp	r3, #32
 80051c0:	d10e      	bne.n	80051e0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	f003 0320 	and.w	r3, r3, #32
 80051cc:	2b20      	cmp	r3, #32
 80051ce:	d107      	bne.n	80051e0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f06f 0220 	mvn.w	r2, #32
 80051d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 fcf0 	bl	8005bc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051e0:	bf00      	nop
 80051e2:	3708      	adds	r7, #8
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b086      	sub	sp, #24
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051f4:	2300      	movs	r3, #0
 80051f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d101      	bne.n	8005206 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005202:	2302      	movs	r3, #2
 8005204:	e0ae      	b.n	8005364 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2201      	movs	r2, #1
 800520a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2b0c      	cmp	r3, #12
 8005212:	f200 809f 	bhi.w	8005354 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005216:	a201      	add	r2, pc, #4	; (adr r2, 800521c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800521c:	08005251 	.word	0x08005251
 8005220:	08005355 	.word	0x08005355
 8005224:	08005355 	.word	0x08005355
 8005228:	08005355 	.word	0x08005355
 800522c:	08005291 	.word	0x08005291
 8005230:	08005355 	.word	0x08005355
 8005234:	08005355 	.word	0x08005355
 8005238:	08005355 	.word	0x08005355
 800523c:	080052d3 	.word	0x080052d3
 8005240:	08005355 	.word	0x08005355
 8005244:	08005355 	.word	0x08005355
 8005248:	08005355 	.word	0x08005355
 800524c:	08005313 	.word	0x08005313
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68b9      	ldr	r1, [r7, #8]
 8005256:	4618      	mov	r0, r3
 8005258:	f000 f9f8 	bl	800564c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	699a      	ldr	r2, [r3, #24]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f042 0208 	orr.w	r2, r2, #8
 800526a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	699a      	ldr	r2, [r3, #24]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f022 0204 	bic.w	r2, r2, #4
 800527a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6999      	ldr	r1, [r3, #24]
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	691a      	ldr	r2, [r3, #16]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	430a      	orrs	r2, r1
 800528c:	619a      	str	r2, [r3, #24]
      break;
 800528e:	e064      	b.n	800535a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68b9      	ldr	r1, [r7, #8]
 8005296:	4618      	mov	r0, r3
 8005298:	f000 fa3e 	bl	8005718 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	699a      	ldr	r2, [r3, #24]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	699a      	ldr	r2, [r3, #24]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	6999      	ldr	r1, [r3, #24]
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	021a      	lsls	r2, r3, #8
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	430a      	orrs	r2, r1
 80052ce:	619a      	str	r2, [r3, #24]
      break;
 80052d0:	e043      	b.n	800535a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68b9      	ldr	r1, [r7, #8]
 80052d8:	4618      	mov	r0, r3
 80052da:	f000 fa89 	bl	80057f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	69da      	ldr	r2, [r3, #28]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f042 0208 	orr.w	r2, r2, #8
 80052ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	69da      	ldr	r2, [r3, #28]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f022 0204 	bic.w	r2, r2, #4
 80052fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	69d9      	ldr	r1, [r3, #28]
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	691a      	ldr	r2, [r3, #16]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	430a      	orrs	r2, r1
 800530e:	61da      	str	r2, [r3, #28]
      break;
 8005310:	e023      	b.n	800535a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	68b9      	ldr	r1, [r7, #8]
 8005318:	4618      	mov	r0, r3
 800531a:	f000 fad3 	bl	80058c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	69da      	ldr	r2, [r3, #28]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800532c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	69da      	ldr	r2, [r3, #28]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800533c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	69d9      	ldr	r1, [r3, #28]
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	691b      	ldr	r3, [r3, #16]
 8005348:	021a      	lsls	r2, r3, #8
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	430a      	orrs	r2, r1
 8005350:	61da      	str	r2, [r3, #28]
      break;
 8005352:	e002      	b.n	800535a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	75fb      	strb	r3, [r7, #23]
      break;
 8005358:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005362:	7dfb      	ldrb	r3, [r7, #23]
}
 8005364:	4618      	mov	r0, r3
 8005366:	3718      	adds	r7, #24
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005376:	2300      	movs	r3, #0
 8005378:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005380:	2b01      	cmp	r3, #1
 8005382:	d101      	bne.n	8005388 <HAL_TIM_ConfigClockSource+0x1c>
 8005384:	2302      	movs	r3, #2
 8005386:	e0b4      	b.n	80054f2 <HAL_TIM_ConfigClockSource+0x186>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2201      	movs	r2, #1
 800538c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2202      	movs	r2, #2
 8005394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80053a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80053ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68ba      	ldr	r2, [r7, #8]
 80053b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053c0:	d03e      	beq.n	8005440 <HAL_TIM_ConfigClockSource+0xd4>
 80053c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053c6:	f200 8087 	bhi.w	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
 80053ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053ce:	f000 8086 	beq.w	80054de <HAL_TIM_ConfigClockSource+0x172>
 80053d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053d6:	d87f      	bhi.n	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
 80053d8:	2b70      	cmp	r3, #112	; 0x70
 80053da:	d01a      	beq.n	8005412 <HAL_TIM_ConfigClockSource+0xa6>
 80053dc:	2b70      	cmp	r3, #112	; 0x70
 80053de:	d87b      	bhi.n	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
 80053e0:	2b60      	cmp	r3, #96	; 0x60
 80053e2:	d050      	beq.n	8005486 <HAL_TIM_ConfigClockSource+0x11a>
 80053e4:	2b60      	cmp	r3, #96	; 0x60
 80053e6:	d877      	bhi.n	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
 80053e8:	2b50      	cmp	r3, #80	; 0x50
 80053ea:	d03c      	beq.n	8005466 <HAL_TIM_ConfigClockSource+0xfa>
 80053ec:	2b50      	cmp	r3, #80	; 0x50
 80053ee:	d873      	bhi.n	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
 80053f0:	2b40      	cmp	r3, #64	; 0x40
 80053f2:	d058      	beq.n	80054a6 <HAL_TIM_ConfigClockSource+0x13a>
 80053f4:	2b40      	cmp	r3, #64	; 0x40
 80053f6:	d86f      	bhi.n	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
 80053f8:	2b30      	cmp	r3, #48	; 0x30
 80053fa:	d064      	beq.n	80054c6 <HAL_TIM_ConfigClockSource+0x15a>
 80053fc:	2b30      	cmp	r3, #48	; 0x30
 80053fe:	d86b      	bhi.n	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
 8005400:	2b20      	cmp	r3, #32
 8005402:	d060      	beq.n	80054c6 <HAL_TIM_ConfigClockSource+0x15a>
 8005404:	2b20      	cmp	r3, #32
 8005406:	d867      	bhi.n	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
 8005408:	2b00      	cmp	r3, #0
 800540a:	d05c      	beq.n	80054c6 <HAL_TIM_ConfigClockSource+0x15a>
 800540c:	2b10      	cmp	r3, #16
 800540e:	d05a      	beq.n	80054c6 <HAL_TIM_ConfigClockSource+0x15a>
 8005410:	e062      	b.n	80054d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6818      	ldr	r0, [r3, #0]
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	6899      	ldr	r1, [r3, #8]
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	685a      	ldr	r2, [r3, #4]
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	f000 fb19 	bl	8005a58 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005434:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68ba      	ldr	r2, [r7, #8]
 800543c:	609a      	str	r2, [r3, #8]
      break;
 800543e:	e04f      	b.n	80054e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6818      	ldr	r0, [r3, #0]
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	6899      	ldr	r1, [r3, #8]
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	685a      	ldr	r2, [r3, #4]
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	f000 fb02 	bl	8005a58 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	689a      	ldr	r2, [r3, #8]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005462:	609a      	str	r2, [r3, #8]
      break;
 8005464:	e03c      	b.n	80054e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6818      	ldr	r0, [r3, #0]
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	6859      	ldr	r1, [r3, #4]
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	68db      	ldr	r3, [r3, #12]
 8005472:	461a      	mov	r2, r3
 8005474:	f000 fa76 	bl	8005964 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2150      	movs	r1, #80	; 0x50
 800547e:	4618      	mov	r0, r3
 8005480:	f000 facf 	bl	8005a22 <TIM_ITRx_SetConfig>
      break;
 8005484:	e02c      	b.n	80054e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6818      	ldr	r0, [r3, #0]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	6859      	ldr	r1, [r3, #4]
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	461a      	mov	r2, r3
 8005494:	f000 fa95 	bl	80059c2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2160      	movs	r1, #96	; 0x60
 800549e:	4618      	mov	r0, r3
 80054a0:	f000 fabf 	bl	8005a22 <TIM_ITRx_SetConfig>
      break;
 80054a4:	e01c      	b.n	80054e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6818      	ldr	r0, [r3, #0]
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	6859      	ldr	r1, [r3, #4]
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	68db      	ldr	r3, [r3, #12]
 80054b2:	461a      	mov	r2, r3
 80054b4:	f000 fa56 	bl	8005964 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	2140      	movs	r1, #64	; 0x40
 80054be:	4618      	mov	r0, r3
 80054c0:	f000 faaf 	bl	8005a22 <TIM_ITRx_SetConfig>
      break;
 80054c4:	e00c      	b.n	80054e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4619      	mov	r1, r3
 80054d0:	4610      	mov	r0, r2
 80054d2:	f000 faa6 	bl	8005a22 <TIM_ITRx_SetConfig>
      break;
 80054d6:	e003      	b.n	80054e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	73fb      	strb	r3, [r7, #15]
      break;
 80054dc:	e000      	b.n	80054e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80054de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2200      	movs	r2, #0
 80054ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80054f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3710      	adds	r7, #16
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}

080054fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054fa:	b480      	push	{r7}
 80054fc:	b083      	sub	sp, #12
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005502:	bf00      	nop
 8005504:	370c      	adds	r7, #12
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr

0800550e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800550e:	b480      	push	{r7}
 8005510:	b083      	sub	sp, #12
 8005512:	af00      	add	r7, sp, #0
 8005514:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005516:	bf00      	nop
 8005518:	370c      	adds	r7, #12
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr

08005522 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005522:	b480      	push	{r7}
 8005524:	b083      	sub	sp, #12
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800552a:	bf00      	nop
 800552c:	370c      	adds	r7, #12
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr

08005536 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005536:	b480      	push	{r7}
 8005538:	b083      	sub	sp, #12
 800553a:	af00      	add	r7, sp, #0
 800553c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800553e:	bf00      	nop
 8005540:	370c      	adds	r7, #12
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr
	...

0800554c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800554c:	b480      	push	{r7}
 800554e:	b085      	sub	sp, #20
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a34      	ldr	r2, [pc, #208]	; (8005630 <TIM_Base_SetConfig+0xe4>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d00f      	beq.n	8005584 <TIM_Base_SetConfig+0x38>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800556a:	d00b      	beq.n	8005584 <TIM_Base_SetConfig+0x38>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	4a31      	ldr	r2, [pc, #196]	; (8005634 <TIM_Base_SetConfig+0xe8>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d007      	beq.n	8005584 <TIM_Base_SetConfig+0x38>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a30      	ldr	r2, [pc, #192]	; (8005638 <TIM_Base_SetConfig+0xec>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d003      	beq.n	8005584 <TIM_Base_SetConfig+0x38>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a2f      	ldr	r2, [pc, #188]	; (800563c <TIM_Base_SetConfig+0xf0>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d108      	bne.n	8005596 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800558a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	68fa      	ldr	r2, [r7, #12]
 8005592:	4313      	orrs	r3, r2
 8005594:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a25      	ldr	r2, [pc, #148]	; (8005630 <TIM_Base_SetConfig+0xe4>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d01b      	beq.n	80055d6 <TIM_Base_SetConfig+0x8a>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055a4:	d017      	beq.n	80055d6 <TIM_Base_SetConfig+0x8a>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a22      	ldr	r2, [pc, #136]	; (8005634 <TIM_Base_SetConfig+0xe8>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d013      	beq.n	80055d6 <TIM_Base_SetConfig+0x8a>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a21      	ldr	r2, [pc, #132]	; (8005638 <TIM_Base_SetConfig+0xec>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d00f      	beq.n	80055d6 <TIM_Base_SetConfig+0x8a>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a20      	ldr	r2, [pc, #128]	; (800563c <TIM_Base_SetConfig+0xf0>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d00b      	beq.n	80055d6 <TIM_Base_SetConfig+0x8a>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a1f      	ldr	r2, [pc, #124]	; (8005640 <TIM_Base_SetConfig+0xf4>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d007      	beq.n	80055d6 <TIM_Base_SetConfig+0x8a>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a1e      	ldr	r2, [pc, #120]	; (8005644 <TIM_Base_SetConfig+0xf8>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d003      	beq.n	80055d6 <TIM_Base_SetConfig+0x8a>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a1d      	ldr	r2, [pc, #116]	; (8005648 <TIM_Base_SetConfig+0xfc>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d108      	bne.n	80055e8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	695b      	ldr	r3, [r3, #20]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	689a      	ldr	r2, [r3, #8]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	4a08      	ldr	r2, [pc, #32]	; (8005630 <TIM_Base_SetConfig+0xe4>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d103      	bne.n	800561c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	691a      	ldr	r2, [r3, #16]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	615a      	str	r2, [r3, #20]
}
 8005622:	bf00      	nop
 8005624:	3714      	adds	r7, #20
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr
 800562e:	bf00      	nop
 8005630:	40010000 	.word	0x40010000
 8005634:	40000400 	.word	0x40000400
 8005638:	40000800 	.word	0x40000800
 800563c:	40000c00 	.word	0x40000c00
 8005640:	40014000 	.word	0x40014000
 8005644:	40014400 	.word	0x40014400
 8005648:	40014800 	.word	0x40014800

0800564c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800564c:	b480      	push	{r7}
 800564e:	b087      	sub	sp, #28
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6a1b      	ldr	r3, [r3, #32]
 800565a:	f023 0201 	bic.w	r2, r3, #1
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6a1b      	ldr	r3, [r3, #32]
 8005666:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800567a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f023 0303 	bic.w	r3, r3, #3
 8005682:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	68fa      	ldr	r2, [r7, #12]
 800568a:	4313      	orrs	r3, r2
 800568c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	f023 0302 	bic.w	r3, r3, #2
 8005694:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	697a      	ldr	r2, [r7, #20]
 800569c:	4313      	orrs	r3, r2
 800569e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a1c      	ldr	r2, [pc, #112]	; (8005714 <TIM_OC1_SetConfig+0xc8>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d10c      	bne.n	80056c2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	f023 0308 	bic.w	r3, r3, #8
 80056ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	697a      	ldr	r2, [r7, #20]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	f023 0304 	bic.w	r3, r3, #4
 80056c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a13      	ldr	r2, [pc, #76]	; (8005714 <TIM_OC1_SetConfig+0xc8>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d111      	bne.n	80056ee <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80056d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	695b      	ldr	r3, [r3, #20]
 80056de:	693a      	ldr	r2, [r7, #16]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	699b      	ldr	r3, [r3, #24]
 80056e8:	693a      	ldr	r2, [r7, #16]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	693a      	ldr	r2, [r7, #16]
 80056f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	685a      	ldr	r2, [r3, #4]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	697a      	ldr	r2, [r7, #20]
 8005706:	621a      	str	r2, [r3, #32]
}
 8005708:	bf00      	nop
 800570a:	371c      	adds	r7, #28
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr
 8005714:	40010000 	.word	0x40010000

08005718 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005718:	b480      	push	{r7}
 800571a:	b087      	sub	sp, #28
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a1b      	ldr	r3, [r3, #32]
 8005726:	f023 0210 	bic.w	r2, r3, #16
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a1b      	ldr	r3, [r3, #32]
 8005732:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	699b      	ldr	r3, [r3, #24]
 800573e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005746:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800574e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	021b      	lsls	r3, r3, #8
 8005756:	68fa      	ldr	r2, [r7, #12]
 8005758:	4313      	orrs	r3, r2
 800575a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	f023 0320 	bic.w	r3, r3, #32
 8005762:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	011b      	lsls	r3, r3, #4
 800576a:	697a      	ldr	r2, [r7, #20]
 800576c:	4313      	orrs	r3, r2
 800576e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	4a1e      	ldr	r2, [pc, #120]	; (80057ec <TIM_OC2_SetConfig+0xd4>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d10d      	bne.n	8005794 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800577e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	011b      	lsls	r3, r3, #4
 8005786:	697a      	ldr	r2, [r7, #20]
 8005788:	4313      	orrs	r3, r2
 800578a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005792:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	4a15      	ldr	r2, [pc, #84]	; (80057ec <TIM_OC2_SetConfig+0xd4>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d113      	bne.n	80057c4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80057a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80057aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	695b      	ldr	r3, [r3, #20]
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	693a      	ldr	r2, [r7, #16]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	699b      	ldr	r3, [r3, #24]
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	693a      	ldr	r2, [r7, #16]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	693a      	ldr	r2, [r7, #16]
 80057c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	685a      	ldr	r2, [r3, #4]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	697a      	ldr	r2, [r7, #20]
 80057dc:	621a      	str	r2, [r3, #32]
}
 80057de:	bf00      	nop
 80057e0:	371c      	adds	r7, #28
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr
 80057ea:	bf00      	nop
 80057ec:	40010000 	.word	0x40010000

080057f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b087      	sub	sp, #28
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a1b      	ldr	r3, [r3, #32]
 80057fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6a1b      	ldr	r3, [r3, #32]
 800580a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	69db      	ldr	r3, [r3, #28]
 8005816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800581e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f023 0303 	bic.w	r3, r3, #3
 8005826:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68fa      	ldr	r2, [r7, #12]
 800582e:	4313      	orrs	r3, r2
 8005830:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005838:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	021b      	lsls	r3, r3, #8
 8005840:	697a      	ldr	r2, [r7, #20]
 8005842:	4313      	orrs	r3, r2
 8005844:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a1d      	ldr	r2, [pc, #116]	; (80058c0 <TIM_OC3_SetConfig+0xd0>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d10d      	bne.n	800586a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005854:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	021b      	lsls	r3, r3, #8
 800585c:	697a      	ldr	r2, [r7, #20]
 800585e:	4313      	orrs	r3, r2
 8005860:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005868:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a14      	ldr	r2, [pc, #80]	; (80058c0 <TIM_OC3_SetConfig+0xd0>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d113      	bne.n	800589a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005878:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005880:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	695b      	ldr	r3, [r3, #20]
 8005886:	011b      	lsls	r3, r3, #4
 8005888:	693a      	ldr	r2, [r7, #16]
 800588a:	4313      	orrs	r3, r2
 800588c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	699b      	ldr	r3, [r3, #24]
 8005892:	011b      	lsls	r3, r3, #4
 8005894:	693a      	ldr	r2, [r7, #16]
 8005896:	4313      	orrs	r3, r2
 8005898:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	693a      	ldr	r2, [r7, #16]
 800589e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	68fa      	ldr	r2, [r7, #12]
 80058a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	685a      	ldr	r2, [r3, #4]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	697a      	ldr	r2, [r7, #20]
 80058b2:	621a      	str	r2, [r3, #32]
}
 80058b4:	bf00      	nop
 80058b6:	371c      	adds	r7, #28
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr
 80058c0:	40010000 	.word	0x40010000

080058c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b087      	sub	sp, #28
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6a1b      	ldr	r3, [r3, #32]
 80058d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	69db      	ldr	r3, [r3, #28]
 80058ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	021b      	lsls	r3, r3, #8
 8005902:	68fa      	ldr	r2, [r7, #12]
 8005904:	4313      	orrs	r3, r2
 8005906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800590e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	031b      	lsls	r3, r3, #12
 8005916:	693a      	ldr	r2, [r7, #16]
 8005918:	4313      	orrs	r3, r2
 800591a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a10      	ldr	r2, [pc, #64]	; (8005960 <TIM_OC4_SetConfig+0x9c>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d109      	bne.n	8005938 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800592a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	695b      	ldr	r3, [r3, #20]
 8005930:	019b      	lsls	r3, r3, #6
 8005932:	697a      	ldr	r2, [r7, #20]
 8005934:	4313      	orrs	r3, r2
 8005936:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	68fa      	ldr	r2, [r7, #12]
 8005942:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	685a      	ldr	r2, [r3, #4]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	621a      	str	r2, [r3, #32]
}
 8005952:	bf00      	nop
 8005954:	371c      	adds	r7, #28
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr
 800595e:	bf00      	nop
 8005960:	40010000 	.word	0x40010000

08005964 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005964:	b480      	push	{r7}
 8005966:	b087      	sub	sp, #28
 8005968:	af00      	add	r7, sp, #0
 800596a:	60f8      	str	r0, [r7, #12]
 800596c:	60b9      	str	r1, [r7, #8]
 800596e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	6a1b      	ldr	r3, [r3, #32]
 8005974:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	6a1b      	ldr	r3, [r3, #32]
 800597a:	f023 0201 	bic.w	r2, r3, #1
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	699b      	ldr	r3, [r3, #24]
 8005986:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800598e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	011b      	lsls	r3, r3, #4
 8005994:	693a      	ldr	r2, [r7, #16]
 8005996:	4313      	orrs	r3, r2
 8005998:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	f023 030a 	bic.w	r3, r3, #10
 80059a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	693a      	ldr	r2, [r7, #16]
 80059ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	697a      	ldr	r2, [r7, #20]
 80059b4:	621a      	str	r2, [r3, #32]
}
 80059b6:	bf00      	nop
 80059b8:	371c      	adds	r7, #28
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr

080059c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b087      	sub	sp, #28
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	60f8      	str	r0, [r7, #12]
 80059ca:	60b9      	str	r1, [r7, #8]
 80059cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6a1b      	ldr	r3, [r3, #32]
 80059d2:	f023 0210 	bic.w	r2, r3, #16
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	699b      	ldr	r3, [r3, #24]
 80059de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6a1b      	ldr	r3, [r3, #32]
 80059e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80059ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	031b      	lsls	r3, r3, #12
 80059f2:	697a      	ldr	r2, [r7, #20]
 80059f4:	4313      	orrs	r3, r2
 80059f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80059fe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	011b      	lsls	r3, r3, #4
 8005a04:	693a      	ldr	r2, [r7, #16]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	697a      	ldr	r2, [r7, #20]
 8005a0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	693a      	ldr	r2, [r7, #16]
 8005a14:	621a      	str	r2, [r3, #32]
}
 8005a16:	bf00      	nop
 8005a18:	371c      	adds	r7, #28
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr

08005a22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a22:	b480      	push	{r7}
 8005a24:	b085      	sub	sp, #20
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
 8005a2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a3a:	683a      	ldr	r2, [r7, #0]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	f043 0307 	orr.w	r3, r3, #7
 8005a44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	68fa      	ldr	r2, [r7, #12]
 8005a4a:	609a      	str	r2, [r3, #8]
}
 8005a4c:	bf00      	nop
 8005a4e:	3714      	adds	r7, #20
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr

08005a58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b087      	sub	sp, #28
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	60f8      	str	r0, [r7, #12]
 8005a60:	60b9      	str	r1, [r7, #8]
 8005a62:	607a      	str	r2, [r7, #4]
 8005a64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	021a      	lsls	r2, r3, #8
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	431a      	orrs	r2, r3
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	697a      	ldr	r2, [r7, #20]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	697a      	ldr	r2, [r7, #20]
 8005a8a:	609a      	str	r2, [r3, #8]
}
 8005a8c:	bf00      	nop
 8005a8e:	371c      	adds	r7, #28
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b087      	sub	sp, #28
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	60b9      	str	r1, [r7, #8]
 8005aa2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	f003 031f 	and.w	r3, r3, #31
 8005aaa:	2201      	movs	r2, #1
 8005aac:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	6a1a      	ldr	r2, [r3, #32]
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	43db      	mvns	r3, r3
 8005aba:	401a      	ands	r2, r3
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	6a1a      	ldr	r2, [r3, #32]
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	f003 031f 	and.w	r3, r3, #31
 8005aca:	6879      	ldr	r1, [r7, #4]
 8005acc:	fa01 f303 	lsl.w	r3, r1, r3
 8005ad0:	431a      	orrs	r2, r3
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	621a      	str	r2, [r3, #32]
}
 8005ad6:	bf00      	nop
 8005ad8:	371c      	adds	r7, #28
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr
	...

08005ae4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b085      	sub	sp, #20
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
 8005aec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d101      	bne.n	8005afc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005af8:	2302      	movs	r3, #2
 8005afa:	e050      	b.n	8005b9e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2202      	movs	r2, #2
 8005b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b22:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	68fa      	ldr	r2, [r7, #12]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a1c      	ldr	r2, [pc, #112]	; (8005bac <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d018      	beq.n	8005b72 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b48:	d013      	beq.n	8005b72 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4a18      	ldr	r2, [pc, #96]	; (8005bb0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d00e      	beq.n	8005b72 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a16      	ldr	r2, [pc, #88]	; (8005bb4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d009      	beq.n	8005b72 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a15      	ldr	r2, [pc, #84]	; (8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d004      	beq.n	8005b72 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a13      	ldr	r2, [pc, #76]	; (8005bbc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d10c      	bne.n	8005b8c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	68ba      	ldr	r2, [r7, #8]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68ba      	ldr	r2, [r7, #8]
 8005b8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b9c:	2300      	movs	r3, #0
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3714      	adds	r7, #20
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	40010000 	.word	0x40010000
 8005bb0:	40000400 	.word	0x40000400
 8005bb4:	40000800 	.word	0x40000800
 8005bb8:	40000c00 	.word	0x40000c00
 8005bbc:	40014000 	.word	0x40014000

08005bc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005bc8:	bf00      	nop
 8005bca:	370c      	adds	r7, #12
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr

08005bd4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b083      	sub	sp, #12
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005bdc:	bf00      	nop
 8005bde:	370c      	adds	r7, #12
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <HAL_MultiProcessor_Init>:
  *            @arg UART_WAKEUPMETHOD_IDLELINE: Wake-up by an idle line detection
  *            @arg UART_WAKEUPMETHOD_ADDRESSMARK: Wake-up by an address mark
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	460b      	mov	r3, r1
 8005bf2:	607a      	str	r2, [r7, #4]
 8005bf4:	72fb      	strb	r3, [r7, #11]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d101      	bne.n	8005c00 <HAL_MultiProcessor_Init+0x18>
  {
    return HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e05f      	b.n	8005cc0 <HAL_MultiProcessor_Init+0xd8>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
  assert_param(IS_UART_ADDRESS(Address));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d106      	bne.n	8005c1a <HAL_MultiProcessor_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c14:	68f8      	ldr	r0, [r7, #12]
 8005c16:	f7fc fe09 	bl	800282c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2224      	movs	r2, #36	; 0x24
 8005c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	68da      	ldr	r2, [r3, #12]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c30:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005c32:	68f8      	ldr	r0, [r7, #12]
 8005c34:	f000 fc6c 	bl	8006510 <UART_SetConfig>

  /* In Multi-Processor mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	691a      	ldr	r2, [r3, #16]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c46:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	695a      	ldr	r2, [r3, #20]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c56:	615a      	str	r2, [r3, #20]

  /* Set the USART address node */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_ADD);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	691a      	ldr	r2, [r3, #16]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f022 020f 	bic.w	r2, r2, #15
 8005c66:	611a      	str	r2, [r3, #16]
  SET_BIT(huart->Instance->CR2, Address);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6919      	ldr	r1, [r3, #16]
 8005c6e:	7afa      	ldrb	r2, [r7, #11]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	430a      	orrs	r2, r1
 8005c76:	611a      	str	r2, [r3, #16]

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_WAKE);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	68da      	ldr	r2, [r3, #12]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c86:	60da      	str	r2, [r3, #12]
  SET_BIT(huart->Instance->CR1, WakeUpMethod);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	68d9      	ldr	r1, [r3, #12]
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	430a      	orrs	r2, r1
 8005c96:	60da      	str	r2, [r3, #12]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	68da      	ldr	r2, [r3, #12]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ca6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2200      	movs	r2, #0
 8005cac:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2220      	movs	r2, #32
 8005cb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2220      	movs	r2, #32
 8005cba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005cbe:	2300      	movs	r3, #0
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3710      	adds	r7, #16
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}

08005cc8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b08a      	sub	sp, #40	; 0x28
 8005ccc:	af02      	add	r7, sp, #8
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	603b      	str	r3, [r7, #0]
 8005cd4:	4613      	mov	r3, r2
 8005cd6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	2b20      	cmp	r3, #32
 8005ce6:	d17c      	bne.n	8005de2 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d002      	beq.n	8005cf4 <HAL_UART_Transmit+0x2c>
 8005cee:	88fb      	ldrh	r3, [r7, #6]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d101      	bne.n	8005cf8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e075      	b.n	8005de4 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cfe:	2b01      	cmp	r3, #1
 8005d00:	d101      	bne.n	8005d06 <HAL_UART_Transmit+0x3e>
 8005d02:	2302      	movs	r3, #2
 8005d04:	e06e      	b.n	8005de4 <HAL_UART_Transmit+0x11c>
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2221      	movs	r2, #33	; 0x21
 8005d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d1c:	f7fc ffc2 	bl	8002ca4 <HAL_GetTick>
 8005d20:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	88fa      	ldrh	r2, [r7, #6]
 8005d26:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	88fa      	ldrh	r2, [r7, #6]
 8005d2c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d36:	d108      	bne.n	8005d4a <HAL_UART_Transmit+0x82>
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	691b      	ldr	r3, [r3, #16]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d104      	bne.n	8005d4a <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005d40:	2300      	movs	r3, #0
 8005d42:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	61bb      	str	r3, [r7, #24]
 8005d48:	e003      	b.n	8005d52 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2200      	movs	r2, #0
 8005d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005d5a:	e02a      	b.n	8005db2 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	9300      	str	r3, [sp, #0]
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	2200      	movs	r2, #0
 8005d64:	2180      	movs	r1, #128	; 0x80
 8005d66:	68f8      	ldr	r0, [r7, #12]
 8005d68:	f000 fa3a 	bl	80061e0 <UART_WaitOnFlagUntilTimeout>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d001      	beq.n	8005d76 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005d72:	2303      	movs	r3, #3
 8005d74:	e036      	b.n	8005de4 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d10b      	bne.n	8005d94 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d7c:	69bb      	ldr	r3, [r7, #24]
 8005d7e:	881b      	ldrh	r3, [r3, #0]
 8005d80:	461a      	mov	r2, r3
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d8a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005d8c:	69bb      	ldr	r3, [r7, #24]
 8005d8e:	3302      	adds	r3, #2
 8005d90:	61bb      	str	r3, [r7, #24]
 8005d92:	e007      	b.n	8005da4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	781a      	ldrb	r2, [r3, #0]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005d9e:	69fb      	ldr	r3, [r7, #28]
 8005da0:	3301      	adds	r3, #1
 8005da2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	3b01      	subs	r3, #1
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d1cf      	bne.n	8005d5c <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	9300      	str	r3, [sp, #0]
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	2140      	movs	r1, #64	; 0x40
 8005dc6:	68f8      	ldr	r0, [r7, #12]
 8005dc8:	f000 fa0a 	bl	80061e0 <UART_WaitOnFlagUntilTimeout>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d001      	beq.n	8005dd6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	e006      	b.n	8005de4 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2220      	movs	r2, #32
 8005dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005dde:	2300      	movs	r3, #0
 8005de0:	e000      	b.n	8005de4 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005de2:	2302      	movs	r3, #2
  }
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	3720      	adds	r7, #32
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}

08005dec <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b090      	sub	sp, #64	; 0x40
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005df4:	2300      	movs	r3, #0
 8005df6:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	695b      	ldr	r3, [r3, #20]
 8005dfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e02:	2b80      	cmp	r3, #128	; 0x80
 8005e04:	bf0c      	ite	eq
 8005e06:	2301      	moveq	r3, #1
 8005e08:	2300      	movne	r3, #0
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	2b21      	cmp	r3, #33	; 0x21
 8005e18:	d128      	bne.n	8005e6c <HAL_UART_DMAStop+0x80>
 8005e1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d025      	beq.n	8005e6c <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	3314      	adds	r3, #20
 8005e26:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e2a:	e853 3f00 	ldrex	r3, [r3]
 8005e2e:	623b      	str	r3, [r7, #32]
   return(result);
 8005e30:	6a3b      	ldr	r3, [r7, #32]
 8005e32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e36:	63bb      	str	r3, [r7, #56]	; 0x38
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	3314      	adds	r3, #20
 8005e3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e40:	633a      	str	r2, [r7, #48]	; 0x30
 8005e42:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e44:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e48:	e841 2300 	strex	r3, r2, [r1]
 8005e4c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1e5      	bne.n	8005e20 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d004      	beq.n	8005e66 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e60:	4618      	mov	r0, r3
 8005e62:	f7fd fd45 	bl	80038f0 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f000 fac6 	bl	80063f8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	695b      	ldr	r3, [r3, #20]
 8005e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e76:	2b40      	cmp	r3, #64	; 0x40
 8005e78:	bf0c      	ite	eq
 8005e7a:	2301      	moveq	r3, #1
 8005e7c:	2300      	movne	r3, #0
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	2b22      	cmp	r3, #34	; 0x22
 8005e8c:	d128      	bne.n	8005ee0 <HAL_UART_DMAStop+0xf4>
 8005e8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d025      	beq.n	8005ee0 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	3314      	adds	r3, #20
 8005e9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	e853 3f00 	ldrex	r3, [r3]
 8005ea2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005eaa:	637b      	str	r3, [r7, #52]	; 0x34
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	3314      	adds	r3, #20
 8005eb2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005eb4:	61fa      	str	r2, [r7, #28]
 8005eb6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb8:	69b9      	ldr	r1, [r7, #24]
 8005eba:	69fa      	ldr	r2, [r7, #28]
 8005ebc:	e841 2300 	strex	r3, r2, [r1]
 8005ec0:	617b      	str	r3, [r7, #20]
   return(result);
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d1e5      	bne.n	8005e94 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d004      	beq.n	8005eda <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f7fd fd0b 	bl	80038f0 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f000 fab4 	bl	8006448 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8005ee0:	2300      	movs	r3, #0
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3740      	adds	r7, #64	; 0x40
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}

08005eea <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005eea:	b580      	push	{r7, lr}
 8005eec:	b08c      	sub	sp, #48	; 0x30
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	60f8      	str	r0, [r7, #12]
 8005ef2:	60b9      	str	r1, [r7, #8]
 8005ef4:	4613      	mov	r3, r2
 8005ef6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	2b20      	cmp	r3, #32
 8005f02:	d152      	bne.n	8005faa <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d002      	beq.n	8005f10 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8005f0a:	88fb      	ldrh	r3, [r7, #6]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d101      	bne.n	8005f14 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005f10:	2301      	movs	r3, #1
 8005f12:	e04b      	b.n	8005fac <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d101      	bne.n	8005f22 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8005f1e:	2302      	movs	r3, #2
 8005f20:	e044      	b.n	8005fac <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2201      	movs	r2, #1
 8005f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005f30:	88fb      	ldrh	r3, [r7, #6]
 8005f32:	461a      	mov	r2, r3
 8005f34:	68b9      	ldr	r1, [r7, #8]
 8005f36:	68f8      	ldr	r0, [r7, #12]
 8005f38:	f000 f9c0 	bl	80062bc <UART_Start_Receive_DMA>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005f42:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d12c      	bne.n	8005fa4 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	d125      	bne.n	8005f9e <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f52:	2300      	movs	r3, #0
 8005f54:	613b      	str	r3, [r7, #16]
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	613b      	str	r3, [r7, #16]
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	613b      	str	r3, [r7, #16]
 8005f66:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	330c      	adds	r3, #12
 8005f6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f70:	69bb      	ldr	r3, [r7, #24]
 8005f72:	e853 3f00 	ldrex	r3, [r3]
 8005f76:	617b      	str	r3, [r7, #20]
   return(result);
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	f043 0310 	orr.w	r3, r3, #16
 8005f7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	330c      	adds	r3, #12
 8005f86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f88:	627a      	str	r2, [r7, #36]	; 0x24
 8005f8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f8c:	6a39      	ldr	r1, [r7, #32]
 8005f8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f90:	e841 2300 	strex	r3, r2, [r1]
 8005f94:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f96:	69fb      	ldr	r3, [r7, #28]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d1e5      	bne.n	8005f68 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8005f9c:	e002      	b.n	8005fa4 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8005fa4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005fa8:	e000      	b.n	8005fac <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8005faa:	2302      	movs	r3, #2
  }
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3730      	adds	r7, #48	; 0x30
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005fbc:	bf00      	nop
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005fd0:	bf00      	nop
 8005fd2:	370c      	adds	r7, #12
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr

08005fdc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005fe4:	bf00      	nop
 8005fe6:	370c      	adds	r7, #12
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fee:	4770      	bx	lr

08005ff0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b09c      	sub	sp, #112	; 0x70
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ffc:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006008:	2b00      	cmp	r3, #0
 800600a:	d172      	bne.n	80060f2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800600c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800600e:	2200      	movs	r2, #0
 8006010:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006012:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	330c      	adds	r3, #12
 8006018:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800601a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800601c:	e853 3f00 	ldrex	r3, [r3]
 8006020:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006022:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006024:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006028:	66bb      	str	r3, [r7, #104]	; 0x68
 800602a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	330c      	adds	r3, #12
 8006030:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006032:	65ba      	str	r2, [r7, #88]	; 0x58
 8006034:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006036:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006038:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800603a:	e841 2300 	strex	r3, r2, [r1]
 800603e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006040:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006042:	2b00      	cmp	r3, #0
 8006044:	d1e5      	bne.n	8006012 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006046:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	3314      	adds	r3, #20
 800604c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006050:	e853 3f00 	ldrex	r3, [r3]
 8006054:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006056:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006058:	f023 0301 	bic.w	r3, r3, #1
 800605c:	667b      	str	r3, [r7, #100]	; 0x64
 800605e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	3314      	adds	r3, #20
 8006064:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006066:	647a      	str	r2, [r7, #68]	; 0x44
 8006068:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800606a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800606c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800606e:	e841 2300 	strex	r3, r2, [r1]
 8006072:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006074:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006076:	2b00      	cmp	r3, #0
 8006078:	d1e5      	bne.n	8006046 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800607a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	3314      	adds	r3, #20
 8006080:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006084:	e853 3f00 	ldrex	r3, [r3]
 8006088:	623b      	str	r3, [r7, #32]
   return(result);
 800608a:	6a3b      	ldr	r3, [r7, #32]
 800608c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006090:	663b      	str	r3, [r7, #96]	; 0x60
 8006092:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	3314      	adds	r3, #20
 8006098:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800609a:	633a      	str	r2, [r7, #48]	; 0x30
 800609c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800609e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80060a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060a2:	e841 2300 	strex	r3, r2, [r1]
 80060a6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80060a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d1e5      	bne.n	800607a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80060ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060b0:	2220      	movs	r2, #32
 80060b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d119      	bne.n	80060f2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	330c      	adds	r3, #12
 80060c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	e853 3f00 	ldrex	r3, [r3]
 80060cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f023 0310 	bic.w	r3, r3, #16
 80060d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80060d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	330c      	adds	r3, #12
 80060dc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80060de:	61fa      	str	r2, [r7, #28]
 80060e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e2:	69b9      	ldr	r1, [r7, #24]
 80060e4:	69fa      	ldr	r2, [r7, #28]
 80060e6:	e841 2300 	strex	r3, r2, [r1]
 80060ea:	617b      	str	r3, [r7, #20]
   return(result);
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d1e5      	bne.n	80060be <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d106      	bne.n	8006108 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80060fe:	4619      	mov	r1, r3
 8006100:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006102:	f7fc f9cd 	bl	80024a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006106:	e002      	b.n	800610e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006108:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800610a:	f7ff ff53 	bl	8005fb4 <HAL_UART_RxCpltCallback>
}
 800610e:	bf00      	nop
 8006110:	3770      	adds	r7, #112	; 0x70
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}

08006116 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006116:	b580      	push	{r7, lr}
 8006118:	b084      	sub	sp, #16
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006122:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006128:	2b01      	cmp	r3, #1
 800612a:	d108      	bne.n	800613e <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006130:	085b      	lsrs	r3, r3, #1
 8006132:	b29b      	uxth	r3, r3
 8006134:	4619      	mov	r1, r3
 8006136:	68f8      	ldr	r0, [r7, #12]
 8006138:	f7fc f9b2 	bl	80024a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800613c:	e002      	b.n	8006144 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800613e:	68f8      	ldr	r0, [r7, #12]
 8006140:	f7ff ff42 	bl	8005fc8 <HAL_UART_RxHalfCpltCallback>
}
 8006144:	bf00      	nop
 8006146:	3710      	adds	r7, #16
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}

0800614c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b084      	sub	sp, #16
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006154:	2300      	movs	r3, #0
 8006156:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800615c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	695b      	ldr	r3, [r3, #20]
 8006164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006168:	2b80      	cmp	r3, #128	; 0x80
 800616a:	bf0c      	ite	eq
 800616c:	2301      	moveq	r3, #1
 800616e:	2300      	movne	r3, #0
 8006170:	b2db      	uxtb	r3, r3
 8006172:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800617a:	b2db      	uxtb	r3, r3
 800617c:	2b21      	cmp	r3, #33	; 0x21
 800617e:	d108      	bne.n	8006192 <UART_DMAError+0x46>
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d005      	beq.n	8006192 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	2200      	movs	r2, #0
 800618a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800618c:	68b8      	ldr	r0, [r7, #8]
 800618e:	f000 f933 	bl	80063f8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	695b      	ldr	r3, [r3, #20]
 8006198:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800619c:	2b40      	cmp	r3, #64	; 0x40
 800619e:	bf0c      	ite	eq
 80061a0:	2301      	moveq	r3, #1
 80061a2:	2300      	movne	r3, #0
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	2b22      	cmp	r3, #34	; 0x22
 80061b2:	d108      	bne.n	80061c6 <UART_DMAError+0x7a>
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d005      	beq.n	80061c6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	2200      	movs	r2, #0
 80061be:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80061c0:	68b8      	ldr	r0, [r7, #8]
 80061c2:	f000 f941 	bl	8006448 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ca:	f043 0210 	orr.w	r2, r3, #16
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80061d2:	68b8      	ldr	r0, [r7, #8]
 80061d4:	f7ff ff02 	bl	8005fdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061d8:	bf00      	nop
 80061da:	3710      	adds	r7, #16
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}

080061e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b090      	sub	sp, #64	; 0x40
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	60f8      	str	r0, [r7, #12]
 80061e8:	60b9      	str	r1, [r7, #8]
 80061ea:	603b      	str	r3, [r7, #0]
 80061ec:	4613      	mov	r3, r2
 80061ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061f0:	e050      	b.n	8006294 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80061f8:	d04c      	beq.n	8006294 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80061fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d007      	beq.n	8006210 <UART_WaitOnFlagUntilTimeout+0x30>
 8006200:	f7fc fd50 	bl	8002ca4 <HAL_GetTick>
 8006204:	4602      	mov	r2, r0
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800620c:	429a      	cmp	r2, r3
 800620e:	d241      	bcs.n	8006294 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	330c      	adds	r3, #12
 8006216:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800621a:	e853 3f00 	ldrex	r3, [r3]
 800621e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006222:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006226:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	330c      	adds	r3, #12
 800622e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006230:	637a      	str	r2, [r7, #52]	; 0x34
 8006232:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006234:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006236:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006238:	e841 2300 	strex	r3, r2, [r1]
 800623c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800623e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006240:	2b00      	cmp	r3, #0
 8006242:	d1e5      	bne.n	8006210 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	3314      	adds	r3, #20
 800624a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	e853 3f00 	ldrex	r3, [r3]
 8006252:	613b      	str	r3, [r7, #16]
   return(result);
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	f023 0301 	bic.w	r3, r3, #1
 800625a:	63bb      	str	r3, [r7, #56]	; 0x38
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	3314      	adds	r3, #20
 8006262:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006264:	623a      	str	r2, [r7, #32]
 8006266:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006268:	69f9      	ldr	r1, [r7, #28]
 800626a:	6a3a      	ldr	r2, [r7, #32]
 800626c:	e841 2300 	strex	r3, r2, [r1]
 8006270:	61bb      	str	r3, [r7, #24]
   return(result);
 8006272:	69bb      	ldr	r3, [r7, #24]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d1e5      	bne.n	8006244 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2220      	movs	r2, #32
 800627c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2220      	movs	r2, #32
 8006284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2200      	movs	r2, #0
 800628c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006290:	2303      	movs	r3, #3
 8006292:	e00f      	b.n	80062b4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	4013      	ands	r3, r2
 800629e:	68ba      	ldr	r2, [r7, #8]
 80062a0:	429a      	cmp	r2, r3
 80062a2:	bf0c      	ite	eq
 80062a4:	2301      	moveq	r3, #1
 80062a6:	2300      	movne	r3, #0
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	461a      	mov	r2, r3
 80062ac:	79fb      	ldrb	r3, [r7, #7]
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d09f      	beq.n	80061f2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80062b2:	2300      	movs	r3, #0
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3740      	adds	r7, #64	; 0x40
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}

080062bc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b098      	sub	sp, #96	; 0x60
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	60f8      	str	r0, [r7, #12]
 80062c4:	60b9      	str	r1, [r7, #8]
 80062c6:	4613      	mov	r3, r2
 80062c8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80062ca:	68ba      	ldr	r2, [r7, #8]
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	88fa      	ldrh	r2, [r7, #6]
 80062d4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2200      	movs	r2, #0
 80062da:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2222      	movs	r2, #34	; 0x22
 80062e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062e8:	4a40      	ldr	r2, [pc, #256]	; (80063ec <UART_Start_Receive_DMA+0x130>)
 80062ea:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f0:	4a3f      	ldr	r2, [pc, #252]	; (80063f0 <UART_Start_Receive_DMA+0x134>)
 80062f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f8:	4a3e      	ldr	r2, [pc, #248]	; (80063f4 <UART_Start_Receive_DMA+0x138>)
 80062fa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006300:	2200      	movs	r2, #0
 8006302:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006304:	f107 0308 	add.w	r3, r7, #8
 8006308:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	3304      	adds	r3, #4
 8006314:	4619      	mov	r1, r3
 8006316:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	88fb      	ldrh	r3, [r7, #6]
 800631c:	f7fd fa90 	bl	8003840 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006320:	2300      	movs	r3, #0
 8006322:	613b      	str	r3, [r7, #16]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	613b      	str	r3, [r7, #16]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	613b      	str	r3, [r7, #16]
 8006334:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2200      	movs	r2, #0
 800633a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	691b      	ldr	r3, [r3, #16]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d019      	beq.n	800637a <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	330c      	adds	r3, #12
 800634c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800634e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006350:	e853 3f00 	ldrex	r3, [r3]
 8006354:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006356:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006358:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800635c:	65bb      	str	r3, [r7, #88]	; 0x58
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	330c      	adds	r3, #12
 8006364:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006366:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006368:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800636a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800636c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800636e:	e841 2300 	strex	r3, r2, [r1]
 8006372:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006374:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006376:	2b00      	cmp	r3, #0
 8006378:	d1e5      	bne.n	8006346 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	3314      	adds	r3, #20
 8006380:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006384:	e853 3f00 	ldrex	r3, [r3]
 8006388:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800638a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800638c:	f043 0301 	orr.w	r3, r3, #1
 8006390:	657b      	str	r3, [r7, #84]	; 0x54
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	3314      	adds	r3, #20
 8006398:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800639a:	63ba      	str	r2, [r7, #56]	; 0x38
 800639c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800639e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80063a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80063a2:	e841 2300 	strex	r3, r2, [r1]
 80063a6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80063a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d1e5      	bne.n	800637a <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	3314      	adds	r3, #20
 80063b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b6:	69bb      	ldr	r3, [r7, #24]
 80063b8:	e853 3f00 	ldrex	r3, [r3]
 80063bc:	617b      	str	r3, [r7, #20]
   return(result);
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063c4:	653b      	str	r3, [r7, #80]	; 0x50
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	3314      	adds	r3, #20
 80063cc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80063ce:	627a      	str	r2, [r7, #36]	; 0x24
 80063d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d2:	6a39      	ldr	r1, [r7, #32]
 80063d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063d6:	e841 2300 	strex	r3, r2, [r1]
 80063da:	61fb      	str	r3, [r7, #28]
   return(result);
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d1e5      	bne.n	80063ae <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80063e2:	2300      	movs	r3, #0
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3760      	adds	r7, #96	; 0x60
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}
 80063ec:	08005ff1 	.word	0x08005ff1
 80063f0:	08006117 	.word	0x08006117
 80063f4:	0800614d 	.word	0x0800614d

080063f8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b089      	sub	sp, #36	; 0x24
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	330c      	adds	r3, #12
 8006406:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	e853 3f00 	ldrex	r3, [r3]
 800640e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006416:	61fb      	str	r3, [r7, #28]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	330c      	adds	r3, #12
 800641e:	69fa      	ldr	r2, [r7, #28]
 8006420:	61ba      	str	r2, [r7, #24]
 8006422:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006424:	6979      	ldr	r1, [r7, #20]
 8006426:	69ba      	ldr	r2, [r7, #24]
 8006428:	e841 2300 	strex	r3, r2, [r1]
 800642c:	613b      	str	r3, [r7, #16]
   return(result);
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d1e5      	bne.n	8006400 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2220      	movs	r2, #32
 8006438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800643c:	bf00      	nop
 800643e:	3724      	adds	r7, #36	; 0x24
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006448:	b480      	push	{r7}
 800644a:	b095      	sub	sp, #84	; 0x54
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	330c      	adds	r3, #12
 8006456:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800645a:	e853 3f00 	ldrex	r3, [r3]
 800645e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006462:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006466:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	330c      	adds	r3, #12
 800646e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006470:	643a      	str	r2, [r7, #64]	; 0x40
 8006472:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006474:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006476:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006478:	e841 2300 	strex	r3, r2, [r1]
 800647c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800647e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006480:	2b00      	cmp	r3, #0
 8006482:	d1e5      	bne.n	8006450 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	3314      	adds	r3, #20
 800648a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800648c:	6a3b      	ldr	r3, [r7, #32]
 800648e:	e853 3f00 	ldrex	r3, [r3]
 8006492:	61fb      	str	r3, [r7, #28]
   return(result);
 8006494:	69fb      	ldr	r3, [r7, #28]
 8006496:	f023 0301 	bic.w	r3, r3, #1
 800649a:	64bb      	str	r3, [r7, #72]	; 0x48
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	3314      	adds	r3, #20
 80064a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80064a4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80064a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80064aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064ac:	e841 2300 	strex	r3, r2, [r1]
 80064b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80064b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d1e5      	bne.n	8006484 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d119      	bne.n	80064f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	330c      	adds	r3, #12
 80064c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	e853 3f00 	ldrex	r3, [r3]
 80064ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	f023 0310 	bic.w	r3, r3, #16
 80064d6:	647b      	str	r3, [r7, #68]	; 0x44
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	330c      	adds	r3, #12
 80064de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80064e0:	61ba      	str	r2, [r7, #24]
 80064e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e4:	6979      	ldr	r1, [r7, #20]
 80064e6:	69ba      	ldr	r2, [r7, #24]
 80064e8:	e841 2300 	strex	r3, r2, [r1]
 80064ec:	613b      	str	r3, [r7, #16]
   return(result);
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d1e5      	bne.n	80064c0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2220      	movs	r2, #32
 80064f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006502:	bf00      	nop
 8006504:	3754      	adds	r7, #84	; 0x54
 8006506:	46bd      	mov	sp, r7
 8006508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650c:	4770      	bx	lr
	...

08006510 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006510:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006514:	b0c0      	sub	sp, #256	; 0x100
 8006516:	af00      	add	r7, sp, #0
 8006518:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800651c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	691b      	ldr	r3, [r3, #16]
 8006524:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800652c:	68d9      	ldr	r1, [r3, #12]
 800652e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	ea40 0301 	orr.w	r3, r0, r1
 8006538:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800653a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800653e:	689a      	ldr	r2, [r3, #8]
 8006540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006544:	691b      	ldr	r3, [r3, #16]
 8006546:	431a      	orrs	r2, r3
 8006548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800654c:	695b      	ldr	r3, [r3, #20]
 800654e:	431a      	orrs	r2, r3
 8006550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006554:	69db      	ldr	r3, [r3, #28]
 8006556:	4313      	orrs	r3, r2
 8006558:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800655c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006568:	f021 010c 	bic.w	r1, r1, #12
 800656c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006570:	681a      	ldr	r2, [r3, #0]
 8006572:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006576:	430b      	orrs	r3, r1
 8006578:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800657a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	695b      	ldr	r3, [r3, #20]
 8006582:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006586:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800658a:	6999      	ldr	r1, [r3, #24]
 800658c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	ea40 0301 	orr.w	r3, r0, r1
 8006596:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	4b8f      	ldr	r3, [pc, #572]	; (80067dc <UART_SetConfig+0x2cc>)
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d005      	beq.n	80065b0 <UART_SetConfig+0xa0>
 80065a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	4b8d      	ldr	r3, [pc, #564]	; (80067e0 <UART_SetConfig+0x2d0>)
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d104      	bne.n	80065ba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80065b0:	f7fe fb4c 	bl	8004c4c <HAL_RCC_GetPCLK2Freq>
 80065b4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80065b8:	e003      	b.n	80065c2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80065ba:	f7fe fb33 	bl	8004c24 <HAL_RCC_GetPCLK1Freq>
 80065be:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065c6:	69db      	ldr	r3, [r3, #28]
 80065c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065cc:	f040 810c 	bne.w	80067e8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80065d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065d4:	2200      	movs	r2, #0
 80065d6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80065da:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80065de:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80065e2:	4622      	mov	r2, r4
 80065e4:	462b      	mov	r3, r5
 80065e6:	1891      	adds	r1, r2, r2
 80065e8:	65b9      	str	r1, [r7, #88]	; 0x58
 80065ea:	415b      	adcs	r3, r3
 80065ec:	65fb      	str	r3, [r7, #92]	; 0x5c
 80065ee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80065f2:	4621      	mov	r1, r4
 80065f4:	eb12 0801 	adds.w	r8, r2, r1
 80065f8:	4629      	mov	r1, r5
 80065fa:	eb43 0901 	adc.w	r9, r3, r1
 80065fe:	f04f 0200 	mov.w	r2, #0
 8006602:	f04f 0300 	mov.w	r3, #0
 8006606:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800660a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800660e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006612:	4690      	mov	r8, r2
 8006614:	4699      	mov	r9, r3
 8006616:	4623      	mov	r3, r4
 8006618:	eb18 0303 	adds.w	r3, r8, r3
 800661c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006620:	462b      	mov	r3, r5
 8006622:	eb49 0303 	adc.w	r3, r9, r3
 8006626:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800662a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006636:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800663a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800663e:	460b      	mov	r3, r1
 8006640:	18db      	adds	r3, r3, r3
 8006642:	653b      	str	r3, [r7, #80]	; 0x50
 8006644:	4613      	mov	r3, r2
 8006646:	eb42 0303 	adc.w	r3, r2, r3
 800664a:	657b      	str	r3, [r7, #84]	; 0x54
 800664c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006650:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006654:	f7fa fb30 	bl	8000cb8 <__aeabi_uldivmod>
 8006658:	4602      	mov	r2, r0
 800665a:	460b      	mov	r3, r1
 800665c:	4b61      	ldr	r3, [pc, #388]	; (80067e4 <UART_SetConfig+0x2d4>)
 800665e:	fba3 2302 	umull	r2, r3, r3, r2
 8006662:	095b      	lsrs	r3, r3, #5
 8006664:	011c      	lsls	r4, r3, #4
 8006666:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800666a:	2200      	movs	r2, #0
 800666c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006670:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006674:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006678:	4642      	mov	r2, r8
 800667a:	464b      	mov	r3, r9
 800667c:	1891      	adds	r1, r2, r2
 800667e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006680:	415b      	adcs	r3, r3
 8006682:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006684:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006688:	4641      	mov	r1, r8
 800668a:	eb12 0a01 	adds.w	sl, r2, r1
 800668e:	4649      	mov	r1, r9
 8006690:	eb43 0b01 	adc.w	fp, r3, r1
 8006694:	f04f 0200 	mov.w	r2, #0
 8006698:	f04f 0300 	mov.w	r3, #0
 800669c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80066a0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80066a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80066a8:	4692      	mov	sl, r2
 80066aa:	469b      	mov	fp, r3
 80066ac:	4643      	mov	r3, r8
 80066ae:	eb1a 0303 	adds.w	r3, sl, r3
 80066b2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80066b6:	464b      	mov	r3, r9
 80066b8:	eb4b 0303 	adc.w	r3, fp, r3
 80066bc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80066c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80066cc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80066d0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80066d4:	460b      	mov	r3, r1
 80066d6:	18db      	adds	r3, r3, r3
 80066d8:	643b      	str	r3, [r7, #64]	; 0x40
 80066da:	4613      	mov	r3, r2
 80066dc:	eb42 0303 	adc.w	r3, r2, r3
 80066e0:	647b      	str	r3, [r7, #68]	; 0x44
 80066e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80066e6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80066ea:	f7fa fae5 	bl	8000cb8 <__aeabi_uldivmod>
 80066ee:	4602      	mov	r2, r0
 80066f0:	460b      	mov	r3, r1
 80066f2:	4611      	mov	r1, r2
 80066f4:	4b3b      	ldr	r3, [pc, #236]	; (80067e4 <UART_SetConfig+0x2d4>)
 80066f6:	fba3 2301 	umull	r2, r3, r3, r1
 80066fa:	095b      	lsrs	r3, r3, #5
 80066fc:	2264      	movs	r2, #100	; 0x64
 80066fe:	fb02 f303 	mul.w	r3, r2, r3
 8006702:	1acb      	subs	r3, r1, r3
 8006704:	00db      	lsls	r3, r3, #3
 8006706:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800670a:	4b36      	ldr	r3, [pc, #216]	; (80067e4 <UART_SetConfig+0x2d4>)
 800670c:	fba3 2302 	umull	r2, r3, r3, r2
 8006710:	095b      	lsrs	r3, r3, #5
 8006712:	005b      	lsls	r3, r3, #1
 8006714:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006718:	441c      	add	r4, r3
 800671a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800671e:	2200      	movs	r2, #0
 8006720:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006724:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006728:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800672c:	4642      	mov	r2, r8
 800672e:	464b      	mov	r3, r9
 8006730:	1891      	adds	r1, r2, r2
 8006732:	63b9      	str	r1, [r7, #56]	; 0x38
 8006734:	415b      	adcs	r3, r3
 8006736:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006738:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800673c:	4641      	mov	r1, r8
 800673e:	1851      	adds	r1, r2, r1
 8006740:	6339      	str	r1, [r7, #48]	; 0x30
 8006742:	4649      	mov	r1, r9
 8006744:	414b      	adcs	r3, r1
 8006746:	637b      	str	r3, [r7, #52]	; 0x34
 8006748:	f04f 0200 	mov.w	r2, #0
 800674c:	f04f 0300 	mov.w	r3, #0
 8006750:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006754:	4659      	mov	r1, fp
 8006756:	00cb      	lsls	r3, r1, #3
 8006758:	4651      	mov	r1, sl
 800675a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800675e:	4651      	mov	r1, sl
 8006760:	00ca      	lsls	r2, r1, #3
 8006762:	4610      	mov	r0, r2
 8006764:	4619      	mov	r1, r3
 8006766:	4603      	mov	r3, r0
 8006768:	4642      	mov	r2, r8
 800676a:	189b      	adds	r3, r3, r2
 800676c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006770:	464b      	mov	r3, r9
 8006772:	460a      	mov	r2, r1
 8006774:	eb42 0303 	adc.w	r3, r2, r3
 8006778:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800677c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	2200      	movs	r2, #0
 8006784:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006788:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800678c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006790:	460b      	mov	r3, r1
 8006792:	18db      	adds	r3, r3, r3
 8006794:	62bb      	str	r3, [r7, #40]	; 0x28
 8006796:	4613      	mov	r3, r2
 8006798:	eb42 0303 	adc.w	r3, r2, r3
 800679c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800679e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80067a2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80067a6:	f7fa fa87 	bl	8000cb8 <__aeabi_uldivmod>
 80067aa:	4602      	mov	r2, r0
 80067ac:	460b      	mov	r3, r1
 80067ae:	4b0d      	ldr	r3, [pc, #52]	; (80067e4 <UART_SetConfig+0x2d4>)
 80067b0:	fba3 1302 	umull	r1, r3, r3, r2
 80067b4:	095b      	lsrs	r3, r3, #5
 80067b6:	2164      	movs	r1, #100	; 0x64
 80067b8:	fb01 f303 	mul.w	r3, r1, r3
 80067bc:	1ad3      	subs	r3, r2, r3
 80067be:	00db      	lsls	r3, r3, #3
 80067c0:	3332      	adds	r3, #50	; 0x32
 80067c2:	4a08      	ldr	r2, [pc, #32]	; (80067e4 <UART_SetConfig+0x2d4>)
 80067c4:	fba2 2303 	umull	r2, r3, r2, r3
 80067c8:	095b      	lsrs	r3, r3, #5
 80067ca:	f003 0207 	and.w	r2, r3, #7
 80067ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4422      	add	r2, r4
 80067d6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80067d8:	e106      	b.n	80069e8 <UART_SetConfig+0x4d8>
 80067da:	bf00      	nop
 80067dc:	40011000 	.word	0x40011000
 80067e0:	40011400 	.word	0x40011400
 80067e4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80067e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067ec:	2200      	movs	r2, #0
 80067ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80067f2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80067f6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80067fa:	4642      	mov	r2, r8
 80067fc:	464b      	mov	r3, r9
 80067fe:	1891      	adds	r1, r2, r2
 8006800:	6239      	str	r1, [r7, #32]
 8006802:	415b      	adcs	r3, r3
 8006804:	627b      	str	r3, [r7, #36]	; 0x24
 8006806:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800680a:	4641      	mov	r1, r8
 800680c:	1854      	adds	r4, r2, r1
 800680e:	4649      	mov	r1, r9
 8006810:	eb43 0501 	adc.w	r5, r3, r1
 8006814:	f04f 0200 	mov.w	r2, #0
 8006818:	f04f 0300 	mov.w	r3, #0
 800681c:	00eb      	lsls	r3, r5, #3
 800681e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006822:	00e2      	lsls	r2, r4, #3
 8006824:	4614      	mov	r4, r2
 8006826:	461d      	mov	r5, r3
 8006828:	4643      	mov	r3, r8
 800682a:	18e3      	adds	r3, r4, r3
 800682c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006830:	464b      	mov	r3, r9
 8006832:	eb45 0303 	adc.w	r3, r5, r3
 8006836:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800683a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	2200      	movs	r2, #0
 8006842:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006846:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800684a:	f04f 0200 	mov.w	r2, #0
 800684e:	f04f 0300 	mov.w	r3, #0
 8006852:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006856:	4629      	mov	r1, r5
 8006858:	008b      	lsls	r3, r1, #2
 800685a:	4621      	mov	r1, r4
 800685c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006860:	4621      	mov	r1, r4
 8006862:	008a      	lsls	r2, r1, #2
 8006864:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006868:	f7fa fa26 	bl	8000cb8 <__aeabi_uldivmod>
 800686c:	4602      	mov	r2, r0
 800686e:	460b      	mov	r3, r1
 8006870:	4b60      	ldr	r3, [pc, #384]	; (80069f4 <UART_SetConfig+0x4e4>)
 8006872:	fba3 2302 	umull	r2, r3, r3, r2
 8006876:	095b      	lsrs	r3, r3, #5
 8006878:	011c      	lsls	r4, r3, #4
 800687a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800687e:	2200      	movs	r2, #0
 8006880:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006884:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006888:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800688c:	4642      	mov	r2, r8
 800688e:	464b      	mov	r3, r9
 8006890:	1891      	adds	r1, r2, r2
 8006892:	61b9      	str	r1, [r7, #24]
 8006894:	415b      	adcs	r3, r3
 8006896:	61fb      	str	r3, [r7, #28]
 8006898:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800689c:	4641      	mov	r1, r8
 800689e:	1851      	adds	r1, r2, r1
 80068a0:	6139      	str	r1, [r7, #16]
 80068a2:	4649      	mov	r1, r9
 80068a4:	414b      	adcs	r3, r1
 80068a6:	617b      	str	r3, [r7, #20]
 80068a8:	f04f 0200 	mov.w	r2, #0
 80068ac:	f04f 0300 	mov.w	r3, #0
 80068b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80068b4:	4659      	mov	r1, fp
 80068b6:	00cb      	lsls	r3, r1, #3
 80068b8:	4651      	mov	r1, sl
 80068ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068be:	4651      	mov	r1, sl
 80068c0:	00ca      	lsls	r2, r1, #3
 80068c2:	4610      	mov	r0, r2
 80068c4:	4619      	mov	r1, r3
 80068c6:	4603      	mov	r3, r0
 80068c8:	4642      	mov	r2, r8
 80068ca:	189b      	adds	r3, r3, r2
 80068cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80068d0:	464b      	mov	r3, r9
 80068d2:	460a      	mov	r2, r1
 80068d4:	eb42 0303 	adc.w	r3, r2, r3
 80068d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80068dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	67bb      	str	r3, [r7, #120]	; 0x78
 80068e6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80068e8:	f04f 0200 	mov.w	r2, #0
 80068ec:	f04f 0300 	mov.w	r3, #0
 80068f0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80068f4:	4649      	mov	r1, r9
 80068f6:	008b      	lsls	r3, r1, #2
 80068f8:	4641      	mov	r1, r8
 80068fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80068fe:	4641      	mov	r1, r8
 8006900:	008a      	lsls	r2, r1, #2
 8006902:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006906:	f7fa f9d7 	bl	8000cb8 <__aeabi_uldivmod>
 800690a:	4602      	mov	r2, r0
 800690c:	460b      	mov	r3, r1
 800690e:	4611      	mov	r1, r2
 8006910:	4b38      	ldr	r3, [pc, #224]	; (80069f4 <UART_SetConfig+0x4e4>)
 8006912:	fba3 2301 	umull	r2, r3, r3, r1
 8006916:	095b      	lsrs	r3, r3, #5
 8006918:	2264      	movs	r2, #100	; 0x64
 800691a:	fb02 f303 	mul.w	r3, r2, r3
 800691e:	1acb      	subs	r3, r1, r3
 8006920:	011b      	lsls	r3, r3, #4
 8006922:	3332      	adds	r3, #50	; 0x32
 8006924:	4a33      	ldr	r2, [pc, #204]	; (80069f4 <UART_SetConfig+0x4e4>)
 8006926:	fba2 2303 	umull	r2, r3, r2, r3
 800692a:	095b      	lsrs	r3, r3, #5
 800692c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006930:	441c      	add	r4, r3
 8006932:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006936:	2200      	movs	r2, #0
 8006938:	673b      	str	r3, [r7, #112]	; 0x70
 800693a:	677a      	str	r2, [r7, #116]	; 0x74
 800693c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006940:	4642      	mov	r2, r8
 8006942:	464b      	mov	r3, r9
 8006944:	1891      	adds	r1, r2, r2
 8006946:	60b9      	str	r1, [r7, #8]
 8006948:	415b      	adcs	r3, r3
 800694a:	60fb      	str	r3, [r7, #12]
 800694c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006950:	4641      	mov	r1, r8
 8006952:	1851      	adds	r1, r2, r1
 8006954:	6039      	str	r1, [r7, #0]
 8006956:	4649      	mov	r1, r9
 8006958:	414b      	adcs	r3, r1
 800695a:	607b      	str	r3, [r7, #4]
 800695c:	f04f 0200 	mov.w	r2, #0
 8006960:	f04f 0300 	mov.w	r3, #0
 8006964:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006968:	4659      	mov	r1, fp
 800696a:	00cb      	lsls	r3, r1, #3
 800696c:	4651      	mov	r1, sl
 800696e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006972:	4651      	mov	r1, sl
 8006974:	00ca      	lsls	r2, r1, #3
 8006976:	4610      	mov	r0, r2
 8006978:	4619      	mov	r1, r3
 800697a:	4603      	mov	r3, r0
 800697c:	4642      	mov	r2, r8
 800697e:	189b      	adds	r3, r3, r2
 8006980:	66bb      	str	r3, [r7, #104]	; 0x68
 8006982:	464b      	mov	r3, r9
 8006984:	460a      	mov	r2, r1
 8006986:	eb42 0303 	adc.w	r3, r2, r3
 800698a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800698c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	2200      	movs	r2, #0
 8006994:	663b      	str	r3, [r7, #96]	; 0x60
 8006996:	667a      	str	r2, [r7, #100]	; 0x64
 8006998:	f04f 0200 	mov.w	r2, #0
 800699c:	f04f 0300 	mov.w	r3, #0
 80069a0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80069a4:	4649      	mov	r1, r9
 80069a6:	008b      	lsls	r3, r1, #2
 80069a8:	4641      	mov	r1, r8
 80069aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069ae:	4641      	mov	r1, r8
 80069b0:	008a      	lsls	r2, r1, #2
 80069b2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80069b6:	f7fa f97f 	bl	8000cb8 <__aeabi_uldivmod>
 80069ba:	4602      	mov	r2, r0
 80069bc:	460b      	mov	r3, r1
 80069be:	4b0d      	ldr	r3, [pc, #52]	; (80069f4 <UART_SetConfig+0x4e4>)
 80069c0:	fba3 1302 	umull	r1, r3, r3, r2
 80069c4:	095b      	lsrs	r3, r3, #5
 80069c6:	2164      	movs	r1, #100	; 0x64
 80069c8:	fb01 f303 	mul.w	r3, r1, r3
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	011b      	lsls	r3, r3, #4
 80069d0:	3332      	adds	r3, #50	; 0x32
 80069d2:	4a08      	ldr	r2, [pc, #32]	; (80069f4 <UART_SetConfig+0x4e4>)
 80069d4:	fba2 2303 	umull	r2, r3, r2, r3
 80069d8:	095b      	lsrs	r3, r3, #5
 80069da:	f003 020f 	and.w	r2, r3, #15
 80069de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4422      	add	r2, r4
 80069e6:	609a      	str	r2, [r3, #8]
}
 80069e8:	bf00      	nop
 80069ea:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80069ee:	46bd      	mov	sp, r7
 80069f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069f4:	51eb851f 	.word	0x51eb851f

080069f8 <atof>:
 80069f8:	2100      	movs	r1, #0
 80069fa:	f000 be17 	b.w	800762c <strtod>

080069fe <atoi>:
 80069fe:	220a      	movs	r2, #10
 8006a00:	2100      	movs	r1, #0
 8006a02:	f000 bea3 	b.w	800774c <strtol>

08006a06 <sulp>:
 8006a06:	b570      	push	{r4, r5, r6, lr}
 8006a08:	4604      	mov	r4, r0
 8006a0a:	460d      	mov	r5, r1
 8006a0c:	ec45 4b10 	vmov	d0, r4, r5
 8006a10:	4616      	mov	r6, r2
 8006a12:	f003 febd 	bl	800a790 <__ulp>
 8006a16:	ec51 0b10 	vmov	r0, r1, d0
 8006a1a:	b17e      	cbz	r6, 8006a3c <sulp+0x36>
 8006a1c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006a20:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	dd09      	ble.n	8006a3c <sulp+0x36>
 8006a28:	051b      	lsls	r3, r3, #20
 8006a2a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006a2e:	2400      	movs	r4, #0
 8006a30:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006a34:	4622      	mov	r2, r4
 8006a36:	462b      	mov	r3, r5
 8006a38:	f7f9 fdf6 	bl	8000628 <__aeabi_dmul>
 8006a3c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006a40 <_strtod_l>:
 8006a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a44:	ed2d 8b02 	vpush	{d8}
 8006a48:	b09b      	sub	sp, #108	; 0x6c
 8006a4a:	4604      	mov	r4, r0
 8006a4c:	9213      	str	r2, [sp, #76]	; 0x4c
 8006a4e:	2200      	movs	r2, #0
 8006a50:	9216      	str	r2, [sp, #88]	; 0x58
 8006a52:	460d      	mov	r5, r1
 8006a54:	f04f 0800 	mov.w	r8, #0
 8006a58:	f04f 0900 	mov.w	r9, #0
 8006a5c:	460a      	mov	r2, r1
 8006a5e:	9215      	str	r2, [sp, #84]	; 0x54
 8006a60:	7811      	ldrb	r1, [r2, #0]
 8006a62:	292b      	cmp	r1, #43	; 0x2b
 8006a64:	d04c      	beq.n	8006b00 <_strtod_l+0xc0>
 8006a66:	d83a      	bhi.n	8006ade <_strtod_l+0x9e>
 8006a68:	290d      	cmp	r1, #13
 8006a6a:	d834      	bhi.n	8006ad6 <_strtod_l+0x96>
 8006a6c:	2908      	cmp	r1, #8
 8006a6e:	d834      	bhi.n	8006ada <_strtod_l+0x9a>
 8006a70:	2900      	cmp	r1, #0
 8006a72:	d03d      	beq.n	8006af0 <_strtod_l+0xb0>
 8006a74:	2200      	movs	r2, #0
 8006a76:	920a      	str	r2, [sp, #40]	; 0x28
 8006a78:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8006a7a:	7832      	ldrb	r2, [r6, #0]
 8006a7c:	2a30      	cmp	r2, #48	; 0x30
 8006a7e:	f040 80b4 	bne.w	8006bea <_strtod_l+0x1aa>
 8006a82:	7872      	ldrb	r2, [r6, #1]
 8006a84:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8006a88:	2a58      	cmp	r2, #88	; 0x58
 8006a8a:	d170      	bne.n	8006b6e <_strtod_l+0x12e>
 8006a8c:	9302      	str	r3, [sp, #8]
 8006a8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a90:	9301      	str	r3, [sp, #4]
 8006a92:	ab16      	add	r3, sp, #88	; 0x58
 8006a94:	9300      	str	r3, [sp, #0]
 8006a96:	4a8e      	ldr	r2, [pc, #568]	; (8006cd0 <_strtod_l+0x290>)
 8006a98:	ab17      	add	r3, sp, #92	; 0x5c
 8006a9a:	a915      	add	r1, sp, #84	; 0x54
 8006a9c:	4620      	mov	r0, r4
 8006a9e:	f002 ff55 	bl	800994c <__gethex>
 8006aa2:	f010 070f 	ands.w	r7, r0, #15
 8006aa6:	4605      	mov	r5, r0
 8006aa8:	d005      	beq.n	8006ab6 <_strtod_l+0x76>
 8006aaa:	2f06      	cmp	r7, #6
 8006aac:	d12a      	bne.n	8006b04 <_strtod_l+0xc4>
 8006aae:	3601      	adds	r6, #1
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	9615      	str	r6, [sp, #84]	; 0x54
 8006ab4:	930a      	str	r3, [sp, #40]	; 0x28
 8006ab6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	f040 857f 	bne.w	80075bc <_strtod_l+0xb7c>
 8006abe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ac0:	b1db      	cbz	r3, 8006afa <_strtod_l+0xba>
 8006ac2:	4642      	mov	r2, r8
 8006ac4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006ac8:	ec43 2b10 	vmov	d0, r2, r3
 8006acc:	b01b      	add	sp, #108	; 0x6c
 8006ace:	ecbd 8b02 	vpop	{d8}
 8006ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ad6:	2920      	cmp	r1, #32
 8006ad8:	d1cc      	bne.n	8006a74 <_strtod_l+0x34>
 8006ada:	3201      	adds	r2, #1
 8006adc:	e7bf      	b.n	8006a5e <_strtod_l+0x1e>
 8006ade:	292d      	cmp	r1, #45	; 0x2d
 8006ae0:	d1c8      	bne.n	8006a74 <_strtod_l+0x34>
 8006ae2:	2101      	movs	r1, #1
 8006ae4:	910a      	str	r1, [sp, #40]	; 0x28
 8006ae6:	1c51      	adds	r1, r2, #1
 8006ae8:	9115      	str	r1, [sp, #84]	; 0x54
 8006aea:	7852      	ldrb	r2, [r2, #1]
 8006aec:	2a00      	cmp	r2, #0
 8006aee:	d1c3      	bne.n	8006a78 <_strtod_l+0x38>
 8006af0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006af2:	9515      	str	r5, [sp, #84]	; 0x54
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	f040 855f 	bne.w	80075b8 <_strtod_l+0xb78>
 8006afa:	4642      	mov	r2, r8
 8006afc:	464b      	mov	r3, r9
 8006afe:	e7e3      	b.n	8006ac8 <_strtod_l+0x88>
 8006b00:	2100      	movs	r1, #0
 8006b02:	e7ef      	b.n	8006ae4 <_strtod_l+0xa4>
 8006b04:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006b06:	b13a      	cbz	r2, 8006b18 <_strtod_l+0xd8>
 8006b08:	2135      	movs	r1, #53	; 0x35
 8006b0a:	a818      	add	r0, sp, #96	; 0x60
 8006b0c:	f003 ff3d 	bl	800a98a <__copybits>
 8006b10:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006b12:	4620      	mov	r0, r4
 8006b14:	f003 fb10 	bl	800a138 <_Bfree>
 8006b18:	3f01      	subs	r7, #1
 8006b1a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006b1c:	2f04      	cmp	r7, #4
 8006b1e:	d806      	bhi.n	8006b2e <_strtod_l+0xee>
 8006b20:	e8df f007 	tbb	[pc, r7]
 8006b24:	201d0314 	.word	0x201d0314
 8006b28:	14          	.byte	0x14
 8006b29:	00          	.byte	0x00
 8006b2a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8006b2e:	05e9      	lsls	r1, r5, #23
 8006b30:	bf48      	it	mi
 8006b32:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8006b36:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006b3a:	0d1b      	lsrs	r3, r3, #20
 8006b3c:	051b      	lsls	r3, r3, #20
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d1b9      	bne.n	8006ab6 <_strtod_l+0x76>
 8006b42:	f001 ff6b 	bl	8008a1c <__errno>
 8006b46:	2322      	movs	r3, #34	; 0x22
 8006b48:	6003      	str	r3, [r0, #0]
 8006b4a:	e7b4      	b.n	8006ab6 <_strtod_l+0x76>
 8006b4c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8006b50:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006b54:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006b58:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006b5c:	e7e7      	b.n	8006b2e <_strtod_l+0xee>
 8006b5e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006cd8 <_strtod_l+0x298>
 8006b62:	e7e4      	b.n	8006b2e <_strtod_l+0xee>
 8006b64:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006b68:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8006b6c:	e7df      	b.n	8006b2e <_strtod_l+0xee>
 8006b6e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006b70:	1c5a      	adds	r2, r3, #1
 8006b72:	9215      	str	r2, [sp, #84]	; 0x54
 8006b74:	785b      	ldrb	r3, [r3, #1]
 8006b76:	2b30      	cmp	r3, #48	; 0x30
 8006b78:	d0f9      	beq.n	8006b6e <_strtod_l+0x12e>
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d09b      	beq.n	8006ab6 <_strtod_l+0x76>
 8006b7e:	2301      	movs	r3, #1
 8006b80:	f04f 0a00 	mov.w	sl, #0
 8006b84:	9304      	str	r3, [sp, #16]
 8006b86:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006b88:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b8a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8006b8e:	46d3      	mov	fp, sl
 8006b90:	220a      	movs	r2, #10
 8006b92:	9815      	ldr	r0, [sp, #84]	; 0x54
 8006b94:	7806      	ldrb	r6, [r0, #0]
 8006b96:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006b9a:	b2d9      	uxtb	r1, r3
 8006b9c:	2909      	cmp	r1, #9
 8006b9e:	d926      	bls.n	8006bee <_strtod_l+0x1ae>
 8006ba0:	494c      	ldr	r1, [pc, #304]	; (8006cd4 <_strtod_l+0x294>)
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f001 fe82 	bl	80088ac <strncmp>
 8006ba8:	2800      	cmp	r0, #0
 8006baa:	d030      	beq.n	8006c0e <_strtod_l+0x1ce>
 8006bac:	2000      	movs	r0, #0
 8006bae:	4632      	mov	r2, r6
 8006bb0:	9005      	str	r0, [sp, #20]
 8006bb2:	465e      	mov	r6, fp
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2a65      	cmp	r2, #101	; 0x65
 8006bb8:	d001      	beq.n	8006bbe <_strtod_l+0x17e>
 8006bba:	2a45      	cmp	r2, #69	; 0x45
 8006bbc:	d113      	bne.n	8006be6 <_strtod_l+0x1a6>
 8006bbe:	b91e      	cbnz	r6, 8006bc8 <_strtod_l+0x188>
 8006bc0:	9a04      	ldr	r2, [sp, #16]
 8006bc2:	4302      	orrs	r2, r0
 8006bc4:	d094      	beq.n	8006af0 <_strtod_l+0xb0>
 8006bc6:	2600      	movs	r6, #0
 8006bc8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8006bca:	1c6a      	adds	r2, r5, #1
 8006bcc:	9215      	str	r2, [sp, #84]	; 0x54
 8006bce:	786a      	ldrb	r2, [r5, #1]
 8006bd0:	2a2b      	cmp	r2, #43	; 0x2b
 8006bd2:	d074      	beq.n	8006cbe <_strtod_l+0x27e>
 8006bd4:	2a2d      	cmp	r2, #45	; 0x2d
 8006bd6:	d078      	beq.n	8006cca <_strtod_l+0x28a>
 8006bd8:	f04f 0c00 	mov.w	ip, #0
 8006bdc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006be0:	2909      	cmp	r1, #9
 8006be2:	d97f      	bls.n	8006ce4 <_strtod_l+0x2a4>
 8006be4:	9515      	str	r5, [sp, #84]	; 0x54
 8006be6:	2700      	movs	r7, #0
 8006be8:	e09e      	b.n	8006d28 <_strtod_l+0x2e8>
 8006bea:	2300      	movs	r3, #0
 8006bec:	e7c8      	b.n	8006b80 <_strtod_l+0x140>
 8006bee:	f1bb 0f08 	cmp.w	fp, #8
 8006bf2:	bfd8      	it	le
 8006bf4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006bf6:	f100 0001 	add.w	r0, r0, #1
 8006bfa:	bfda      	itte	le
 8006bfc:	fb02 3301 	mlale	r3, r2, r1, r3
 8006c00:	9309      	strle	r3, [sp, #36]	; 0x24
 8006c02:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8006c06:	f10b 0b01 	add.w	fp, fp, #1
 8006c0a:	9015      	str	r0, [sp, #84]	; 0x54
 8006c0c:	e7c1      	b.n	8006b92 <_strtod_l+0x152>
 8006c0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006c10:	1c5a      	adds	r2, r3, #1
 8006c12:	9215      	str	r2, [sp, #84]	; 0x54
 8006c14:	785a      	ldrb	r2, [r3, #1]
 8006c16:	f1bb 0f00 	cmp.w	fp, #0
 8006c1a:	d037      	beq.n	8006c8c <_strtod_l+0x24c>
 8006c1c:	9005      	str	r0, [sp, #20]
 8006c1e:	465e      	mov	r6, fp
 8006c20:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006c24:	2b09      	cmp	r3, #9
 8006c26:	d912      	bls.n	8006c4e <_strtod_l+0x20e>
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e7c4      	b.n	8006bb6 <_strtod_l+0x176>
 8006c2c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006c2e:	1c5a      	adds	r2, r3, #1
 8006c30:	9215      	str	r2, [sp, #84]	; 0x54
 8006c32:	785a      	ldrb	r2, [r3, #1]
 8006c34:	3001      	adds	r0, #1
 8006c36:	2a30      	cmp	r2, #48	; 0x30
 8006c38:	d0f8      	beq.n	8006c2c <_strtod_l+0x1ec>
 8006c3a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006c3e:	2b08      	cmp	r3, #8
 8006c40:	f200 84c1 	bhi.w	80075c6 <_strtod_l+0xb86>
 8006c44:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006c46:	9005      	str	r0, [sp, #20]
 8006c48:	2000      	movs	r0, #0
 8006c4a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c4c:	4606      	mov	r6, r0
 8006c4e:	3a30      	subs	r2, #48	; 0x30
 8006c50:	f100 0301 	add.w	r3, r0, #1
 8006c54:	d014      	beq.n	8006c80 <_strtod_l+0x240>
 8006c56:	9905      	ldr	r1, [sp, #20]
 8006c58:	4419      	add	r1, r3
 8006c5a:	9105      	str	r1, [sp, #20]
 8006c5c:	4633      	mov	r3, r6
 8006c5e:	eb00 0c06 	add.w	ip, r0, r6
 8006c62:	210a      	movs	r1, #10
 8006c64:	4563      	cmp	r3, ip
 8006c66:	d113      	bne.n	8006c90 <_strtod_l+0x250>
 8006c68:	1833      	adds	r3, r6, r0
 8006c6a:	2b08      	cmp	r3, #8
 8006c6c:	f106 0601 	add.w	r6, r6, #1
 8006c70:	4406      	add	r6, r0
 8006c72:	dc1a      	bgt.n	8006caa <_strtod_l+0x26a>
 8006c74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c76:	230a      	movs	r3, #10
 8006c78:	fb03 2301 	mla	r3, r3, r1, r2
 8006c7c:	9309      	str	r3, [sp, #36]	; 0x24
 8006c7e:	2300      	movs	r3, #0
 8006c80:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006c82:	1c51      	adds	r1, r2, #1
 8006c84:	9115      	str	r1, [sp, #84]	; 0x54
 8006c86:	7852      	ldrb	r2, [r2, #1]
 8006c88:	4618      	mov	r0, r3
 8006c8a:	e7c9      	b.n	8006c20 <_strtod_l+0x1e0>
 8006c8c:	4658      	mov	r0, fp
 8006c8e:	e7d2      	b.n	8006c36 <_strtod_l+0x1f6>
 8006c90:	2b08      	cmp	r3, #8
 8006c92:	f103 0301 	add.w	r3, r3, #1
 8006c96:	dc03      	bgt.n	8006ca0 <_strtod_l+0x260>
 8006c98:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006c9a:	434f      	muls	r7, r1
 8006c9c:	9709      	str	r7, [sp, #36]	; 0x24
 8006c9e:	e7e1      	b.n	8006c64 <_strtod_l+0x224>
 8006ca0:	2b10      	cmp	r3, #16
 8006ca2:	bfd8      	it	le
 8006ca4:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006ca8:	e7dc      	b.n	8006c64 <_strtod_l+0x224>
 8006caa:	2e10      	cmp	r6, #16
 8006cac:	bfdc      	itt	le
 8006cae:	230a      	movle	r3, #10
 8006cb0:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8006cb4:	e7e3      	b.n	8006c7e <_strtod_l+0x23e>
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	9305      	str	r3, [sp, #20]
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e780      	b.n	8006bc0 <_strtod_l+0x180>
 8006cbe:	f04f 0c00 	mov.w	ip, #0
 8006cc2:	1caa      	adds	r2, r5, #2
 8006cc4:	9215      	str	r2, [sp, #84]	; 0x54
 8006cc6:	78aa      	ldrb	r2, [r5, #2]
 8006cc8:	e788      	b.n	8006bdc <_strtod_l+0x19c>
 8006cca:	f04f 0c01 	mov.w	ip, #1
 8006cce:	e7f8      	b.n	8006cc2 <_strtod_l+0x282>
 8006cd0:	0800b850 	.word	0x0800b850
 8006cd4:	0800b84c 	.word	0x0800b84c
 8006cd8:	7ff00000 	.word	0x7ff00000
 8006cdc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006cde:	1c51      	adds	r1, r2, #1
 8006ce0:	9115      	str	r1, [sp, #84]	; 0x54
 8006ce2:	7852      	ldrb	r2, [r2, #1]
 8006ce4:	2a30      	cmp	r2, #48	; 0x30
 8006ce6:	d0f9      	beq.n	8006cdc <_strtod_l+0x29c>
 8006ce8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006cec:	2908      	cmp	r1, #8
 8006cee:	f63f af7a 	bhi.w	8006be6 <_strtod_l+0x1a6>
 8006cf2:	3a30      	subs	r2, #48	; 0x30
 8006cf4:	9208      	str	r2, [sp, #32]
 8006cf6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006cf8:	920c      	str	r2, [sp, #48]	; 0x30
 8006cfa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006cfc:	1c57      	adds	r7, r2, #1
 8006cfe:	9715      	str	r7, [sp, #84]	; 0x54
 8006d00:	7852      	ldrb	r2, [r2, #1]
 8006d02:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006d06:	f1be 0f09 	cmp.w	lr, #9
 8006d0a:	d938      	bls.n	8006d7e <_strtod_l+0x33e>
 8006d0c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006d0e:	1a7f      	subs	r7, r7, r1
 8006d10:	2f08      	cmp	r7, #8
 8006d12:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006d16:	dc03      	bgt.n	8006d20 <_strtod_l+0x2e0>
 8006d18:	9908      	ldr	r1, [sp, #32]
 8006d1a:	428f      	cmp	r7, r1
 8006d1c:	bfa8      	it	ge
 8006d1e:	460f      	movge	r7, r1
 8006d20:	f1bc 0f00 	cmp.w	ip, #0
 8006d24:	d000      	beq.n	8006d28 <_strtod_l+0x2e8>
 8006d26:	427f      	negs	r7, r7
 8006d28:	2e00      	cmp	r6, #0
 8006d2a:	d14f      	bne.n	8006dcc <_strtod_l+0x38c>
 8006d2c:	9904      	ldr	r1, [sp, #16]
 8006d2e:	4301      	orrs	r1, r0
 8006d30:	f47f aec1 	bne.w	8006ab6 <_strtod_l+0x76>
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	f47f aedb 	bne.w	8006af0 <_strtod_l+0xb0>
 8006d3a:	2a69      	cmp	r2, #105	; 0x69
 8006d3c:	d029      	beq.n	8006d92 <_strtod_l+0x352>
 8006d3e:	dc26      	bgt.n	8006d8e <_strtod_l+0x34e>
 8006d40:	2a49      	cmp	r2, #73	; 0x49
 8006d42:	d026      	beq.n	8006d92 <_strtod_l+0x352>
 8006d44:	2a4e      	cmp	r2, #78	; 0x4e
 8006d46:	f47f aed3 	bne.w	8006af0 <_strtod_l+0xb0>
 8006d4a:	499b      	ldr	r1, [pc, #620]	; (8006fb8 <_strtod_l+0x578>)
 8006d4c:	a815      	add	r0, sp, #84	; 0x54
 8006d4e:	f003 f83d 	bl	8009dcc <__match>
 8006d52:	2800      	cmp	r0, #0
 8006d54:	f43f aecc 	beq.w	8006af0 <_strtod_l+0xb0>
 8006d58:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	2b28      	cmp	r3, #40	; 0x28
 8006d5e:	d12f      	bne.n	8006dc0 <_strtod_l+0x380>
 8006d60:	4996      	ldr	r1, [pc, #600]	; (8006fbc <_strtod_l+0x57c>)
 8006d62:	aa18      	add	r2, sp, #96	; 0x60
 8006d64:	a815      	add	r0, sp, #84	; 0x54
 8006d66:	f003 f845 	bl	8009df4 <__hexnan>
 8006d6a:	2805      	cmp	r0, #5
 8006d6c:	d128      	bne.n	8006dc0 <_strtod_l+0x380>
 8006d6e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006d70:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006d74:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006d78:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006d7c:	e69b      	b.n	8006ab6 <_strtod_l+0x76>
 8006d7e:	9f08      	ldr	r7, [sp, #32]
 8006d80:	210a      	movs	r1, #10
 8006d82:	fb01 2107 	mla	r1, r1, r7, r2
 8006d86:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8006d8a:	9208      	str	r2, [sp, #32]
 8006d8c:	e7b5      	b.n	8006cfa <_strtod_l+0x2ba>
 8006d8e:	2a6e      	cmp	r2, #110	; 0x6e
 8006d90:	e7d9      	b.n	8006d46 <_strtod_l+0x306>
 8006d92:	498b      	ldr	r1, [pc, #556]	; (8006fc0 <_strtod_l+0x580>)
 8006d94:	a815      	add	r0, sp, #84	; 0x54
 8006d96:	f003 f819 	bl	8009dcc <__match>
 8006d9a:	2800      	cmp	r0, #0
 8006d9c:	f43f aea8 	beq.w	8006af0 <_strtod_l+0xb0>
 8006da0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006da2:	4988      	ldr	r1, [pc, #544]	; (8006fc4 <_strtod_l+0x584>)
 8006da4:	3b01      	subs	r3, #1
 8006da6:	a815      	add	r0, sp, #84	; 0x54
 8006da8:	9315      	str	r3, [sp, #84]	; 0x54
 8006daa:	f003 f80f 	bl	8009dcc <__match>
 8006dae:	b910      	cbnz	r0, 8006db6 <_strtod_l+0x376>
 8006db0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006db2:	3301      	adds	r3, #1
 8006db4:	9315      	str	r3, [sp, #84]	; 0x54
 8006db6:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8006fd4 <_strtod_l+0x594>
 8006dba:	f04f 0800 	mov.w	r8, #0
 8006dbe:	e67a      	b.n	8006ab6 <_strtod_l+0x76>
 8006dc0:	4881      	ldr	r0, [pc, #516]	; (8006fc8 <_strtod_l+0x588>)
 8006dc2:	f001 fe69 	bl	8008a98 <nan>
 8006dc6:	ec59 8b10 	vmov	r8, r9, d0
 8006dca:	e674      	b.n	8006ab6 <_strtod_l+0x76>
 8006dcc:	9b05      	ldr	r3, [sp, #20]
 8006dce:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006dd0:	1afb      	subs	r3, r7, r3
 8006dd2:	f1bb 0f00 	cmp.w	fp, #0
 8006dd6:	bf08      	it	eq
 8006dd8:	46b3      	moveq	fp, r6
 8006dda:	2e10      	cmp	r6, #16
 8006ddc:	9308      	str	r3, [sp, #32]
 8006dde:	4635      	mov	r5, r6
 8006de0:	bfa8      	it	ge
 8006de2:	2510      	movge	r5, #16
 8006de4:	f7f9 fba6 	bl	8000534 <__aeabi_ui2d>
 8006de8:	2e09      	cmp	r6, #9
 8006dea:	4680      	mov	r8, r0
 8006dec:	4689      	mov	r9, r1
 8006dee:	dd13      	ble.n	8006e18 <_strtod_l+0x3d8>
 8006df0:	4b76      	ldr	r3, [pc, #472]	; (8006fcc <_strtod_l+0x58c>)
 8006df2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006df6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006dfa:	f7f9 fc15 	bl	8000628 <__aeabi_dmul>
 8006dfe:	4680      	mov	r8, r0
 8006e00:	4650      	mov	r0, sl
 8006e02:	4689      	mov	r9, r1
 8006e04:	f7f9 fb96 	bl	8000534 <__aeabi_ui2d>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	460b      	mov	r3, r1
 8006e0c:	4640      	mov	r0, r8
 8006e0e:	4649      	mov	r1, r9
 8006e10:	f7f9 fa54 	bl	80002bc <__adddf3>
 8006e14:	4680      	mov	r8, r0
 8006e16:	4689      	mov	r9, r1
 8006e18:	2e0f      	cmp	r6, #15
 8006e1a:	dc38      	bgt.n	8006e8e <_strtod_l+0x44e>
 8006e1c:	9b08      	ldr	r3, [sp, #32]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	f43f ae49 	beq.w	8006ab6 <_strtod_l+0x76>
 8006e24:	dd24      	ble.n	8006e70 <_strtod_l+0x430>
 8006e26:	2b16      	cmp	r3, #22
 8006e28:	dc0b      	bgt.n	8006e42 <_strtod_l+0x402>
 8006e2a:	4968      	ldr	r1, [pc, #416]	; (8006fcc <_strtod_l+0x58c>)
 8006e2c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006e30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e34:	4642      	mov	r2, r8
 8006e36:	464b      	mov	r3, r9
 8006e38:	f7f9 fbf6 	bl	8000628 <__aeabi_dmul>
 8006e3c:	4680      	mov	r8, r0
 8006e3e:	4689      	mov	r9, r1
 8006e40:	e639      	b.n	8006ab6 <_strtod_l+0x76>
 8006e42:	9a08      	ldr	r2, [sp, #32]
 8006e44:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	db20      	blt.n	8006e8e <_strtod_l+0x44e>
 8006e4c:	4c5f      	ldr	r4, [pc, #380]	; (8006fcc <_strtod_l+0x58c>)
 8006e4e:	f1c6 060f 	rsb	r6, r6, #15
 8006e52:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8006e56:	4642      	mov	r2, r8
 8006e58:	464b      	mov	r3, r9
 8006e5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e5e:	f7f9 fbe3 	bl	8000628 <__aeabi_dmul>
 8006e62:	9b08      	ldr	r3, [sp, #32]
 8006e64:	1b9e      	subs	r6, r3, r6
 8006e66:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8006e6a:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006e6e:	e7e3      	b.n	8006e38 <_strtod_l+0x3f8>
 8006e70:	9b08      	ldr	r3, [sp, #32]
 8006e72:	3316      	adds	r3, #22
 8006e74:	db0b      	blt.n	8006e8e <_strtod_l+0x44e>
 8006e76:	9b05      	ldr	r3, [sp, #20]
 8006e78:	1bdf      	subs	r7, r3, r7
 8006e7a:	4b54      	ldr	r3, [pc, #336]	; (8006fcc <_strtod_l+0x58c>)
 8006e7c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006e80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e84:	4640      	mov	r0, r8
 8006e86:	4649      	mov	r1, r9
 8006e88:	f7f9 fcf8 	bl	800087c <__aeabi_ddiv>
 8006e8c:	e7d6      	b.n	8006e3c <_strtod_l+0x3fc>
 8006e8e:	9b08      	ldr	r3, [sp, #32]
 8006e90:	1b75      	subs	r5, r6, r5
 8006e92:	441d      	add	r5, r3
 8006e94:	2d00      	cmp	r5, #0
 8006e96:	dd70      	ble.n	8006f7a <_strtod_l+0x53a>
 8006e98:	f015 030f 	ands.w	r3, r5, #15
 8006e9c:	d00a      	beq.n	8006eb4 <_strtod_l+0x474>
 8006e9e:	494b      	ldr	r1, [pc, #300]	; (8006fcc <_strtod_l+0x58c>)
 8006ea0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006ea4:	4642      	mov	r2, r8
 8006ea6:	464b      	mov	r3, r9
 8006ea8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006eac:	f7f9 fbbc 	bl	8000628 <__aeabi_dmul>
 8006eb0:	4680      	mov	r8, r0
 8006eb2:	4689      	mov	r9, r1
 8006eb4:	f035 050f 	bics.w	r5, r5, #15
 8006eb8:	d04d      	beq.n	8006f56 <_strtod_l+0x516>
 8006eba:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8006ebe:	dd22      	ble.n	8006f06 <_strtod_l+0x4c6>
 8006ec0:	2500      	movs	r5, #0
 8006ec2:	46ab      	mov	fp, r5
 8006ec4:	9509      	str	r5, [sp, #36]	; 0x24
 8006ec6:	9505      	str	r5, [sp, #20]
 8006ec8:	2322      	movs	r3, #34	; 0x22
 8006eca:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8006fd4 <_strtod_l+0x594>
 8006ece:	6023      	str	r3, [r4, #0]
 8006ed0:	f04f 0800 	mov.w	r8, #0
 8006ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	f43f aded 	beq.w	8006ab6 <_strtod_l+0x76>
 8006edc:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006ede:	4620      	mov	r0, r4
 8006ee0:	f003 f92a 	bl	800a138 <_Bfree>
 8006ee4:	9905      	ldr	r1, [sp, #20]
 8006ee6:	4620      	mov	r0, r4
 8006ee8:	f003 f926 	bl	800a138 <_Bfree>
 8006eec:	4659      	mov	r1, fp
 8006eee:	4620      	mov	r0, r4
 8006ef0:	f003 f922 	bl	800a138 <_Bfree>
 8006ef4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ef6:	4620      	mov	r0, r4
 8006ef8:	f003 f91e 	bl	800a138 <_Bfree>
 8006efc:	4629      	mov	r1, r5
 8006efe:	4620      	mov	r0, r4
 8006f00:	f003 f91a 	bl	800a138 <_Bfree>
 8006f04:	e5d7      	b.n	8006ab6 <_strtod_l+0x76>
 8006f06:	4b32      	ldr	r3, [pc, #200]	; (8006fd0 <_strtod_l+0x590>)
 8006f08:	9304      	str	r3, [sp, #16]
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	112d      	asrs	r5, r5, #4
 8006f0e:	4640      	mov	r0, r8
 8006f10:	4649      	mov	r1, r9
 8006f12:	469a      	mov	sl, r3
 8006f14:	2d01      	cmp	r5, #1
 8006f16:	dc21      	bgt.n	8006f5c <_strtod_l+0x51c>
 8006f18:	b10b      	cbz	r3, 8006f1e <_strtod_l+0x4de>
 8006f1a:	4680      	mov	r8, r0
 8006f1c:	4689      	mov	r9, r1
 8006f1e:	492c      	ldr	r1, [pc, #176]	; (8006fd0 <_strtod_l+0x590>)
 8006f20:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006f24:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006f28:	4642      	mov	r2, r8
 8006f2a:	464b      	mov	r3, r9
 8006f2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f30:	f7f9 fb7a 	bl	8000628 <__aeabi_dmul>
 8006f34:	4b27      	ldr	r3, [pc, #156]	; (8006fd4 <_strtod_l+0x594>)
 8006f36:	460a      	mov	r2, r1
 8006f38:	400b      	ands	r3, r1
 8006f3a:	4927      	ldr	r1, [pc, #156]	; (8006fd8 <_strtod_l+0x598>)
 8006f3c:	428b      	cmp	r3, r1
 8006f3e:	4680      	mov	r8, r0
 8006f40:	d8be      	bhi.n	8006ec0 <_strtod_l+0x480>
 8006f42:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006f46:	428b      	cmp	r3, r1
 8006f48:	bf86      	itte	hi
 8006f4a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8006fdc <_strtod_l+0x59c>
 8006f4e:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 8006f52:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8006f56:	2300      	movs	r3, #0
 8006f58:	9304      	str	r3, [sp, #16]
 8006f5a:	e07b      	b.n	8007054 <_strtod_l+0x614>
 8006f5c:	07ea      	lsls	r2, r5, #31
 8006f5e:	d505      	bpl.n	8006f6c <_strtod_l+0x52c>
 8006f60:	9b04      	ldr	r3, [sp, #16]
 8006f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f66:	f7f9 fb5f 	bl	8000628 <__aeabi_dmul>
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	9a04      	ldr	r2, [sp, #16]
 8006f6e:	3208      	adds	r2, #8
 8006f70:	f10a 0a01 	add.w	sl, sl, #1
 8006f74:	106d      	asrs	r5, r5, #1
 8006f76:	9204      	str	r2, [sp, #16]
 8006f78:	e7cc      	b.n	8006f14 <_strtod_l+0x4d4>
 8006f7a:	d0ec      	beq.n	8006f56 <_strtod_l+0x516>
 8006f7c:	426d      	negs	r5, r5
 8006f7e:	f015 020f 	ands.w	r2, r5, #15
 8006f82:	d00a      	beq.n	8006f9a <_strtod_l+0x55a>
 8006f84:	4b11      	ldr	r3, [pc, #68]	; (8006fcc <_strtod_l+0x58c>)
 8006f86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f8a:	4640      	mov	r0, r8
 8006f8c:	4649      	mov	r1, r9
 8006f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f92:	f7f9 fc73 	bl	800087c <__aeabi_ddiv>
 8006f96:	4680      	mov	r8, r0
 8006f98:	4689      	mov	r9, r1
 8006f9a:	112d      	asrs	r5, r5, #4
 8006f9c:	d0db      	beq.n	8006f56 <_strtod_l+0x516>
 8006f9e:	2d1f      	cmp	r5, #31
 8006fa0:	dd1e      	ble.n	8006fe0 <_strtod_l+0x5a0>
 8006fa2:	2500      	movs	r5, #0
 8006fa4:	46ab      	mov	fp, r5
 8006fa6:	9509      	str	r5, [sp, #36]	; 0x24
 8006fa8:	9505      	str	r5, [sp, #20]
 8006faa:	2322      	movs	r3, #34	; 0x22
 8006fac:	f04f 0800 	mov.w	r8, #0
 8006fb0:	f04f 0900 	mov.w	r9, #0
 8006fb4:	6023      	str	r3, [r4, #0]
 8006fb6:	e78d      	b.n	8006ed4 <_strtod_l+0x494>
 8006fb8:	0800b9ae 	.word	0x0800b9ae
 8006fbc:	0800b864 	.word	0x0800b864
 8006fc0:	0800b9a6 	.word	0x0800b9a6
 8006fc4:	0800ba92 	.word	0x0800ba92
 8006fc8:	0800ba8e 	.word	0x0800ba8e
 8006fcc:	0800bbe8 	.word	0x0800bbe8
 8006fd0:	0800bbc0 	.word	0x0800bbc0
 8006fd4:	7ff00000 	.word	0x7ff00000
 8006fd8:	7ca00000 	.word	0x7ca00000
 8006fdc:	7fefffff 	.word	0x7fefffff
 8006fe0:	f015 0310 	ands.w	r3, r5, #16
 8006fe4:	bf18      	it	ne
 8006fe6:	236a      	movne	r3, #106	; 0x6a
 8006fe8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800738c <_strtod_l+0x94c>
 8006fec:	9304      	str	r3, [sp, #16]
 8006fee:	4640      	mov	r0, r8
 8006ff0:	4649      	mov	r1, r9
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	07ea      	lsls	r2, r5, #31
 8006ff6:	d504      	bpl.n	8007002 <_strtod_l+0x5c2>
 8006ff8:	e9da 2300 	ldrd	r2, r3, [sl]
 8006ffc:	f7f9 fb14 	bl	8000628 <__aeabi_dmul>
 8007000:	2301      	movs	r3, #1
 8007002:	106d      	asrs	r5, r5, #1
 8007004:	f10a 0a08 	add.w	sl, sl, #8
 8007008:	d1f4      	bne.n	8006ff4 <_strtod_l+0x5b4>
 800700a:	b10b      	cbz	r3, 8007010 <_strtod_l+0x5d0>
 800700c:	4680      	mov	r8, r0
 800700e:	4689      	mov	r9, r1
 8007010:	9b04      	ldr	r3, [sp, #16]
 8007012:	b1bb      	cbz	r3, 8007044 <_strtod_l+0x604>
 8007014:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007018:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800701c:	2b00      	cmp	r3, #0
 800701e:	4649      	mov	r1, r9
 8007020:	dd10      	ble.n	8007044 <_strtod_l+0x604>
 8007022:	2b1f      	cmp	r3, #31
 8007024:	f340 811e 	ble.w	8007264 <_strtod_l+0x824>
 8007028:	2b34      	cmp	r3, #52	; 0x34
 800702a:	bfde      	ittt	le
 800702c:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8007030:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007034:	4093      	lslle	r3, r2
 8007036:	f04f 0800 	mov.w	r8, #0
 800703a:	bfcc      	ite	gt
 800703c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007040:	ea03 0901 	andle.w	r9, r3, r1
 8007044:	2200      	movs	r2, #0
 8007046:	2300      	movs	r3, #0
 8007048:	4640      	mov	r0, r8
 800704a:	4649      	mov	r1, r9
 800704c:	f7f9 fd54 	bl	8000af8 <__aeabi_dcmpeq>
 8007050:	2800      	cmp	r0, #0
 8007052:	d1a6      	bne.n	8006fa2 <_strtod_l+0x562>
 8007054:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007056:	9300      	str	r3, [sp, #0]
 8007058:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800705a:	4633      	mov	r3, r6
 800705c:	465a      	mov	r2, fp
 800705e:	4620      	mov	r0, r4
 8007060:	f003 f8d2 	bl	800a208 <__s2b>
 8007064:	9009      	str	r0, [sp, #36]	; 0x24
 8007066:	2800      	cmp	r0, #0
 8007068:	f43f af2a 	beq.w	8006ec0 <_strtod_l+0x480>
 800706c:	9a08      	ldr	r2, [sp, #32]
 800706e:	9b05      	ldr	r3, [sp, #20]
 8007070:	2a00      	cmp	r2, #0
 8007072:	eba3 0307 	sub.w	r3, r3, r7
 8007076:	bfa8      	it	ge
 8007078:	2300      	movge	r3, #0
 800707a:	930c      	str	r3, [sp, #48]	; 0x30
 800707c:	2500      	movs	r5, #0
 800707e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007082:	9312      	str	r3, [sp, #72]	; 0x48
 8007084:	46ab      	mov	fp, r5
 8007086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007088:	4620      	mov	r0, r4
 800708a:	6859      	ldr	r1, [r3, #4]
 800708c:	f003 f814 	bl	800a0b8 <_Balloc>
 8007090:	9005      	str	r0, [sp, #20]
 8007092:	2800      	cmp	r0, #0
 8007094:	f43f af18 	beq.w	8006ec8 <_strtod_l+0x488>
 8007098:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800709a:	691a      	ldr	r2, [r3, #16]
 800709c:	3202      	adds	r2, #2
 800709e:	f103 010c 	add.w	r1, r3, #12
 80070a2:	0092      	lsls	r2, r2, #2
 80070a4:	300c      	adds	r0, #12
 80070a6:	f001 fce6 	bl	8008a76 <memcpy>
 80070aa:	ec49 8b10 	vmov	d0, r8, r9
 80070ae:	aa18      	add	r2, sp, #96	; 0x60
 80070b0:	a917      	add	r1, sp, #92	; 0x5c
 80070b2:	4620      	mov	r0, r4
 80070b4:	f003 fbdc 	bl	800a870 <__d2b>
 80070b8:	ec49 8b18 	vmov	d8, r8, r9
 80070bc:	9016      	str	r0, [sp, #88]	; 0x58
 80070be:	2800      	cmp	r0, #0
 80070c0:	f43f af02 	beq.w	8006ec8 <_strtod_l+0x488>
 80070c4:	2101      	movs	r1, #1
 80070c6:	4620      	mov	r0, r4
 80070c8:	f003 f936 	bl	800a338 <__i2b>
 80070cc:	4683      	mov	fp, r0
 80070ce:	2800      	cmp	r0, #0
 80070d0:	f43f aefa 	beq.w	8006ec8 <_strtod_l+0x488>
 80070d4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80070d6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80070d8:	2e00      	cmp	r6, #0
 80070da:	bfab      	itete	ge
 80070dc:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80070de:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80070e0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80070e2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80070e6:	bfac      	ite	ge
 80070e8:	eb06 0a03 	addge.w	sl, r6, r3
 80070ec:	1b9f      	sublt	r7, r3, r6
 80070ee:	9b04      	ldr	r3, [sp, #16]
 80070f0:	1af6      	subs	r6, r6, r3
 80070f2:	4416      	add	r6, r2
 80070f4:	4ba0      	ldr	r3, [pc, #640]	; (8007378 <_strtod_l+0x938>)
 80070f6:	3e01      	subs	r6, #1
 80070f8:	429e      	cmp	r6, r3
 80070fa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80070fe:	f280 80c4 	bge.w	800728a <_strtod_l+0x84a>
 8007102:	1b9b      	subs	r3, r3, r6
 8007104:	2b1f      	cmp	r3, #31
 8007106:	eba2 0203 	sub.w	r2, r2, r3
 800710a:	f04f 0101 	mov.w	r1, #1
 800710e:	f300 80b0 	bgt.w	8007272 <_strtod_l+0x832>
 8007112:	fa01 f303 	lsl.w	r3, r1, r3
 8007116:	930e      	str	r3, [sp, #56]	; 0x38
 8007118:	2300      	movs	r3, #0
 800711a:	930d      	str	r3, [sp, #52]	; 0x34
 800711c:	eb0a 0602 	add.w	r6, sl, r2
 8007120:	9b04      	ldr	r3, [sp, #16]
 8007122:	45b2      	cmp	sl, r6
 8007124:	4417      	add	r7, r2
 8007126:	441f      	add	r7, r3
 8007128:	4653      	mov	r3, sl
 800712a:	bfa8      	it	ge
 800712c:	4633      	movge	r3, r6
 800712e:	42bb      	cmp	r3, r7
 8007130:	bfa8      	it	ge
 8007132:	463b      	movge	r3, r7
 8007134:	2b00      	cmp	r3, #0
 8007136:	bfc2      	ittt	gt
 8007138:	1af6      	subgt	r6, r6, r3
 800713a:	1aff      	subgt	r7, r7, r3
 800713c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007140:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007142:	2b00      	cmp	r3, #0
 8007144:	dd17      	ble.n	8007176 <_strtod_l+0x736>
 8007146:	4659      	mov	r1, fp
 8007148:	461a      	mov	r2, r3
 800714a:	4620      	mov	r0, r4
 800714c:	f003 f9b4 	bl	800a4b8 <__pow5mult>
 8007150:	4683      	mov	fp, r0
 8007152:	2800      	cmp	r0, #0
 8007154:	f43f aeb8 	beq.w	8006ec8 <_strtod_l+0x488>
 8007158:	4601      	mov	r1, r0
 800715a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800715c:	4620      	mov	r0, r4
 800715e:	f003 f901 	bl	800a364 <__multiply>
 8007162:	900b      	str	r0, [sp, #44]	; 0x2c
 8007164:	2800      	cmp	r0, #0
 8007166:	f43f aeaf 	beq.w	8006ec8 <_strtod_l+0x488>
 800716a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800716c:	4620      	mov	r0, r4
 800716e:	f002 ffe3 	bl	800a138 <_Bfree>
 8007172:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007174:	9316      	str	r3, [sp, #88]	; 0x58
 8007176:	2e00      	cmp	r6, #0
 8007178:	f300 808c 	bgt.w	8007294 <_strtod_l+0x854>
 800717c:	9b08      	ldr	r3, [sp, #32]
 800717e:	2b00      	cmp	r3, #0
 8007180:	dd08      	ble.n	8007194 <_strtod_l+0x754>
 8007182:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007184:	9905      	ldr	r1, [sp, #20]
 8007186:	4620      	mov	r0, r4
 8007188:	f003 f996 	bl	800a4b8 <__pow5mult>
 800718c:	9005      	str	r0, [sp, #20]
 800718e:	2800      	cmp	r0, #0
 8007190:	f43f ae9a 	beq.w	8006ec8 <_strtod_l+0x488>
 8007194:	2f00      	cmp	r7, #0
 8007196:	dd08      	ble.n	80071aa <_strtod_l+0x76a>
 8007198:	9905      	ldr	r1, [sp, #20]
 800719a:	463a      	mov	r2, r7
 800719c:	4620      	mov	r0, r4
 800719e:	f003 f9e5 	bl	800a56c <__lshift>
 80071a2:	9005      	str	r0, [sp, #20]
 80071a4:	2800      	cmp	r0, #0
 80071a6:	f43f ae8f 	beq.w	8006ec8 <_strtod_l+0x488>
 80071aa:	f1ba 0f00 	cmp.w	sl, #0
 80071ae:	dd08      	ble.n	80071c2 <_strtod_l+0x782>
 80071b0:	4659      	mov	r1, fp
 80071b2:	4652      	mov	r2, sl
 80071b4:	4620      	mov	r0, r4
 80071b6:	f003 f9d9 	bl	800a56c <__lshift>
 80071ba:	4683      	mov	fp, r0
 80071bc:	2800      	cmp	r0, #0
 80071be:	f43f ae83 	beq.w	8006ec8 <_strtod_l+0x488>
 80071c2:	9a05      	ldr	r2, [sp, #20]
 80071c4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80071c6:	4620      	mov	r0, r4
 80071c8:	f003 fa58 	bl	800a67c <__mdiff>
 80071cc:	4605      	mov	r5, r0
 80071ce:	2800      	cmp	r0, #0
 80071d0:	f43f ae7a 	beq.w	8006ec8 <_strtod_l+0x488>
 80071d4:	68c3      	ldr	r3, [r0, #12]
 80071d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80071d8:	2300      	movs	r3, #0
 80071da:	60c3      	str	r3, [r0, #12]
 80071dc:	4659      	mov	r1, fp
 80071de:	f003 fa31 	bl	800a644 <__mcmp>
 80071e2:	2800      	cmp	r0, #0
 80071e4:	da60      	bge.n	80072a8 <_strtod_l+0x868>
 80071e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071e8:	ea53 0308 	orrs.w	r3, r3, r8
 80071ec:	f040 8084 	bne.w	80072f8 <_strtod_l+0x8b8>
 80071f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d17f      	bne.n	80072f8 <_strtod_l+0x8b8>
 80071f8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80071fc:	0d1b      	lsrs	r3, r3, #20
 80071fe:	051b      	lsls	r3, r3, #20
 8007200:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007204:	d978      	bls.n	80072f8 <_strtod_l+0x8b8>
 8007206:	696b      	ldr	r3, [r5, #20]
 8007208:	b913      	cbnz	r3, 8007210 <_strtod_l+0x7d0>
 800720a:	692b      	ldr	r3, [r5, #16]
 800720c:	2b01      	cmp	r3, #1
 800720e:	dd73      	ble.n	80072f8 <_strtod_l+0x8b8>
 8007210:	4629      	mov	r1, r5
 8007212:	2201      	movs	r2, #1
 8007214:	4620      	mov	r0, r4
 8007216:	f003 f9a9 	bl	800a56c <__lshift>
 800721a:	4659      	mov	r1, fp
 800721c:	4605      	mov	r5, r0
 800721e:	f003 fa11 	bl	800a644 <__mcmp>
 8007222:	2800      	cmp	r0, #0
 8007224:	dd68      	ble.n	80072f8 <_strtod_l+0x8b8>
 8007226:	9904      	ldr	r1, [sp, #16]
 8007228:	4a54      	ldr	r2, [pc, #336]	; (800737c <_strtod_l+0x93c>)
 800722a:	464b      	mov	r3, r9
 800722c:	2900      	cmp	r1, #0
 800722e:	f000 8084 	beq.w	800733a <_strtod_l+0x8fa>
 8007232:	ea02 0109 	and.w	r1, r2, r9
 8007236:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800723a:	dc7e      	bgt.n	800733a <_strtod_l+0x8fa>
 800723c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007240:	f77f aeb3 	ble.w	8006faa <_strtod_l+0x56a>
 8007244:	4b4e      	ldr	r3, [pc, #312]	; (8007380 <_strtod_l+0x940>)
 8007246:	4640      	mov	r0, r8
 8007248:	4649      	mov	r1, r9
 800724a:	2200      	movs	r2, #0
 800724c:	f7f9 f9ec 	bl	8000628 <__aeabi_dmul>
 8007250:	4b4a      	ldr	r3, [pc, #296]	; (800737c <_strtod_l+0x93c>)
 8007252:	400b      	ands	r3, r1
 8007254:	4680      	mov	r8, r0
 8007256:	4689      	mov	r9, r1
 8007258:	2b00      	cmp	r3, #0
 800725a:	f47f ae3f 	bne.w	8006edc <_strtod_l+0x49c>
 800725e:	2322      	movs	r3, #34	; 0x22
 8007260:	6023      	str	r3, [r4, #0]
 8007262:	e63b      	b.n	8006edc <_strtod_l+0x49c>
 8007264:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007268:	fa02 f303 	lsl.w	r3, r2, r3
 800726c:	ea03 0808 	and.w	r8, r3, r8
 8007270:	e6e8      	b.n	8007044 <_strtod_l+0x604>
 8007272:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007276:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800727a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800727e:	36e2      	adds	r6, #226	; 0xe2
 8007280:	fa01 f306 	lsl.w	r3, r1, r6
 8007284:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8007288:	e748      	b.n	800711c <_strtod_l+0x6dc>
 800728a:	2100      	movs	r1, #0
 800728c:	2301      	movs	r3, #1
 800728e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8007292:	e743      	b.n	800711c <_strtod_l+0x6dc>
 8007294:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007296:	4632      	mov	r2, r6
 8007298:	4620      	mov	r0, r4
 800729a:	f003 f967 	bl	800a56c <__lshift>
 800729e:	9016      	str	r0, [sp, #88]	; 0x58
 80072a0:	2800      	cmp	r0, #0
 80072a2:	f47f af6b 	bne.w	800717c <_strtod_l+0x73c>
 80072a6:	e60f      	b.n	8006ec8 <_strtod_l+0x488>
 80072a8:	46ca      	mov	sl, r9
 80072aa:	d171      	bne.n	8007390 <_strtod_l+0x950>
 80072ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80072ae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80072b2:	b352      	cbz	r2, 800730a <_strtod_l+0x8ca>
 80072b4:	4a33      	ldr	r2, [pc, #204]	; (8007384 <_strtod_l+0x944>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d12a      	bne.n	8007310 <_strtod_l+0x8d0>
 80072ba:	9b04      	ldr	r3, [sp, #16]
 80072bc:	4641      	mov	r1, r8
 80072be:	b1fb      	cbz	r3, 8007300 <_strtod_l+0x8c0>
 80072c0:	4b2e      	ldr	r3, [pc, #184]	; (800737c <_strtod_l+0x93c>)
 80072c2:	ea09 0303 	and.w	r3, r9, r3
 80072c6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80072ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80072ce:	d81a      	bhi.n	8007306 <_strtod_l+0x8c6>
 80072d0:	0d1b      	lsrs	r3, r3, #20
 80072d2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80072d6:	fa02 f303 	lsl.w	r3, r2, r3
 80072da:	4299      	cmp	r1, r3
 80072dc:	d118      	bne.n	8007310 <_strtod_l+0x8d0>
 80072de:	4b2a      	ldr	r3, [pc, #168]	; (8007388 <_strtod_l+0x948>)
 80072e0:	459a      	cmp	sl, r3
 80072e2:	d102      	bne.n	80072ea <_strtod_l+0x8aa>
 80072e4:	3101      	adds	r1, #1
 80072e6:	f43f adef 	beq.w	8006ec8 <_strtod_l+0x488>
 80072ea:	4b24      	ldr	r3, [pc, #144]	; (800737c <_strtod_l+0x93c>)
 80072ec:	ea0a 0303 	and.w	r3, sl, r3
 80072f0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80072f4:	f04f 0800 	mov.w	r8, #0
 80072f8:	9b04      	ldr	r3, [sp, #16]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d1a2      	bne.n	8007244 <_strtod_l+0x804>
 80072fe:	e5ed      	b.n	8006edc <_strtod_l+0x49c>
 8007300:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007304:	e7e9      	b.n	80072da <_strtod_l+0x89a>
 8007306:	4613      	mov	r3, r2
 8007308:	e7e7      	b.n	80072da <_strtod_l+0x89a>
 800730a:	ea53 0308 	orrs.w	r3, r3, r8
 800730e:	d08a      	beq.n	8007226 <_strtod_l+0x7e6>
 8007310:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007312:	b1e3      	cbz	r3, 800734e <_strtod_l+0x90e>
 8007314:	ea13 0f0a 	tst.w	r3, sl
 8007318:	d0ee      	beq.n	80072f8 <_strtod_l+0x8b8>
 800731a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800731c:	9a04      	ldr	r2, [sp, #16]
 800731e:	4640      	mov	r0, r8
 8007320:	4649      	mov	r1, r9
 8007322:	b1c3      	cbz	r3, 8007356 <_strtod_l+0x916>
 8007324:	f7ff fb6f 	bl	8006a06 <sulp>
 8007328:	4602      	mov	r2, r0
 800732a:	460b      	mov	r3, r1
 800732c:	ec51 0b18 	vmov	r0, r1, d8
 8007330:	f7f8 ffc4 	bl	80002bc <__adddf3>
 8007334:	4680      	mov	r8, r0
 8007336:	4689      	mov	r9, r1
 8007338:	e7de      	b.n	80072f8 <_strtod_l+0x8b8>
 800733a:	4013      	ands	r3, r2
 800733c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007340:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007344:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007348:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800734c:	e7d4      	b.n	80072f8 <_strtod_l+0x8b8>
 800734e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007350:	ea13 0f08 	tst.w	r3, r8
 8007354:	e7e0      	b.n	8007318 <_strtod_l+0x8d8>
 8007356:	f7ff fb56 	bl	8006a06 <sulp>
 800735a:	4602      	mov	r2, r0
 800735c:	460b      	mov	r3, r1
 800735e:	ec51 0b18 	vmov	r0, r1, d8
 8007362:	f7f8 ffa9 	bl	80002b8 <__aeabi_dsub>
 8007366:	2200      	movs	r2, #0
 8007368:	2300      	movs	r3, #0
 800736a:	4680      	mov	r8, r0
 800736c:	4689      	mov	r9, r1
 800736e:	f7f9 fbc3 	bl	8000af8 <__aeabi_dcmpeq>
 8007372:	2800      	cmp	r0, #0
 8007374:	d0c0      	beq.n	80072f8 <_strtod_l+0x8b8>
 8007376:	e618      	b.n	8006faa <_strtod_l+0x56a>
 8007378:	fffffc02 	.word	0xfffffc02
 800737c:	7ff00000 	.word	0x7ff00000
 8007380:	39500000 	.word	0x39500000
 8007384:	000fffff 	.word	0x000fffff
 8007388:	7fefffff 	.word	0x7fefffff
 800738c:	0800b878 	.word	0x0800b878
 8007390:	4659      	mov	r1, fp
 8007392:	4628      	mov	r0, r5
 8007394:	f003 fac6 	bl	800a924 <__ratio>
 8007398:	ec57 6b10 	vmov	r6, r7, d0
 800739c:	ee10 0a10 	vmov	r0, s0
 80073a0:	2200      	movs	r2, #0
 80073a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80073a6:	4639      	mov	r1, r7
 80073a8:	f7f9 fbba 	bl	8000b20 <__aeabi_dcmple>
 80073ac:	2800      	cmp	r0, #0
 80073ae:	d071      	beq.n	8007494 <_strtod_l+0xa54>
 80073b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d17c      	bne.n	80074b0 <_strtod_l+0xa70>
 80073b6:	f1b8 0f00 	cmp.w	r8, #0
 80073ba:	d15a      	bne.n	8007472 <_strtod_l+0xa32>
 80073bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d15d      	bne.n	8007480 <_strtod_l+0xa40>
 80073c4:	4b90      	ldr	r3, [pc, #576]	; (8007608 <_strtod_l+0xbc8>)
 80073c6:	2200      	movs	r2, #0
 80073c8:	4630      	mov	r0, r6
 80073ca:	4639      	mov	r1, r7
 80073cc:	f7f9 fb9e 	bl	8000b0c <__aeabi_dcmplt>
 80073d0:	2800      	cmp	r0, #0
 80073d2:	d15c      	bne.n	800748e <_strtod_l+0xa4e>
 80073d4:	4630      	mov	r0, r6
 80073d6:	4639      	mov	r1, r7
 80073d8:	4b8c      	ldr	r3, [pc, #560]	; (800760c <_strtod_l+0xbcc>)
 80073da:	2200      	movs	r2, #0
 80073dc:	f7f9 f924 	bl	8000628 <__aeabi_dmul>
 80073e0:	4606      	mov	r6, r0
 80073e2:	460f      	mov	r7, r1
 80073e4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80073e8:	9606      	str	r6, [sp, #24]
 80073ea:	9307      	str	r3, [sp, #28]
 80073ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073f0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80073f4:	4b86      	ldr	r3, [pc, #536]	; (8007610 <_strtod_l+0xbd0>)
 80073f6:	ea0a 0303 	and.w	r3, sl, r3
 80073fa:	930d      	str	r3, [sp, #52]	; 0x34
 80073fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80073fe:	4b85      	ldr	r3, [pc, #532]	; (8007614 <_strtod_l+0xbd4>)
 8007400:	429a      	cmp	r2, r3
 8007402:	f040 8090 	bne.w	8007526 <_strtod_l+0xae6>
 8007406:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800740a:	ec49 8b10 	vmov	d0, r8, r9
 800740e:	f003 f9bf 	bl	800a790 <__ulp>
 8007412:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007416:	ec51 0b10 	vmov	r0, r1, d0
 800741a:	f7f9 f905 	bl	8000628 <__aeabi_dmul>
 800741e:	4642      	mov	r2, r8
 8007420:	464b      	mov	r3, r9
 8007422:	f7f8 ff4b 	bl	80002bc <__adddf3>
 8007426:	460b      	mov	r3, r1
 8007428:	4979      	ldr	r1, [pc, #484]	; (8007610 <_strtod_l+0xbd0>)
 800742a:	4a7b      	ldr	r2, [pc, #492]	; (8007618 <_strtod_l+0xbd8>)
 800742c:	4019      	ands	r1, r3
 800742e:	4291      	cmp	r1, r2
 8007430:	4680      	mov	r8, r0
 8007432:	d944      	bls.n	80074be <_strtod_l+0xa7e>
 8007434:	ee18 2a90 	vmov	r2, s17
 8007438:	4b78      	ldr	r3, [pc, #480]	; (800761c <_strtod_l+0xbdc>)
 800743a:	429a      	cmp	r2, r3
 800743c:	d104      	bne.n	8007448 <_strtod_l+0xa08>
 800743e:	ee18 3a10 	vmov	r3, s16
 8007442:	3301      	adds	r3, #1
 8007444:	f43f ad40 	beq.w	8006ec8 <_strtod_l+0x488>
 8007448:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800761c <_strtod_l+0xbdc>
 800744c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8007450:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007452:	4620      	mov	r0, r4
 8007454:	f002 fe70 	bl	800a138 <_Bfree>
 8007458:	9905      	ldr	r1, [sp, #20]
 800745a:	4620      	mov	r0, r4
 800745c:	f002 fe6c 	bl	800a138 <_Bfree>
 8007460:	4659      	mov	r1, fp
 8007462:	4620      	mov	r0, r4
 8007464:	f002 fe68 	bl	800a138 <_Bfree>
 8007468:	4629      	mov	r1, r5
 800746a:	4620      	mov	r0, r4
 800746c:	f002 fe64 	bl	800a138 <_Bfree>
 8007470:	e609      	b.n	8007086 <_strtod_l+0x646>
 8007472:	f1b8 0f01 	cmp.w	r8, #1
 8007476:	d103      	bne.n	8007480 <_strtod_l+0xa40>
 8007478:	f1b9 0f00 	cmp.w	r9, #0
 800747c:	f43f ad95 	beq.w	8006faa <_strtod_l+0x56a>
 8007480:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80075d8 <_strtod_l+0xb98>
 8007484:	4f60      	ldr	r7, [pc, #384]	; (8007608 <_strtod_l+0xbc8>)
 8007486:	ed8d 7b06 	vstr	d7, [sp, #24]
 800748a:	2600      	movs	r6, #0
 800748c:	e7ae      	b.n	80073ec <_strtod_l+0x9ac>
 800748e:	4f5f      	ldr	r7, [pc, #380]	; (800760c <_strtod_l+0xbcc>)
 8007490:	2600      	movs	r6, #0
 8007492:	e7a7      	b.n	80073e4 <_strtod_l+0x9a4>
 8007494:	4b5d      	ldr	r3, [pc, #372]	; (800760c <_strtod_l+0xbcc>)
 8007496:	4630      	mov	r0, r6
 8007498:	4639      	mov	r1, r7
 800749a:	2200      	movs	r2, #0
 800749c:	f7f9 f8c4 	bl	8000628 <__aeabi_dmul>
 80074a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074a2:	4606      	mov	r6, r0
 80074a4:	460f      	mov	r7, r1
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d09c      	beq.n	80073e4 <_strtod_l+0x9a4>
 80074aa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80074ae:	e79d      	b.n	80073ec <_strtod_l+0x9ac>
 80074b0:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80075e0 <_strtod_l+0xba0>
 80074b4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80074b8:	ec57 6b17 	vmov	r6, r7, d7
 80074bc:	e796      	b.n	80073ec <_strtod_l+0x9ac>
 80074be:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80074c2:	9b04      	ldr	r3, [sp, #16]
 80074c4:	46ca      	mov	sl, r9
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d1c2      	bne.n	8007450 <_strtod_l+0xa10>
 80074ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80074ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80074d0:	0d1b      	lsrs	r3, r3, #20
 80074d2:	051b      	lsls	r3, r3, #20
 80074d4:	429a      	cmp	r2, r3
 80074d6:	d1bb      	bne.n	8007450 <_strtod_l+0xa10>
 80074d8:	4630      	mov	r0, r6
 80074da:	4639      	mov	r1, r7
 80074dc:	f7f9 fc04 	bl	8000ce8 <__aeabi_d2lz>
 80074e0:	f7f9 f874 	bl	80005cc <__aeabi_l2d>
 80074e4:	4602      	mov	r2, r0
 80074e6:	460b      	mov	r3, r1
 80074e8:	4630      	mov	r0, r6
 80074ea:	4639      	mov	r1, r7
 80074ec:	f7f8 fee4 	bl	80002b8 <__aeabi_dsub>
 80074f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80074f2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80074f6:	ea43 0308 	orr.w	r3, r3, r8
 80074fa:	4313      	orrs	r3, r2
 80074fc:	4606      	mov	r6, r0
 80074fe:	460f      	mov	r7, r1
 8007500:	d054      	beq.n	80075ac <_strtod_l+0xb6c>
 8007502:	a339      	add	r3, pc, #228	; (adr r3, 80075e8 <_strtod_l+0xba8>)
 8007504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007508:	f7f9 fb00 	bl	8000b0c <__aeabi_dcmplt>
 800750c:	2800      	cmp	r0, #0
 800750e:	f47f ace5 	bne.w	8006edc <_strtod_l+0x49c>
 8007512:	a337      	add	r3, pc, #220	; (adr r3, 80075f0 <_strtod_l+0xbb0>)
 8007514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007518:	4630      	mov	r0, r6
 800751a:	4639      	mov	r1, r7
 800751c:	f7f9 fb14 	bl	8000b48 <__aeabi_dcmpgt>
 8007520:	2800      	cmp	r0, #0
 8007522:	d095      	beq.n	8007450 <_strtod_l+0xa10>
 8007524:	e4da      	b.n	8006edc <_strtod_l+0x49c>
 8007526:	9b04      	ldr	r3, [sp, #16]
 8007528:	b333      	cbz	r3, 8007578 <_strtod_l+0xb38>
 800752a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800752c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007530:	d822      	bhi.n	8007578 <_strtod_l+0xb38>
 8007532:	a331      	add	r3, pc, #196	; (adr r3, 80075f8 <_strtod_l+0xbb8>)
 8007534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007538:	4630      	mov	r0, r6
 800753a:	4639      	mov	r1, r7
 800753c:	f7f9 faf0 	bl	8000b20 <__aeabi_dcmple>
 8007540:	b1a0      	cbz	r0, 800756c <_strtod_l+0xb2c>
 8007542:	4639      	mov	r1, r7
 8007544:	4630      	mov	r0, r6
 8007546:	f7f9 fb47 	bl	8000bd8 <__aeabi_d2uiz>
 800754a:	2801      	cmp	r0, #1
 800754c:	bf38      	it	cc
 800754e:	2001      	movcc	r0, #1
 8007550:	f7f8 fff0 	bl	8000534 <__aeabi_ui2d>
 8007554:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007556:	4606      	mov	r6, r0
 8007558:	460f      	mov	r7, r1
 800755a:	bb23      	cbnz	r3, 80075a6 <_strtod_l+0xb66>
 800755c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007560:	9010      	str	r0, [sp, #64]	; 0x40
 8007562:	9311      	str	r3, [sp, #68]	; 0x44
 8007564:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007568:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800756c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800756e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007570:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007574:	1a9b      	subs	r3, r3, r2
 8007576:	930f      	str	r3, [sp, #60]	; 0x3c
 8007578:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800757c:	eeb0 0a48 	vmov.f32	s0, s16
 8007580:	eef0 0a68 	vmov.f32	s1, s17
 8007584:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8007588:	f003 f902 	bl	800a790 <__ulp>
 800758c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007590:	ec53 2b10 	vmov	r2, r3, d0
 8007594:	f7f9 f848 	bl	8000628 <__aeabi_dmul>
 8007598:	ec53 2b18 	vmov	r2, r3, d8
 800759c:	f7f8 fe8e 	bl	80002bc <__adddf3>
 80075a0:	4680      	mov	r8, r0
 80075a2:	4689      	mov	r9, r1
 80075a4:	e78d      	b.n	80074c2 <_strtod_l+0xa82>
 80075a6:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80075aa:	e7db      	b.n	8007564 <_strtod_l+0xb24>
 80075ac:	a314      	add	r3, pc, #80	; (adr r3, 8007600 <_strtod_l+0xbc0>)
 80075ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b2:	f7f9 faab 	bl	8000b0c <__aeabi_dcmplt>
 80075b6:	e7b3      	b.n	8007520 <_strtod_l+0xae0>
 80075b8:	2300      	movs	r3, #0
 80075ba:	930a      	str	r3, [sp, #40]	; 0x28
 80075bc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80075be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80075c0:	6013      	str	r3, [r2, #0]
 80075c2:	f7ff ba7c 	b.w	8006abe <_strtod_l+0x7e>
 80075c6:	2a65      	cmp	r2, #101	; 0x65
 80075c8:	f43f ab75 	beq.w	8006cb6 <_strtod_l+0x276>
 80075cc:	2a45      	cmp	r2, #69	; 0x45
 80075ce:	f43f ab72 	beq.w	8006cb6 <_strtod_l+0x276>
 80075d2:	2301      	movs	r3, #1
 80075d4:	f7ff bbaa 	b.w	8006d2c <_strtod_l+0x2ec>
 80075d8:	00000000 	.word	0x00000000
 80075dc:	bff00000 	.word	0xbff00000
 80075e0:	00000000 	.word	0x00000000
 80075e4:	3ff00000 	.word	0x3ff00000
 80075e8:	94a03595 	.word	0x94a03595
 80075ec:	3fdfffff 	.word	0x3fdfffff
 80075f0:	35afe535 	.word	0x35afe535
 80075f4:	3fe00000 	.word	0x3fe00000
 80075f8:	ffc00000 	.word	0xffc00000
 80075fc:	41dfffff 	.word	0x41dfffff
 8007600:	94a03595 	.word	0x94a03595
 8007604:	3fcfffff 	.word	0x3fcfffff
 8007608:	3ff00000 	.word	0x3ff00000
 800760c:	3fe00000 	.word	0x3fe00000
 8007610:	7ff00000 	.word	0x7ff00000
 8007614:	7fe00000 	.word	0x7fe00000
 8007618:	7c9fffff 	.word	0x7c9fffff
 800761c:	7fefffff 	.word	0x7fefffff

08007620 <_strtod_r>:
 8007620:	4b01      	ldr	r3, [pc, #4]	; (8007628 <_strtod_r+0x8>)
 8007622:	f7ff ba0d 	b.w	8006a40 <_strtod_l>
 8007626:	bf00      	nop
 8007628:	20000018 	.word	0x20000018

0800762c <strtod>:
 800762c:	460a      	mov	r2, r1
 800762e:	4601      	mov	r1, r0
 8007630:	4802      	ldr	r0, [pc, #8]	; (800763c <strtod+0x10>)
 8007632:	4b03      	ldr	r3, [pc, #12]	; (8007640 <strtod+0x14>)
 8007634:	6800      	ldr	r0, [r0, #0]
 8007636:	f7ff ba03 	b.w	8006a40 <_strtod_l>
 800763a:	bf00      	nop
 800763c:	200001d0 	.word	0x200001d0
 8007640:	20000018 	.word	0x20000018

08007644 <_strtol_l.constprop.0>:
 8007644:	2b01      	cmp	r3, #1
 8007646:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800764a:	d001      	beq.n	8007650 <_strtol_l.constprop.0+0xc>
 800764c:	2b24      	cmp	r3, #36	; 0x24
 800764e:	d906      	bls.n	800765e <_strtol_l.constprop.0+0x1a>
 8007650:	f001 f9e4 	bl	8008a1c <__errno>
 8007654:	2316      	movs	r3, #22
 8007656:	6003      	str	r3, [r0, #0]
 8007658:	2000      	movs	r0, #0
 800765a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800765e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007744 <_strtol_l.constprop.0+0x100>
 8007662:	460d      	mov	r5, r1
 8007664:	462e      	mov	r6, r5
 8007666:	f815 4b01 	ldrb.w	r4, [r5], #1
 800766a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800766e:	f017 0708 	ands.w	r7, r7, #8
 8007672:	d1f7      	bne.n	8007664 <_strtol_l.constprop.0+0x20>
 8007674:	2c2d      	cmp	r4, #45	; 0x2d
 8007676:	d132      	bne.n	80076de <_strtol_l.constprop.0+0x9a>
 8007678:	782c      	ldrb	r4, [r5, #0]
 800767a:	2701      	movs	r7, #1
 800767c:	1cb5      	adds	r5, r6, #2
 800767e:	2b00      	cmp	r3, #0
 8007680:	d05b      	beq.n	800773a <_strtol_l.constprop.0+0xf6>
 8007682:	2b10      	cmp	r3, #16
 8007684:	d109      	bne.n	800769a <_strtol_l.constprop.0+0x56>
 8007686:	2c30      	cmp	r4, #48	; 0x30
 8007688:	d107      	bne.n	800769a <_strtol_l.constprop.0+0x56>
 800768a:	782c      	ldrb	r4, [r5, #0]
 800768c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007690:	2c58      	cmp	r4, #88	; 0x58
 8007692:	d14d      	bne.n	8007730 <_strtol_l.constprop.0+0xec>
 8007694:	786c      	ldrb	r4, [r5, #1]
 8007696:	2310      	movs	r3, #16
 8007698:	3502      	adds	r5, #2
 800769a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800769e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80076a2:	f04f 0e00 	mov.w	lr, #0
 80076a6:	fbb8 f9f3 	udiv	r9, r8, r3
 80076aa:	4676      	mov	r6, lr
 80076ac:	fb03 8a19 	mls	sl, r3, r9, r8
 80076b0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80076b4:	f1bc 0f09 	cmp.w	ip, #9
 80076b8:	d816      	bhi.n	80076e8 <_strtol_l.constprop.0+0xa4>
 80076ba:	4664      	mov	r4, ip
 80076bc:	42a3      	cmp	r3, r4
 80076be:	dd24      	ble.n	800770a <_strtol_l.constprop.0+0xc6>
 80076c0:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 80076c4:	d008      	beq.n	80076d8 <_strtol_l.constprop.0+0x94>
 80076c6:	45b1      	cmp	r9, r6
 80076c8:	d31c      	bcc.n	8007704 <_strtol_l.constprop.0+0xc0>
 80076ca:	d101      	bne.n	80076d0 <_strtol_l.constprop.0+0x8c>
 80076cc:	45a2      	cmp	sl, r4
 80076ce:	db19      	blt.n	8007704 <_strtol_l.constprop.0+0xc0>
 80076d0:	fb06 4603 	mla	r6, r6, r3, r4
 80076d4:	f04f 0e01 	mov.w	lr, #1
 80076d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80076dc:	e7e8      	b.n	80076b0 <_strtol_l.constprop.0+0x6c>
 80076de:	2c2b      	cmp	r4, #43	; 0x2b
 80076e0:	bf04      	itt	eq
 80076e2:	782c      	ldrbeq	r4, [r5, #0]
 80076e4:	1cb5      	addeq	r5, r6, #2
 80076e6:	e7ca      	b.n	800767e <_strtol_l.constprop.0+0x3a>
 80076e8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80076ec:	f1bc 0f19 	cmp.w	ip, #25
 80076f0:	d801      	bhi.n	80076f6 <_strtol_l.constprop.0+0xb2>
 80076f2:	3c37      	subs	r4, #55	; 0x37
 80076f4:	e7e2      	b.n	80076bc <_strtol_l.constprop.0+0x78>
 80076f6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80076fa:	f1bc 0f19 	cmp.w	ip, #25
 80076fe:	d804      	bhi.n	800770a <_strtol_l.constprop.0+0xc6>
 8007700:	3c57      	subs	r4, #87	; 0x57
 8007702:	e7db      	b.n	80076bc <_strtol_l.constprop.0+0x78>
 8007704:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8007708:	e7e6      	b.n	80076d8 <_strtol_l.constprop.0+0x94>
 800770a:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800770e:	d105      	bne.n	800771c <_strtol_l.constprop.0+0xd8>
 8007710:	2322      	movs	r3, #34	; 0x22
 8007712:	6003      	str	r3, [r0, #0]
 8007714:	4646      	mov	r6, r8
 8007716:	b942      	cbnz	r2, 800772a <_strtol_l.constprop.0+0xe6>
 8007718:	4630      	mov	r0, r6
 800771a:	e79e      	b.n	800765a <_strtol_l.constprop.0+0x16>
 800771c:	b107      	cbz	r7, 8007720 <_strtol_l.constprop.0+0xdc>
 800771e:	4276      	negs	r6, r6
 8007720:	2a00      	cmp	r2, #0
 8007722:	d0f9      	beq.n	8007718 <_strtol_l.constprop.0+0xd4>
 8007724:	f1be 0f00 	cmp.w	lr, #0
 8007728:	d000      	beq.n	800772c <_strtol_l.constprop.0+0xe8>
 800772a:	1e69      	subs	r1, r5, #1
 800772c:	6011      	str	r1, [r2, #0]
 800772e:	e7f3      	b.n	8007718 <_strtol_l.constprop.0+0xd4>
 8007730:	2430      	movs	r4, #48	; 0x30
 8007732:	2b00      	cmp	r3, #0
 8007734:	d1b1      	bne.n	800769a <_strtol_l.constprop.0+0x56>
 8007736:	2308      	movs	r3, #8
 8007738:	e7af      	b.n	800769a <_strtol_l.constprop.0+0x56>
 800773a:	2c30      	cmp	r4, #48	; 0x30
 800773c:	d0a5      	beq.n	800768a <_strtol_l.constprop.0+0x46>
 800773e:	230a      	movs	r3, #10
 8007740:	e7ab      	b.n	800769a <_strtol_l.constprop.0+0x56>
 8007742:	bf00      	nop
 8007744:	0800b8a1 	.word	0x0800b8a1

08007748 <_strtol_r>:
 8007748:	f7ff bf7c 	b.w	8007644 <_strtol_l.constprop.0>

0800774c <strtol>:
 800774c:	4613      	mov	r3, r2
 800774e:	460a      	mov	r2, r1
 8007750:	4601      	mov	r1, r0
 8007752:	4802      	ldr	r0, [pc, #8]	; (800775c <strtol+0x10>)
 8007754:	6800      	ldr	r0, [r0, #0]
 8007756:	f7ff bf75 	b.w	8007644 <_strtol_l.constprop.0>
 800775a:	bf00      	nop
 800775c:	200001d0 	.word	0x200001d0

08007760 <__cvt>:
 8007760:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007764:	ec55 4b10 	vmov	r4, r5, d0
 8007768:	2d00      	cmp	r5, #0
 800776a:	460e      	mov	r6, r1
 800776c:	4619      	mov	r1, r3
 800776e:	462b      	mov	r3, r5
 8007770:	bfbb      	ittet	lt
 8007772:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007776:	461d      	movlt	r5, r3
 8007778:	2300      	movge	r3, #0
 800777a:	232d      	movlt	r3, #45	; 0x2d
 800777c:	700b      	strb	r3, [r1, #0]
 800777e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007780:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007784:	4691      	mov	r9, r2
 8007786:	f023 0820 	bic.w	r8, r3, #32
 800778a:	bfbc      	itt	lt
 800778c:	4622      	movlt	r2, r4
 800778e:	4614      	movlt	r4, r2
 8007790:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007794:	d005      	beq.n	80077a2 <__cvt+0x42>
 8007796:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800779a:	d100      	bne.n	800779e <__cvt+0x3e>
 800779c:	3601      	adds	r6, #1
 800779e:	2102      	movs	r1, #2
 80077a0:	e000      	b.n	80077a4 <__cvt+0x44>
 80077a2:	2103      	movs	r1, #3
 80077a4:	ab03      	add	r3, sp, #12
 80077a6:	9301      	str	r3, [sp, #4]
 80077a8:	ab02      	add	r3, sp, #8
 80077aa:	9300      	str	r3, [sp, #0]
 80077ac:	ec45 4b10 	vmov	d0, r4, r5
 80077b0:	4653      	mov	r3, sl
 80077b2:	4632      	mov	r2, r6
 80077b4:	f001 fa24 	bl	8008c00 <_dtoa_r>
 80077b8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80077bc:	4607      	mov	r7, r0
 80077be:	d102      	bne.n	80077c6 <__cvt+0x66>
 80077c0:	f019 0f01 	tst.w	r9, #1
 80077c4:	d022      	beq.n	800780c <__cvt+0xac>
 80077c6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80077ca:	eb07 0906 	add.w	r9, r7, r6
 80077ce:	d110      	bne.n	80077f2 <__cvt+0x92>
 80077d0:	783b      	ldrb	r3, [r7, #0]
 80077d2:	2b30      	cmp	r3, #48	; 0x30
 80077d4:	d10a      	bne.n	80077ec <__cvt+0x8c>
 80077d6:	2200      	movs	r2, #0
 80077d8:	2300      	movs	r3, #0
 80077da:	4620      	mov	r0, r4
 80077dc:	4629      	mov	r1, r5
 80077de:	f7f9 f98b 	bl	8000af8 <__aeabi_dcmpeq>
 80077e2:	b918      	cbnz	r0, 80077ec <__cvt+0x8c>
 80077e4:	f1c6 0601 	rsb	r6, r6, #1
 80077e8:	f8ca 6000 	str.w	r6, [sl]
 80077ec:	f8da 3000 	ldr.w	r3, [sl]
 80077f0:	4499      	add	r9, r3
 80077f2:	2200      	movs	r2, #0
 80077f4:	2300      	movs	r3, #0
 80077f6:	4620      	mov	r0, r4
 80077f8:	4629      	mov	r1, r5
 80077fa:	f7f9 f97d 	bl	8000af8 <__aeabi_dcmpeq>
 80077fe:	b108      	cbz	r0, 8007804 <__cvt+0xa4>
 8007800:	f8cd 900c 	str.w	r9, [sp, #12]
 8007804:	2230      	movs	r2, #48	; 0x30
 8007806:	9b03      	ldr	r3, [sp, #12]
 8007808:	454b      	cmp	r3, r9
 800780a:	d307      	bcc.n	800781c <__cvt+0xbc>
 800780c:	9b03      	ldr	r3, [sp, #12]
 800780e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007810:	1bdb      	subs	r3, r3, r7
 8007812:	4638      	mov	r0, r7
 8007814:	6013      	str	r3, [r2, #0]
 8007816:	b004      	add	sp, #16
 8007818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800781c:	1c59      	adds	r1, r3, #1
 800781e:	9103      	str	r1, [sp, #12]
 8007820:	701a      	strb	r2, [r3, #0]
 8007822:	e7f0      	b.n	8007806 <__cvt+0xa6>

08007824 <__exponent>:
 8007824:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007826:	4603      	mov	r3, r0
 8007828:	2900      	cmp	r1, #0
 800782a:	bfb8      	it	lt
 800782c:	4249      	neglt	r1, r1
 800782e:	f803 2b02 	strb.w	r2, [r3], #2
 8007832:	bfb4      	ite	lt
 8007834:	222d      	movlt	r2, #45	; 0x2d
 8007836:	222b      	movge	r2, #43	; 0x2b
 8007838:	2909      	cmp	r1, #9
 800783a:	7042      	strb	r2, [r0, #1]
 800783c:	dd2a      	ble.n	8007894 <__exponent+0x70>
 800783e:	f10d 0207 	add.w	r2, sp, #7
 8007842:	4617      	mov	r7, r2
 8007844:	260a      	movs	r6, #10
 8007846:	4694      	mov	ip, r2
 8007848:	fb91 f5f6 	sdiv	r5, r1, r6
 800784c:	fb06 1415 	mls	r4, r6, r5, r1
 8007850:	3430      	adds	r4, #48	; 0x30
 8007852:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007856:	460c      	mov	r4, r1
 8007858:	2c63      	cmp	r4, #99	; 0x63
 800785a:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800785e:	4629      	mov	r1, r5
 8007860:	dcf1      	bgt.n	8007846 <__exponent+0x22>
 8007862:	3130      	adds	r1, #48	; 0x30
 8007864:	f1ac 0402 	sub.w	r4, ip, #2
 8007868:	f802 1c01 	strb.w	r1, [r2, #-1]
 800786c:	1c41      	adds	r1, r0, #1
 800786e:	4622      	mov	r2, r4
 8007870:	42ba      	cmp	r2, r7
 8007872:	d30a      	bcc.n	800788a <__exponent+0x66>
 8007874:	f10d 0209 	add.w	r2, sp, #9
 8007878:	eba2 020c 	sub.w	r2, r2, ip
 800787c:	42bc      	cmp	r4, r7
 800787e:	bf88      	it	hi
 8007880:	2200      	movhi	r2, #0
 8007882:	4413      	add	r3, r2
 8007884:	1a18      	subs	r0, r3, r0
 8007886:	b003      	add	sp, #12
 8007888:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800788a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800788e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007892:	e7ed      	b.n	8007870 <__exponent+0x4c>
 8007894:	2330      	movs	r3, #48	; 0x30
 8007896:	3130      	adds	r1, #48	; 0x30
 8007898:	7083      	strb	r3, [r0, #2]
 800789a:	70c1      	strb	r1, [r0, #3]
 800789c:	1d03      	adds	r3, r0, #4
 800789e:	e7f1      	b.n	8007884 <__exponent+0x60>

080078a0 <_printf_float>:
 80078a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078a4:	ed2d 8b02 	vpush	{d8}
 80078a8:	b08d      	sub	sp, #52	; 0x34
 80078aa:	460c      	mov	r4, r1
 80078ac:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80078b0:	4616      	mov	r6, r2
 80078b2:	461f      	mov	r7, r3
 80078b4:	4605      	mov	r5, r0
 80078b6:	f001 f867 	bl	8008988 <_localeconv_r>
 80078ba:	f8d0 a000 	ldr.w	sl, [r0]
 80078be:	4650      	mov	r0, sl
 80078c0:	f7f8 fcee 	bl	80002a0 <strlen>
 80078c4:	2300      	movs	r3, #0
 80078c6:	930a      	str	r3, [sp, #40]	; 0x28
 80078c8:	6823      	ldr	r3, [r4, #0]
 80078ca:	9305      	str	r3, [sp, #20]
 80078cc:	f8d8 3000 	ldr.w	r3, [r8]
 80078d0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80078d4:	3307      	adds	r3, #7
 80078d6:	f023 0307 	bic.w	r3, r3, #7
 80078da:	f103 0208 	add.w	r2, r3, #8
 80078de:	f8c8 2000 	str.w	r2, [r8]
 80078e2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80078e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80078ea:	9307      	str	r3, [sp, #28]
 80078ec:	f8cd 8018 	str.w	r8, [sp, #24]
 80078f0:	ee08 0a10 	vmov	s16, r0
 80078f4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80078f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80078fc:	4b9e      	ldr	r3, [pc, #632]	; (8007b78 <_printf_float+0x2d8>)
 80078fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007902:	f7f9 f92b 	bl	8000b5c <__aeabi_dcmpun>
 8007906:	bb88      	cbnz	r0, 800796c <_printf_float+0xcc>
 8007908:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800790c:	4b9a      	ldr	r3, [pc, #616]	; (8007b78 <_printf_float+0x2d8>)
 800790e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007912:	f7f9 f905 	bl	8000b20 <__aeabi_dcmple>
 8007916:	bb48      	cbnz	r0, 800796c <_printf_float+0xcc>
 8007918:	2200      	movs	r2, #0
 800791a:	2300      	movs	r3, #0
 800791c:	4640      	mov	r0, r8
 800791e:	4649      	mov	r1, r9
 8007920:	f7f9 f8f4 	bl	8000b0c <__aeabi_dcmplt>
 8007924:	b110      	cbz	r0, 800792c <_printf_float+0x8c>
 8007926:	232d      	movs	r3, #45	; 0x2d
 8007928:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800792c:	4a93      	ldr	r2, [pc, #588]	; (8007b7c <_printf_float+0x2dc>)
 800792e:	4b94      	ldr	r3, [pc, #592]	; (8007b80 <_printf_float+0x2e0>)
 8007930:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007934:	bf94      	ite	ls
 8007936:	4690      	movls	r8, r2
 8007938:	4698      	movhi	r8, r3
 800793a:	2303      	movs	r3, #3
 800793c:	6123      	str	r3, [r4, #16]
 800793e:	9b05      	ldr	r3, [sp, #20]
 8007940:	f023 0304 	bic.w	r3, r3, #4
 8007944:	6023      	str	r3, [r4, #0]
 8007946:	f04f 0900 	mov.w	r9, #0
 800794a:	9700      	str	r7, [sp, #0]
 800794c:	4633      	mov	r3, r6
 800794e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007950:	4621      	mov	r1, r4
 8007952:	4628      	mov	r0, r5
 8007954:	f000 f9da 	bl	8007d0c <_printf_common>
 8007958:	3001      	adds	r0, #1
 800795a:	f040 8090 	bne.w	8007a7e <_printf_float+0x1de>
 800795e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007962:	b00d      	add	sp, #52	; 0x34
 8007964:	ecbd 8b02 	vpop	{d8}
 8007968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800796c:	4642      	mov	r2, r8
 800796e:	464b      	mov	r3, r9
 8007970:	4640      	mov	r0, r8
 8007972:	4649      	mov	r1, r9
 8007974:	f7f9 f8f2 	bl	8000b5c <__aeabi_dcmpun>
 8007978:	b140      	cbz	r0, 800798c <_printf_float+0xec>
 800797a:	464b      	mov	r3, r9
 800797c:	2b00      	cmp	r3, #0
 800797e:	bfbc      	itt	lt
 8007980:	232d      	movlt	r3, #45	; 0x2d
 8007982:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007986:	4a7f      	ldr	r2, [pc, #508]	; (8007b84 <_printf_float+0x2e4>)
 8007988:	4b7f      	ldr	r3, [pc, #508]	; (8007b88 <_printf_float+0x2e8>)
 800798a:	e7d1      	b.n	8007930 <_printf_float+0x90>
 800798c:	6863      	ldr	r3, [r4, #4]
 800798e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007992:	9206      	str	r2, [sp, #24]
 8007994:	1c5a      	adds	r2, r3, #1
 8007996:	d13f      	bne.n	8007a18 <_printf_float+0x178>
 8007998:	2306      	movs	r3, #6
 800799a:	6063      	str	r3, [r4, #4]
 800799c:	9b05      	ldr	r3, [sp, #20]
 800799e:	6861      	ldr	r1, [r4, #4]
 80079a0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80079a4:	2300      	movs	r3, #0
 80079a6:	9303      	str	r3, [sp, #12]
 80079a8:	ab0a      	add	r3, sp, #40	; 0x28
 80079aa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80079ae:	ab09      	add	r3, sp, #36	; 0x24
 80079b0:	ec49 8b10 	vmov	d0, r8, r9
 80079b4:	9300      	str	r3, [sp, #0]
 80079b6:	6022      	str	r2, [r4, #0]
 80079b8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80079bc:	4628      	mov	r0, r5
 80079be:	f7ff fecf 	bl	8007760 <__cvt>
 80079c2:	9b06      	ldr	r3, [sp, #24]
 80079c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079c6:	2b47      	cmp	r3, #71	; 0x47
 80079c8:	4680      	mov	r8, r0
 80079ca:	d108      	bne.n	80079de <_printf_float+0x13e>
 80079cc:	1cc8      	adds	r0, r1, #3
 80079ce:	db02      	blt.n	80079d6 <_printf_float+0x136>
 80079d0:	6863      	ldr	r3, [r4, #4]
 80079d2:	4299      	cmp	r1, r3
 80079d4:	dd41      	ble.n	8007a5a <_printf_float+0x1ba>
 80079d6:	f1ab 0302 	sub.w	r3, fp, #2
 80079da:	fa5f fb83 	uxtb.w	fp, r3
 80079de:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80079e2:	d820      	bhi.n	8007a26 <_printf_float+0x186>
 80079e4:	3901      	subs	r1, #1
 80079e6:	465a      	mov	r2, fp
 80079e8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80079ec:	9109      	str	r1, [sp, #36]	; 0x24
 80079ee:	f7ff ff19 	bl	8007824 <__exponent>
 80079f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079f4:	1813      	adds	r3, r2, r0
 80079f6:	2a01      	cmp	r2, #1
 80079f8:	4681      	mov	r9, r0
 80079fa:	6123      	str	r3, [r4, #16]
 80079fc:	dc02      	bgt.n	8007a04 <_printf_float+0x164>
 80079fe:	6822      	ldr	r2, [r4, #0]
 8007a00:	07d2      	lsls	r2, r2, #31
 8007a02:	d501      	bpl.n	8007a08 <_printf_float+0x168>
 8007a04:	3301      	adds	r3, #1
 8007a06:	6123      	str	r3, [r4, #16]
 8007a08:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d09c      	beq.n	800794a <_printf_float+0xaa>
 8007a10:	232d      	movs	r3, #45	; 0x2d
 8007a12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a16:	e798      	b.n	800794a <_printf_float+0xaa>
 8007a18:	9a06      	ldr	r2, [sp, #24]
 8007a1a:	2a47      	cmp	r2, #71	; 0x47
 8007a1c:	d1be      	bne.n	800799c <_printf_float+0xfc>
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d1bc      	bne.n	800799c <_printf_float+0xfc>
 8007a22:	2301      	movs	r3, #1
 8007a24:	e7b9      	b.n	800799a <_printf_float+0xfa>
 8007a26:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007a2a:	d118      	bne.n	8007a5e <_printf_float+0x1be>
 8007a2c:	2900      	cmp	r1, #0
 8007a2e:	6863      	ldr	r3, [r4, #4]
 8007a30:	dd0b      	ble.n	8007a4a <_printf_float+0x1aa>
 8007a32:	6121      	str	r1, [r4, #16]
 8007a34:	b913      	cbnz	r3, 8007a3c <_printf_float+0x19c>
 8007a36:	6822      	ldr	r2, [r4, #0]
 8007a38:	07d0      	lsls	r0, r2, #31
 8007a3a:	d502      	bpl.n	8007a42 <_printf_float+0x1a2>
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	440b      	add	r3, r1
 8007a40:	6123      	str	r3, [r4, #16]
 8007a42:	65a1      	str	r1, [r4, #88]	; 0x58
 8007a44:	f04f 0900 	mov.w	r9, #0
 8007a48:	e7de      	b.n	8007a08 <_printf_float+0x168>
 8007a4a:	b913      	cbnz	r3, 8007a52 <_printf_float+0x1b2>
 8007a4c:	6822      	ldr	r2, [r4, #0]
 8007a4e:	07d2      	lsls	r2, r2, #31
 8007a50:	d501      	bpl.n	8007a56 <_printf_float+0x1b6>
 8007a52:	3302      	adds	r3, #2
 8007a54:	e7f4      	b.n	8007a40 <_printf_float+0x1a0>
 8007a56:	2301      	movs	r3, #1
 8007a58:	e7f2      	b.n	8007a40 <_printf_float+0x1a0>
 8007a5a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007a5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a60:	4299      	cmp	r1, r3
 8007a62:	db05      	blt.n	8007a70 <_printf_float+0x1d0>
 8007a64:	6823      	ldr	r3, [r4, #0]
 8007a66:	6121      	str	r1, [r4, #16]
 8007a68:	07d8      	lsls	r0, r3, #31
 8007a6a:	d5ea      	bpl.n	8007a42 <_printf_float+0x1a2>
 8007a6c:	1c4b      	adds	r3, r1, #1
 8007a6e:	e7e7      	b.n	8007a40 <_printf_float+0x1a0>
 8007a70:	2900      	cmp	r1, #0
 8007a72:	bfd4      	ite	le
 8007a74:	f1c1 0202 	rsble	r2, r1, #2
 8007a78:	2201      	movgt	r2, #1
 8007a7a:	4413      	add	r3, r2
 8007a7c:	e7e0      	b.n	8007a40 <_printf_float+0x1a0>
 8007a7e:	6823      	ldr	r3, [r4, #0]
 8007a80:	055a      	lsls	r2, r3, #21
 8007a82:	d407      	bmi.n	8007a94 <_printf_float+0x1f4>
 8007a84:	6923      	ldr	r3, [r4, #16]
 8007a86:	4642      	mov	r2, r8
 8007a88:	4631      	mov	r1, r6
 8007a8a:	4628      	mov	r0, r5
 8007a8c:	47b8      	blx	r7
 8007a8e:	3001      	adds	r0, #1
 8007a90:	d12c      	bne.n	8007aec <_printf_float+0x24c>
 8007a92:	e764      	b.n	800795e <_printf_float+0xbe>
 8007a94:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007a98:	f240 80e0 	bls.w	8007c5c <_printf_float+0x3bc>
 8007a9c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	f7f9 f828 	bl	8000af8 <__aeabi_dcmpeq>
 8007aa8:	2800      	cmp	r0, #0
 8007aaa:	d034      	beq.n	8007b16 <_printf_float+0x276>
 8007aac:	4a37      	ldr	r2, [pc, #220]	; (8007b8c <_printf_float+0x2ec>)
 8007aae:	2301      	movs	r3, #1
 8007ab0:	4631      	mov	r1, r6
 8007ab2:	4628      	mov	r0, r5
 8007ab4:	47b8      	blx	r7
 8007ab6:	3001      	adds	r0, #1
 8007ab8:	f43f af51 	beq.w	800795e <_printf_float+0xbe>
 8007abc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ac0:	429a      	cmp	r2, r3
 8007ac2:	db02      	blt.n	8007aca <_printf_float+0x22a>
 8007ac4:	6823      	ldr	r3, [r4, #0]
 8007ac6:	07d8      	lsls	r0, r3, #31
 8007ac8:	d510      	bpl.n	8007aec <_printf_float+0x24c>
 8007aca:	ee18 3a10 	vmov	r3, s16
 8007ace:	4652      	mov	r2, sl
 8007ad0:	4631      	mov	r1, r6
 8007ad2:	4628      	mov	r0, r5
 8007ad4:	47b8      	blx	r7
 8007ad6:	3001      	adds	r0, #1
 8007ad8:	f43f af41 	beq.w	800795e <_printf_float+0xbe>
 8007adc:	f04f 0800 	mov.w	r8, #0
 8007ae0:	f104 091a 	add.w	r9, r4, #26
 8007ae4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ae6:	3b01      	subs	r3, #1
 8007ae8:	4543      	cmp	r3, r8
 8007aea:	dc09      	bgt.n	8007b00 <_printf_float+0x260>
 8007aec:	6823      	ldr	r3, [r4, #0]
 8007aee:	079b      	lsls	r3, r3, #30
 8007af0:	f100 8107 	bmi.w	8007d02 <_printf_float+0x462>
 8007af4:	68e0      	ldr	r0, [r4, #12]
 8007af6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007af8:	4298      	cmp	r0, r3
 8007afa:	bfb8      	it	lt
 8007afc:	4618      	movlt	r0, r3
 8007afe:	e730      	b.n	8007962 <_printf_float+0xc2>
 8007b00:	2301      	movs	r3, #1
 8007b02:	464a      	mov	r2, r9
 8007b04:	4631      	mov	r1, r6
 8007b06:	4628      	mov	r0, r5
 8007b08:	47b8      	blx	r7
 8007b0a:	3001      	adds	r0, #1
 8007b0c:	f43f af27 	beq.w	800795e <_printf_float+0xbe>
 8007b10:	f108 0801 	add.w	r8, r8, #1
 8007b14:	e7e6      	b.n	8007ae4 <_printf_float+0x244>
 8007b16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	dc39      	bgt.n	8007b90 <_printf_float+0x2f0>
 8007b1c:	4a1b      	ldr	r2, [pc, #108]	; (8007b8c <_printf_float+0x2ec>)
 8007b1e:	2301      	movs	r3, #1
 8007b20:	4631      	mov	r1, r6
 8007b22:	4628      	mov	r0, r5
 8007b24:	47b8      	blx	r7
 8007b26:	3001      	adds	r0, #1
 8007b28:	f43f af19 	beq.w	800795e <_printf_float+0xbe>
 8007b2c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007b30:	4313      	orrs	r3, r2
 8007b32:	d102      	bne.n	8007b3a <_printf_float+0x29a>
 8007b34:	6823      	ldr	r3, [r4, #0]
 8007b36:	07d9      	lsls	r1, r3, #31
 8007b38:	d5d8      	bpl.n	8007aec <_printf_float+0x24c>
 8007b3a:	ee18 3a10 	vmov	r3, s16
 8007b3e:	4652      	mov	r2, sl
 8007b40:	4631      	mov	r1, r6
 8007b42:	4628      	mov	r0, r5
 8007b44:	47b8      	blx	r7
 8007b46:	3001      	adds	r0, #1
 8007b48:	f43f af09 	beq.w	800795e <_printf_float+0xbe>
 8007b4c:	f04f 0900 	mov.w	r9, #0
 8007b50:	f104 0a1a 	add.w	sl, r4, #26
 8007b54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b56:	425b      	negs	r3, r3
 8007b58:	454b      	cmp	r3, r9
 8007b5a:	dc01      	bgt.n	8007b60 <_printf_float+0x2c0>
 8007b5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b5e:	e792      	b.n	8007a86 <_printf_float+0x1e6>
 8007b60:	2301      	movs	r3, #1
 8007b62:	4652      	mov	r2, sl
 8007b64:	4631      	mov	r1, r6
 8007b66:	4628      	mov	r0, r5
 8007b68:	47b8      	blx	r7
 8007b6a:	3001      	adds	r0, #1
 8007b6c:	f43f aef7 	beq.w	800795e <_printf_float+0xbe>
 8007b70:	f109 0901 	add.w	r9, r9, #1
 8007b74:	e7ee      	b.n	8007b54 <_printf_float+0x2b4>
 8007b76:	bf00      	nop
 8007b78:	7fefffff 	.word	0x7fefffff
 8007b7c:	0800b9a1 	.word	0x0800b9a1
 8007b80:	0800b9a5 	.word	0x0800b9a5
 8007b84:	0800b9a9 	.word	0x0800b9a9
 8007b88:	0800b9ad 	.word	0x0800b9ad
 8007b8c:	0800b9b1 	.word	0x0800b9b1
 8007b90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b92:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b94:	429a      	cmp	r2, r3
 8007b96:	bfa8      	it	ge
 8007b98:	461a      	movge	r2, r3
 8007b9a:	2a00      	cmp	r2, #0
 8007b9c:	4691      	mov	r9, r2
 8007b9e:	dc37      	bgt.n	8007c10 <_printf_float+0x370>
 8007ba0:	f04f 0b00 	mov.w	fp, #0
 8007ba4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007ba8:	f104 021a 	add.w	r2, r4, #26
 8007bac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007bae:	9305      	str	r3, [sp, #20]
 8007bb0:	eba3 0309 	sub.w	r3, r3, r9
 8007bb4:	455b      	cmp	r3, fp
 8007bb6:	dc33      	bgt.n	8007c20 <_printf_float+0x380>
 8007bb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	db3b      	blt.n	8007c38 <_printf_float+0x398>
 8007bc0:	6823      	ldr	r3, [r4, #0]
 8007bc2:	07da      	lsls	r2, r3, #31
 8007bc4:	d438      	bmi.n	8007c38 <_printf_float+0x398>
 8007bc6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007bca:	eba2 0903 	sub.w	r9, r2, r3
 8007bce:	9b05      	ldr	r3, [sp, #20]
 8007bd0:	1ad2      	subs	r2, r2, r3
 8007bd2:	4591      	cmp	r9, r2
 8007bd4:	bfa8      	it	ge
 8007bd6:	4691      	movge	r9, r2
 8007bd8:	f1b9 0f00 	cmp.w	r9, #0
 8007bdc:	dc35      	bgt.n	8007c4a <_printf_float+0x3aa>
 8007bde:	f04f 0800 	mov.w	r8, #0
 8007be2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007be6:	f104 0a1a 	add.w	sl, r4, #26
 8007bea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007bee:	1a9b      	subs	r3, r3, r2
 8007bf0:	eba3 0309 	sub.w	r3, r3, r9
 8007bf4:	4543      	cmp	r3, r8
 8007bf6:	f77f af79 	ble.w	8007aec <_printf_float+0x24c>
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	4652      	mov	r2, sl
 8007bfe:	4631      	mov	r1, r6
 8007c00:	4628      	mov	r0, r5
 8007c02:	47b8      	blx	r7
 8007c04:	3001      	adds	r0, #1
 8007c06:	f43f aeaa 	beq.w	800795e <_printf_float+0xbe>
 8007c0a:	f108 0801 	add.w	r8, r8, #1
 8007c0e:	e7ec      	b.n	8007bea <_printf_float+0x34a>
 8007c10:	4613      	mov	r3, r2
 8007c12:	4631      	mov	r1, r6
 8007c14:	4642      	mov	r2, r8
 8007c16:	4628      	mov	r0, r5
 8007c18:	47b8      	blx	r7
 8007c1a:	3001      	adds	r0, #1
 8007c1c:	d1c0      	bne.n	8007ba0 <_printf_float+0x300>
 8007c1e:	e69e      	b.n	800795e <_printf_float+0xbe>
 8007c20:	2301      	movs	r3, #1
 8007c22:	4631      	mov	r1, r6
 8007c24:	4628      	mov	r0, r5
 8007c26:	9205      	str	r2, [sp, #20]
 8007c28:	47b8      	blx	r7
 8007c2a:	3001      	adds	r0, #1
 8007c2c:	f43f ae97 	beq.w	800795e <_printf_float+0xbe>
 8007c30:	9a05      	ldr	r2, [sp, #20]
 8007c32:	f10b 0b01 	add.w	fp, fp, #1
 8007c36:	e7b9      	b.n	8007bac <_printf_float+0x30c>
 8007c38:	ee18 3a10 	vmov	r3, s16
 8007c3c:	4652      	mov	r2, sl
 8007c3e:	4631      	mov	r1, r6
 8007c40:	4628      	mov	r0, r5
 8007c42:	47b8      	blx	r7
 8007c44:	3001      	adds	r0, #1
 8007c46:	d1be      	bne.n	8007bc6 <_printf_float+0x326>
 8007c48:	e689      	b.n	800795e <_printf_float+0xbe>
 8007c4a:	9a05      	ldr	r2, [sp, #20]
 8007c4c:	464b      	mov	r3, r9
 8007c4e:	4442      	add	r2, r8
 8007c50:	4631      	mov	r1, r6
 8007c52:	4628      	mov	r0, r5
 8007c54:	47b8      	blx	r7
 8007c56:	3001      	adds	r0, #1
 8007c58:	d1c1      	bne.n	8007bde <_printf_float+0x33e>
 8007c5a:	e680      	b.n	800795e <_printf_float+0xbe>
 8007c5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c5e:	2a01      	cmp	r2, #1
 8007c60:	dc01      	bgt.n	8007c66 <_printf_float+0x3c6>
 8007c62:	07db      	lsls	r3, r3, #31
 8007c64:	d53a      	bpl.n	8007cdc <_printf_float+0x43c>
 8007c66:	2301      	movs	r3, #1
 8007c68:	4642      	mov	r2, r8
 8007c6a:	4631      	mov	r1, r6
 8007c6c:	4628      	mov	r0, r5
 8007c6e:	47b8      	blx	r7
 8007c70:	3001      	adds	r0, #1
 8007c72:	f43f ae74 	beq.w	800795e <_printf_float+0xbe>
 8007c76:	ee18 3a10 	vmov	r3, s16
 8007c7a:	4652      	mov	r2, sl
 8007c7c:	4631      	mov	r1, r6
 8007c7e:	4628      	mov	r0, r5
 8007c80:	47b8      	blx	r7
 8007c82:	3001      	adds	r0, #1
 8007c84:	f43f ae6b 	beq.w	800795e <_printf_float+0xbe>
 8007c88:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	2300      	movs	r3, #0
 8007c90:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007c94:	f7f8 ff30 	bl	8000af8 <__aeabi_dcmpeq>
 8007c98:	b9d8      	cbnz	r0, 8007cd2 <_printf_float+0x432>
 8007c9a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8007c9e:	f108 0201 	add.w	r2, r8, #1
 8007ca2:	4631      	mov	r1, r6
 8007ca4:	4628      	mov	r0, r5
 8007ca6:	47b8      	blx	r7
 8007ca8:	3001      	adds	r0, #1
 8007caa:	d10e      	bne.n	8007cca <_printf_float+0x42a>
 8007cac:	e657      	b.n	800795e <_printf_float+0xbe>
 8007cae:	2301      	movs	r3, #1
 8007cb0:	4652      	mov	r2, sl
 8007cb2:	4631      	mov	r1, r6
 8007cb4:	4628      	mov	r0, r5
 8007cb6:	47b8      	blx	r7
 8007cb8:	3001      	adds	r0, #1
 8007cba:	f43f ae50 	beq.w	800795e <_printf_float+0xbe>
 8007cbe:	f108 0801 	add.w	r8, r8, #1
 8007cc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cc4:	3b01      	subs	r3, #1
 8007cc6:	4543      	cmp	r3, r8
 8007cc8:	dcf1      	bgt.n	8007cae <_printf_float+0x40e>
 8007cca:	464b      	mov	r3, r9
 8007ccc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007cd0:	e6da      	b.n	8007a88 <_printf_float+0x1e8>
 8007cd2:	f04f 0800 	mov.w	r8, #0
 8007cd6:	f104 0a1a 	add.w	sl, r4, #26
 8007cda:	e7f2      	b.n	8007cc2 <_printf_float+0x422>
 8007cdc:	2301      	movs	r3, #1
 8007cde:	4642      	mov	r2, r8
 8007ce0:	e7df      	b.n	8007ca2 <_printf_float+0x402>
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	464a      	mov	r2, r9
 8007ce6:	4631      	mov	r1, r6
 8007ce8:	4628      	mov	r0, r5
 8007cea:	47b8      	blx	r7
 8007cec:	3001      	adds	r0, #1
 8007cee:	f43f ae36 	beq.w	800795e <_printf_float+0xbe>
 8007cf2:	f108 0801 	add.w	r8, r8, #1
 8007cf6:	68e3      	ldr	r3, [r4, #12]
 8007cf8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007cfa:	1a5b      	subs	r3, r3, r1
 8007cfc:	4543      	cmp	r3, r8
 8007cfe:	dcf0      	bgt.n	8007ce2 <_printf_float+0x442>
 8007d00:	e6f8      	b.n	8007af4 <_printf_float+0x254>
 8007d02:	f04f 0800 	mov.w	r8, #0
 8007d06:	f104 0919 	add.w	r9, r4, #25
 8007d0a:	e7f4      	b.n	8007cf6 <_printf_float+0x456>

08007d0c <_printf_common>:
 8007d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d10:	4616      	mov	r6, r2
 8007d12:	4699      	mov	r9, r3
 8007d14:	688a      	ldr	r2, [r1, #8]
 8007d16:	690b      	ldr	r3, [r1, #16]
 8007d18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	bfb8      	it	lt
 8007d20:	4613      	movlt	r3, r2
 8007d22:	6033      	str	r3, [r6, #0]
 8007d24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007d28:	4607      	mov	r7, r0
 8007d2a:	460c      	mov	r4, r1
 8007d2c:	b10a      	cbz	r2, 8007d32 <_printf_common+0x26>
 8007d2e:	3301      	adds	r3, #1
 8007d30:	6033      	str	r3, [r6, #0]
 8007d32:	6823      	ldr	r3, [r4, #0]
 8007d34:	0699      	lsls	r1, r3, #26
 8007d36:	bf42      	ittt	mi
 8007d38:	6833      	ldrmi	r3, [r6, #0]
 8007d3a:	3302      	addmi	r3, #2
 8007d3c:	6033      	strmi	r3, [r6, #0]
 8007d3e:	6825      	ldr	r5, [r4, #0]
 8007d40:	f015 0506 	ands.w	r5, r5, #6
 8007d44:	d106      	bne.n	8007d54 <_printf_common+0x48>
 8007d46:	f104 0a19 	add.w	sl, r4, #25
 8007d4a:	68e3      	ldr	r3, [r4, #12]
 8007d4c:	6832      	ldr	r2, [r6, #0]
 8007d4e:	1a9b      	subs	r3, r3, r2
 8007d50:	42ab      	cmp	r3, r5
 8007d52:	dc26      	bgt.n	8007da2 <_printf_common+0x96>
 8007d54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007d58:	1e13      	subs	r3, r2, #0
 8007d5a:	6822      	ldr	r2, [r4, #0]
 8007d5c:	bf18      	it	ne
 8007d5e:	2301      	movne	r3, #1
 8007d60:	0692      	lsls	r2, r2, #26
 8007d62:	d42b      	bmi.n	8007dbc <_printf_common+0xb0>
 8007d64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d68:	4649      	mov	r1, r9
 8007d6a:	4638      	mov	r0, r7
 8007d6c:	47c0      	blx	r8
 8007d6e:	3001      	adds	r0, #1
 8007d70:	d01e      	beq.n	8007db0 <_printf_common+0xa4>
 8007d72:	6823      	ldr	r3, [r4, #0]
 8007d74:	6922      	ldr	r2, [r4, #16]
 8007d76:	f003 0306 	and.w	r3, r3, #6
 8007d7a:	2b04      	cmp	r3, #4
 8007d7c:	bf02      	ittt	eq
 8007d7e:	68e5      	ldreq	r5, [r4, #12]
 8007d80:	6833      	ldreq	r3, [r6, #0]
 8007d82:	1aed      	subeq	r5, r5, r3
 8007d84:	68a3      	ldr	r3, [r4, #8]
 8007d86:	bf0c      	ite	eq
 8007d88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d8c:	2500      	movne	r5, #0
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	bfc4      	itt	gt
 8007d92:	1a9b      	subgt	r3, r3, r2
 8007d94:	18ed      	addgt	r5, r5, r3
 8007d96:	2600      	movs	r6, #0
 8007d98:	341a      	adds	r4, #26
 8007d9a:	42b5      	cmp	r5, r6
 8007d9c:	d11a      	bne.n	8007dd4 <_printf_common+0xc8>
 8007d9e:	2000      	movs	r0, #0
 8007da0:	e008      	b.n	8007db4 <_printf_common+0xa8>
 8007da2:	2301      	movs	r3, #1
 8007da4:	4652      	mov	r2, sl
 8007da6:	4649      	mov	r1, r9
 8007da8:	4638      	mov	r0, r7
 8007daa:	47c0      	blx	r8
 8007dac:	3001      	adds	r0, #1
 8007dae:	d103      	bne.n	8007db8 <_printf_common+0xac>
 8007db0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007db8:	3501      	adds	r5, #1
 8007dba:	e7c6      	b.n	8007d4a <_printf_common+0x3e>
 8007dbc:	18e1      	adds	r1, r4, r3
 8007dbe:	1c5a      	adds	r2, r3, #1
 8007dc0:	2030      	movs	r0, #48	; 0x30
 8007dc2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007dc6:	4422      	add	r2, r4
 8007dc8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007dcc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007dd0:	3302      	adds	r3, #2
 8007dd2:	e7c7      	b.n	8007d64 <_printf_common+0x58>
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	4622      	mov	r2, r4
 8007dd8:	4649      	mov	r1, r9
 8007dda:	4638      	mov	r0, r7
 8007ddc:	47c0      	blx	r8
 8007dde:	3001      	adds	r0, #1
 8007de0:	d0e6      	beq.n	8007db0 <_printf_common+0xa4>
 8007de2:	3601      	adds	r6, #1
 8007de4:	e7d9      	b.n	8007d9a <_printf_common+0x8e>
	...

08007de8 <_printf_i>:
 8007de8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007dec:	7e0f      	ldrb	r7, [r1, #24]
 8007dee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007df0:	2f78      	cmp	r7, #120	; 0x78
 8007df2:	4691      	mov	r9, r2
 8007df4:	4680      	mov	r8, r0
 8007df6:	460c      	mov	r4, r1
 8007df8:	469a      	mov	sl, r3
 8007dfa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007dfe:	d807      	bhi.n	8007e10 <_printf_i+0x28>
 8007e00:	2f62      	cmp	r7, #98	; 0x62
 8007e02:	d80a      	bhi.n	8007e1a <_printf_i+0x32>
 8007e04:	2f00      	cmp	r7, #0
 8007e06:	f000 80d4 	beq.w	8007fb2 <_printf_i+0x1ca>
 8007e0a:	2f58      	cmp	r7, #88	; 0x58
 8007e0c:	f000 80c0 	beq.w	8007f90 <_printf_i+0x1a8>
 8007e10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007e18:	e03a      	b.n	8007e90 <_printf_i+0xa8>
 8007e1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007e1e:	2b15      	cmp	r3, #21
 8007e20:	d8f6      	bhi.n	8007e10 <_printf_i+0x28>
 8007e22:	a101      	add	r1, pc, #4	; (adr r1, 8007e28 <_printf_i+0x40>)
 8007e24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e28:	08007e81 	.word	0x08007e81
 8007e2c:	08007e95 	.word	0x08007e95
 8007e30:	08007e11 	.word	0x08007e11
 8007e34:	08007e11 	.word	0x08007e11
 8007e38:	08007e11 	.word	0x08007e11
 8007e3c:	08007e11 	.word	0x08007e11
 8007e40:	08007e95 	.word	0x08007e95
 8007e44:	08007e11 	.word	0x08007e11
 8007e48:	08007e11 	.word	0x08007e11
 8007e4c:	08007e11 	.word	0x08007e11
 8007e50:	08007e11 	.word	0x08007e11
 8007e54:	08007f99 	.word	0x08007f99
 8007e58:	08007ec1 	.word	0x08007ec1
 8007e5c:	08007f53 	.word	0x08007f53
 8007e60:	08007e11 	.word	0x08007e11
 8007e64:	08007e11 	.word	0x08007e11
 8007e68:	08007fbb 	.word	0x08007fbb
 8007e6c:	08007e11 	.word	0x08007e11
 8007e70:	08007ec1 	.word	0x08007ec1
 8007e74:	08007e11 	.word	0x08007e11
 8007e78:	08007e11 	.word	0x08007e11
 8007e7c:	08007f5b 	.word	0x08007f5b
 8007e80:	682b      	ldr	r3, [r5, #0]
 8007e82:	1d1a      	adds	r2, r3, #4
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	602a      	str	r2, [r5, #0]
 8007e88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e90:	2301      	movs	r3, #1
 8007e92:	e09f      	b.n	8007fd4 <_printf_i+0x1ec>
 8007e94:	6820      	ldr	r0, [r4, #0]
 8007e96:	682b      	ldr	r3, [r5, #0]
 8007e98:	0607      	lsls	r7, r0, #24
 8007e9a:	f103 0104 	add.w	r1, r3, #4
 8007e9e:	6029      	str	r1, [r5, #0]
 8007ea0:	d501      	bpl.n	8007ea6 <_printf_i+0xbe>
 8007ea2:	681e      	ldr	r6, [r3, #0]
 8007ea4:	e003      	b.n	8007eae <_printf_i+0xc6>
 8007ea6:	0646      	lsls	r6, r0, #25
 8007ea8:	d5fb      	bpl.n	8007ea2 <_printf_i+0xba>
 8007eaa:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007eae:	2e00      	cmp	r6, #0
 8007eb0:	da03      	bge.n	8007eba <_printf_i+0xd2>
 8007eb2:	232d      	movs	r3, #45	; 0x2d
 8007eb4:	4276      	negs	r6, r6
 8007eb6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007eba:	485a      	ldr	r0, [pc, #360]	; (8008024 <_printf_i+0x23c>)
 8007ebc:	230a      	movs	r3, #10
 8007ebe:	e012      	b.n	8007ee6 <_printf_i+0xfe>
 8007ec0:	682b      	ldr	r3, [r5, #0]
 8007ec2:	6820      	ldr	r0, [r4, #0]
 8007ec4:	1d19      	adds	r1, r3, #4
 8007ec6:	6029      	str	r1, [r5, #0]
 8007ec8:	0605      	lsls	r5, r0, #24
 8007eca:	d501      	bpl.n	8007ed0 <_printf_i+0xe8>
 8007ecc:	681e      	ldr	r6, [r3, #0]
 8007ece:	e002      	b.n	8007ed6 <_printf_i+0xee>
 8007ed0:	0641      	lsls	r1, r0, #25
 8007ed2:	d5fb      	bpl.n	8007ecc <_printf_i+0xe4>
 8007ed4:	881e      	ldrh	r6, [r3, #0]
 8007ed6:	4853      	ldr	r0, [pc, #332]	; (8008024 <_printf_i+0x23c>)
 8007ed8:	2f6f      	cmp	r7, #111	; 0x6f
 8007eda:	bf0c      	ite	eq
 8007edc:	2308      	moveq	r3, #8
 8007ede:	230a      	movne	r3, #10
 8007ee0:	2100      	movs	r1, #0
 8007ee2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007ee6:	6865      	ldr	r5, [r4, #4]
 8007ee8:	60a5      	str	r5, [r4, #8]
 8007eea:	2d00      	cmp	r5, #0
 8007eec:	bfa2      	ittt	ge
 8007eee:	6821      	ldrge	r1, [r4, #0]
 8007ef0:	f021 0104 	bicge.w	r1, r1, #4
 8007ef4:	6021      	strge	r1, [r4, #0]
 8007ef6:	b90e      	cbnz	r6, 8007efc <_printf_i+0x114>
 8007ef8:	2d00      	cmp	r5, #0
 8007efa:	d04b      	beq.n	8007f94 <_printf_i+0x1ac>
 8007efc:	4615      	mov	r5, r2
 8007efe:	fbb6 f1f3 	udiv	r1, r6, r3
 8007f02:	fb03 6711 	mls	r7, r3, r1, r6
 8007f06:	5dc7      	ldrb	r7, [r0, r7]
 8007f08:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007f0c:	4637      	mov	r7, r6
 8007f0e:	42bb      	cmp	r3, r7
 8007f10:	460e      	mov	r6, r1
 8007f12:	d9f4      	bls.n	8007efe <_printf_i+0x116>
 8007f14:	2b08      	cmp	r3, #8
 8007f16:	d10b      	bne.n	8007f30 <_printf_i+0x148>
 8007f18:	6823      	ldr	r3, [r4, #0]
 8007f1a:	07de      	lsls	r6, r3, #31
 8007f1c:	d508      	bpl.n	8007f30 <_printf_i+0x148>
 8007f1e:	6923      	ldr	r3, [r4, #16]
 8007f20:	6861      	ldr	r1, [r4, #4]
 8007f22:	4299      	cmp	r1, r3
 8007f24:	bfde      	ittt	le
 8007f26:	2330      	movle	r3, #48	; 0x30
 8007f28:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007f2c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007f30:	1b52      	subs	r2, r2, r5
 8007f32:	6122      	str	r2, [r4, #16]
 8007f34:	f8cd a000 	str.w	sl, [sp]
 8007f38:	464b      	mov	r3, r9
 8007f3a:	aa03      	add	r2, sp, #12
 8007f3c:	4621      	mov	r1, r4
 8007f3e:	4640      	mov	r0, r8
 8007f40:	f7ff fee4 	bl	8007d0c <_printf_common>
 8007f44:	3001      	adds	r0, #1
 8007f46:	d14a      	bne.n	8007fde <_printf_i+0x1f6>
 8007f48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f4c:	b004      	add	sp, #16
 8007f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f52:	6823      	ldr	r3, [r4, #0]
 8007f54:	f043 0320 	orr.w	r3, r3, #32
 8007f58:	6023      	str	r3, [r4, #0]
 8007f5a:	4833      	ldr	r0, [pc, #204]	; (8008028 <_printf_i+0x240>)
 8007f5c:	2778      	movs	r7, #120	; 0x78
 8007f5e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007f62:	6823      	ldr	r3, [r4, #0]
 8007f64:	6829      	ldr	r1, [r5, #0]
 8007f66:	061f      	lsls	r7, r3, #24
 8007f68:	f851 6b04 	ldr.w	r6, [r1], #4
 8007f6c:	d402      	bmi.n	8007f74 <_printf_i+0x18c>
 8007f6e:	065f      	lsls	r7, r3, #25
 8007f70:	bf48      	it	mi
 8007f72:	b2b6      	uxthmi	r6, r6
 8007f74:	07df      	lsls	r7, r3, #31
 8007f76:	bf48      	it	mi
 8007f78:	f043 0320 	orrmi.w	r3, r3, #32
 8007f7c:	6029      	str	r1, [r5, #0]
 8007f7e:	bf48      	it	mi
 8007f80:	6023      	strmi	r3, [r4, #0]
 8007f82:	b91e      	cbnz	r6, 8007f8c <_printf_i+0x1a4>
 8007f84:	6823      	ldr	r3, [r4, #0]
 8007f86:	f023 0320 	bic.w	r3, r3, #32
 8007f8a:	6023      	str	r3, [r4, #0]
 8007f8c:	2310      	movs	r3, #16
 8007f8e:	e7a7      	b.n	8007ee0 <_printf_i+0xf8>
 8007f90:	4824      	ldr	r0, [pc, #144]	; (8008024 <_printf_i+0x23c>)
 8007f92:	e7e4      	b.n	8007f5e <_printf_i+0x176>
 8007f94:	4615      	mov	r5, r2
 8007f96:	e7bd      	b.n	8007f14 <_printf_i+0x12c>
 8007f98:	682b      	ldr	r3, [r5, #0]
 8007f9a:	6826      	ldr	r6, [r4, #0]
 8007f9c:	6961      	ldr	r1, [r4, #20]
 8007f9e:	1d18      	adds	r0, r3, #4
 8007fa0:	6028      	str	r0, [r5, #0]
 8007fa2:	0635      	lsls	r5, r6, #24
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	d501      	bpl.n	8007fac <_printf_i+0x1c4>
 8007fa8:	6019      	str	r1, [r3, #0]
 8007faa:	e002      	b.n	8007fb2 <_printf_i+0x1ca>
 8007fac:	0670      	lsls	r0, r6, #25
 8007fae:	d5fb      	bpl.n	8007fa8 <_printf_i+0x1c0>
 8007fb0:	8019      	strh	r1, [r3, #0]
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	6123      	str	r3, [r4, #16]
 8007fb6:	4615      	mov	r5, r2
 8007fb8:	e7bc      	b.n	8007f34 <_printf_i+0x14c>
 8007fba:	682b      	ldr	r3, [r5, #0]
 8007fbc:	1d1a      	adds	r2, r3, #4
 8007fbe:	602a      	str	r2, [r5, #0]
 8007fc0:	681d      	ldr	r5, [r3, #0]
 8007fc2:	6862      	ldr	r2, [r4, #4]
 8007fc4:	2100      	movs	r1, #0
 8007fc6:	4628      	mov	r0, r5
 8007fc8:	f7f8 f91a 	bl	8000200 <memchr>
 8007fcc:	b108      	cbz	r0, 8007fd2 <_printf_i+0x1ea>
 8007fce:	1b40      	subs	r0, r0, r5
 8007fd0:	6060      	str	r0, [r4, #4]
 8007fd2:	6863      	ldr	r3, [r4, #4]
 8007fd4:	6123      	str	r3, [r4, #16]
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fdc:	e7aa      	b.n	8007f34 <_printf_i+0x14c>
 8007fde:	6923      	ldr	r3, [r4, #16]
 8007fe0:	462a      	mov	r2, r5
 8007fe2:	4649      	mov	r1, r9
 8007fe4:	4640      	mov	r0, r8
 8007fe6:	47d0      	blx	sl
 8007fe8:	3001      	adds	r0, #1
 8007fea:	d0ad      	beq.n	8007f48 <_printf_i+0x160>
 8007fec:	6823      	ldr	r3, [r4, #0]
 8007fee:	079b      	lsls	r3, r3, #30
 8007ff0:	d413      	bmi.n	800801a <_printf_i+0x232>
 8007ff2:	68e0      	ldr	r0, [r4, #12]
 8007ff4:	9b03      	ldr	r3, [sp, #12]
 8007ff6:	4298      	cmp	r0, r3
 8007ff8:	bfb8      	it	lt
 8007ffa:	4618      	movlt	r0, r3
 8007ffc:	e7a6      	b.n	8007f4c <_printf_i+0x164>
 8007ffe:	2301      	movs	r3, #1
 8008000:	4632      	mov	r2, r6
 8008002:	4649      	mov	r1, r9
 8008004:	4640      	mov	r0, r8
 8008006:	47d0      	blx	sl
 8008008:	3001      	adds	r0, #1
 800800a:	d09d      	beq.n	8007f48 <_printf_i+0x160>
 800800c:	3501      	adds	r5, #1
 800800e:	68e3      	ldr	r3, [r4, #12]
 8008010:	9903      	ldr	r1, [sp, #12]
 8008012:	1a5b      	subs	r3, r3, r1
 8008014:	42ab      	cmp	r3, r5
 8008016:	dcf2      	bgt.n	8007ffe <_printf_i+0x216>
 8008018:	e7eb      	b.n	8007ff2 <_printf_i+0x20a>
 800801a:	2500      	movs	r5, #0
 800801c:	f104 0619 	add.w	r6, r4, #25
 8008020:	e7f5      	b.n	800800e <_printf_i+0x226>
 8008022:	bf00      	nop
 8008024:	0800b9b3 	.word	0x0800b9b3
 8008028:	0800b9c4 	.word	0x0800b9c4

0800802c <_scanf_float>:
 800802c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008030:	b087      	sub	sp, #28
 8008032:	4617      	mov	r7, r2
 8008034:	9303      	str	r3, [sp, #12]
 8008036:	688b      	ldr	r3, [r1, #8]
 8008038:	1e5a      	subs	r2, r3, #1
 800803a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800803e:	bf83      	ittte	hi
 8008040:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008044:	195b      	addhi	r3, r3, r5
 8008046:	9302      	strhi	r3, [sp, #8]
 8008048:	2300      	movls	r3, #0
 800804a:	bf86      	itte	hi
 800804c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008050:	608b      	strhi	r3, [r1, #8]
 8008052:	9302      	strls	r3, [sp, #8]
 8008054:	680b      	ldr	r3, [r1, #0]
 8008056:	468b      	mov	fp, r1
 8008058:	2500      	movs	r5, #0
 800805a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800805e:	f84b 3b1c 	str.w	r3, [fp], #28
 8008062:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008066:	4680      	mov	r8, r0
 8008068:	460c      	mov	r4, r1
 800806a:	465e      	mov	r6, fp
 800806c:	46aa      	mov	sl, r5
 800806e:	46a9      	mov	r9, r5
 8008070:	9501      	str	r5, [sp, #4]
 8008072:	68a2      	ldr	r2, [r4, #8]
 8008074:	b152      	cbz	r2, 800808c <_scanf_float+0x60>
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	781b      	ldrb	r3, [r3, #0]
 800807a:	2b4e      	cmp	r3, #78	; 0x4e
 800807c:	d864      	bhi.n	8008148 <_scanf_float+0x11c>
 800807e:	2b40      	cmp	r3, #64	; 0x40
 8008080:	d83c      	bhi.n	80080fc <_scanf_float+0xd0>
 8008082:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008086:	b2c8      	uxtb	r0, r1
 8008088:	280e      	cmp	r0, #14
 800808a:	d93a      	bls.n	8008102 <_scanf_float+0xd6>
 800808c:	f1b9 0f00 	cmp.w	r9, #0
 8008090:	d003      	beq.n	800809a <_scanf_float+0x6e>
 8008092:	6823      	ldr	r3, [r4, #0]
 8008094:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008098:	6023      	str	r3, [r4, #0]
 800809a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800809e:	f1ba 0f01 	cmp.w	sl, #1
 80080a2:	f200 8113 	bhi.w	80082cc <_scanf_float+0x2a0>
 80080a6:	455e      	cmp	r6, fp
 80080a8:	f200 8105 	bhi.w	80082b6 <_scanf_float+0x28a>
 80080ac:	2501      	movs	r5, #1
 80080ae:	4628      	mov	r0, r5
 80080b0:	b007      	add	sp, #28
 80080b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080b6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80080ba:	2a0d      	cmp	r2, #13
 80080bc:	d8e6      	bhi.n	800808c <_scanf_float+0x60>
 80080be:	a101      	add	r1, pc, #4	; (adr r1, 80080c4 <_scanf_float+0x98>)
 80080c0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80080c4:	08008203 	.word	0x08008203
 80080c8:	0800808d 	.word	0x0800808d
 80080cc:	0800808d 	.word	0x0800808d
 80080d0:	0800808d 	.word	0x0800808d
 80080d4:	08008263 	.word	0x08008263
 80080d8:	0800823b 	.word	0x0800823b
 80080dc:	0800808d 	.word	0x0800808d
 80080e0:	0800808d 	.word	0x0800808d
 80080e4:	08008211 	.word	0x08008211
 80080e8:	0800808d 	.word	0x0800808d
 80080ec:	0800808d 	.word	0x0800808d
 80080f0:	0800808d 	.word	0x0800808d
 80080f4:	0800808d 	.word	0x0800808d
 80080f8:	080081c9 	.word	0x080081c9
 80080fc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008100:	e7db      	b.n	80080ba <_scanf_float+0x8e>
 8008102:	290e      	cmp	r1, #14
 8008104:	d8c2      	bhi.n	800808c <_scanf_float+0x60>
 8008106:	a001      	add	r0, pc, #4	; (adr r0, 800810c <_scanf_float+0xe0>)
 8008108:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800810c:	080081bb 	.word	0x080081bb
 8008110:	0800808d 	.word	0x0800808d
 8008114:	080081bb 	.word	0x080081bb
 8008118:	0800824f 	.word	0x0800824f
 800811c:	0800808d 	.word	0x0800808d
 8008120:	08008169 	.word	0x08008169
 8008124:	080081a5 	.word	0x080081a5
 8008128:	080081a5 	.word	0x080081a5
 800812c:	080081a5 	.word	0x080081a5
 8008130:	080081a5 	.word	0x080081a5
 8008134:	080081a5 	.word	0x080081a5
 8008138:	080081a5 	.word	0x080081a5
 800813c:	080081a5 	.word	0x080081a5
 8008140:	080081a5 	.word	0x080081a5
 8008144:	080081a5 	.word	0x080081a5
 8008148:	2b6e      	cmp	r3, #110	; 0x6e
 800814a:	d809      	bhi.n	8008160 <_scanf_float+0x134>
 800814c:	2b60      	cmp	r3, #96	; 0x60
 800814e:	d8b2      	bhi.n	80080b6 <_scanf_float+0x8a>
 8008150:	2b54      	cmp	r3, #84	; 0x54
 8008152:	d077      	beq.n	8008244 <_scanf_float+0x218>
 8008154:	2b59      	cmp	r3, #89	; 0x59
 8008156:	d199      	bne.n	800808c <_scanf_float+0x60>
 8008158:	2d07      	cmp	r5, #7
 800815a:	d197      	bne.n	800808c <_scanf_float+0x60>
 800815c:	2508      	movs	r5, #8
 800815e:	e029      	b.n	80081b4 <_scanf_float+0x188>
 8008160:	2b74      	cmp	r3, #116	; 0x74
 8008162:	d06f      	beq.n	8008244 <_scanf_float+0x218>
 8008164:	2b79      	cmp	r3, #121	; 0x79
 8008166:	e7f6      	b.n	8008156 <_scanf_float+0x12a>
 8008168:	6821      	ldr	r1, [r4, #0]
 800816a:	05c8      	lsls	r0, r1, #23
 800816c:	d51a      	bpl.n	80081a4 <_scanf_float+0x178>
 800816e:	9b02      	ldr	r3, [sp, #8]
 8008170:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008174:	6021      	str	r1, [r4, #0]
 8008176:	f109 0901 	add.w	r9, r9, #1
 800817a:	b11b      	cbz	r3, 8008184 <_scanf_float+0x158>
 800817c:	3b01      	subs	r3, #1
 800817e:	3201      	adds	r2, #1
 8008180:	9302      	str	r3, [sp, #8]
 8008182:	60a2      	str	r2, [r4, #8]
 8008184:	68a3      	ldr	r3, [r4, #8]
 8008186:	3b01      	subs	r3, #1
 8008188:	60a3      	str	r3, [r4, #8]
 800818a:	6923      	ldr	r3, [r4, #16]
 800818c:	3301      	adds	r3, #1
 800818e:	6123      	str	r3, [r4, #16]
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	3b01      	subs	r3, #1
 8008194:	2b00      	cmp	r3, #0
 8008196:	607b      	str	r3, [r7, #4]
 8008198:	f340 8084 	ble.w	80082a4 <_scanf_float+0x278>
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	3301      	adds	r3, #1
 80081a0:	603b      	str	r3, [r7, #0]
 80081a2:	e766      	b.n	8008072 <_scanf_float+0x46>
 80081a4:	eb1a 0f05 	cmn.w	sl, r5
 80081a8:	f47f af70 	bne.w	800808c <_scanf_float+0x60>
 80081ac:	6822      	ldr	r2, [r4, #0]
 80081ae:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80081b2:	6022      	str	r2, [r4, #0]
 80081b4:	f806 3b01 	strb.w	r3, [r6], #1
 80081b8:	e7e4      	b.n	8008184 <_scanf_float+0x158>
 80081ba:	6822      	ldr	r2, [r4, #0]
 80081bc:	0610      	lsls	r0, r2, #24
 80081be:	f57f af65 	bpl.w	800808c <_scanf_float+0x60>
 80081c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80081c6:	e7f4      	b.n	80081b2 <_scanf_float+0x186>
 80081c8:	f1ba 0f00 	cmp.w	sl, #0
 80081cc:	d10e      	bne.n	80081ec <_scanf_float+0x1c0>
 80081ce:	f1b9 0f00 	cmp.w	r9, #0
 80081d2:	d10e      	bne.n	80081f2 <_scanf_float+0x1c6>
 80081d4:	6822      	ldr	r2, [r4, #0]
 80081d6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80081da:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80081de:	d108      	bne.n	80081f2 <_scanf_float+0x1c6>
 80081e0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80081e4:	6022      	str	r2, [r4, #0]
 80081e6:	f04f 0a01 	mov.w	sl, #1
 80081ea:	e7e3      	b.n	80081b4 <_scanf_float+0x188>
 80081ec:	f1ba 0f02 	cmp.w	sl, #2
 80081f0:	d055      	beq.n	800829e <_scanf_float+0x272>
 80081f2:	2d01      	cmp	r5, #1
 80081f4:	d002      	beq.n	80081fc <_scanf_float+0x1d0>
 80081f6:	2d04      	cmp	r5, #4
 80081f8:	f47f af48 	bne.w	800808c <_scanf_float+0x60>
 80081fc:	3501      	adds	r5, #1
 80081fe:	b2ed      	uxtb	r5, r5
 8008200:	e7d8      	b.n	80081b4 <_scanf_float+0x188>
 8008202:	f1ba 0f01 	cmp.w	sl, #1
 8008206:	f47f af41 	bne.w	800808c <_scanf_float+0x60>
 800820a:	f04f 0a02 	mov.w	sl, #2
 800820e:	e7d1      	b.n	80081b4 <_scanf_float+0x188>
 8008210:	b97d      	cbnz	r5, 8008232 <_scanf_float+0x206>
 8008212:	f1b9 0f00 	cmp.w	r9, #0
 8008216:	f47f af3c 	bne.w	8008092 <_scanf_float+0x66>
 800821a:	6822      	ldr	r2, [r4, #0]
 800821c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008220:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008224:	f47f af39 	bne.w	800809a <_scanf_float+0x6e>
 8008228:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800822c:	6022      	str	r2, [r4, #0]
 800822e:	2501      	movs	r5, #1
 8008230:	e7c0      	b.n	80081b4 <_scanf_float+0x188>
 8008232:	2d03      	cmp	r5, #3
 8008234:	d0e2      	beq.n	80081fc <_scanf_float+0x1d0>
 8008236:	2d05      	cmp	r5, #5
 8008238:	e7de      	b.n	80081f8 <_scanf_float+0x1cc>
 800823a:	2d02      	cmp	r5, #2
 800823c:	f47f af26 	bne.w	800808c <_scanf_float+0x60>
 8008240:	2503      	movs	r5, #3
 8008242:	e7b7      	b.n	80081b4 <_scanf_float+0x188>
 8008244:	2d06      	cmp	r5, #6
 8008246:	f47f af21 	bne.w	800808c <_scanf_float+0x60>
 800824a:	2507      	movs	r5, #7
 800824c:	e7b2      	b.n	80081b4 <_scanf_float+0x188>
 800824e:	6822      	ldr	r2, [r4, #0]
 8008250:	0591      	lsls	r1, r2, #22
 8008252:	f57f af1b 	bpl.w	800808c <_scanf_float+0x60>
 8008256:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800825a:	6022      	str	r2, [r4, #0]
 800825c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008260:	e7a8      	b.n	80081b4 <_scanf_float+0x188>
 8008262:	6822      	ldr	r2, [r4, #0]
 8008264:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008268:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800826c:	d006      	beq.n	800827c <_scanf_float+0x250>
 800826e:	0550      	lsls	r0, r2, #21
 8008270:	f57f af0c 	bpl.w	800808c <_scanf_float+0x60>
 8008274:	f1b9 0f00 	cmp.w	r9, #0
 8008278:	f43f af0f 	beq.w	800809a <_scanf_float+0x6e>
 800827c:	0591      	lsls	r1, r2, #22
 800827e:	bf58      	it	pl
 8008280:	9901      	ldrpl	r1, [sp, #4]
 8008282:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008286:	bf58      	it	pl
 8008288:	eba9 0101 	subpl.w	r1, r9, r1
 800828c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008290:	bf58      	it	pl
 8008292:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008296:	6022      	str	r2, [r4, #0]
 8008298:	f04f 0900 	mov.w	r9, #0
 800829c:	e78a      	b.n	80081b4 <_scanf_float+0x188>
 800829e:	f04f 0a03 	mov.w	sl, #3
 80082a2:	e787      	b.n	80081b4 <_scanf_float+0x188>
 80082a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80082a8:	4639      	mov	r1, r7
 80082aa:	4640      	mov	r0, r8
 80082ac:	4798      	blx	r3
 80082ae:	2800      	cmp	r0, #0
 80082b0:	f43f aedf 	beq.w	8008072 <_scanf_float+0x46>
 80082b4:	e6ea      	b.n	800808c <_scanf_float+0x60>
 80082b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80082be:	463a      	mov	r2, r7
 80082c0:	4640      	mov	r0, r8
 80082c2:	4798      	blx	r3
 80082c4:	6923      	ldr	r3, [r4, #16]
 80082c6:	3b01      	subs	r3, #1
 80082c8:	6123      	str	r3, [r4, #16]
 80082ca:	e6ec      	b.n	80080a6 <_scanf_float+0x7a>
 80082cc:	1e6b      	subs	r3, r5, #1
 80082ce:	2b06      	cmp	r3, #6
 80082d0:	d825      	bhi.n	800831e <_scanf_float+0x2f2>
 80082d2:	2d02      	cmp	r5, #2
 80082d4:	d836      	bhi.n	8008344 <_scanf_float+0x318>
 80082d6:	455e      	cmp	r6, fp
 80082d8:	f67f aee8 	bls.w	80080ac <_scanf_float+0x80>
 80082dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082e0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80082e4:	463a      	mov	r2, r7
 80082e6:	4640      	mov	r0, r8
 80082e8:	4798      	blx	r3
 80082ea:	6923      	ldr	r3, [r4, #16]
 80082ec:	3b01      	subs	r3, #1
 80082ee:	6123      	str	r3, [r4, #16]
 80082f0:	e7f1      	b.n	80082d6 <_scanf_float+0x2aa>
 80082f2:	9802      	ldr	r0, [sp, #8]
 80082f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082f8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80082fc:	9002      	str	r0, [sp, #8]
 80082fe:	463a      	mov	r2, r7
 8008300:	4640      	mov	r0, r8
 8008302:	4798      	blx	r3
 8008304:	6923      	ldr	r3, [r4, #16]
 8008306:	3b01      	subs	r3, #1
 8008308:	6123      	str	r3, [r4, #16]
 800830a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800830e:	fa5f fa8a 	uxtb.w	sl, sl
 8008312:	f1ba 0f02 	cmp.w	sl, #2
 8008316:	d1ec      	bne.n	80082f2 <_scanf_float+0x2c6>
 8008318:	3d03      	subs	r5, #3
 800831a:	b2ed      	uxtb	r5, r5
 800831c:	1b76      	subs	r6, r6, r5
 800831e:	6823      	ldr	r3, [r4, #0]
 8008320:	05da      	lsls	r2, r3, #23
 8008322:	d52f      	bpl.n	8008384 <_scanf_float+0x358>
 8008324:	055b      	lsls	r3, r3, #21
 8008326:	d510      	bpl.n	800834a <_scanf_float+0x31e>
 8008328:	455e      	cmp	r6, fp
 800832a:	f67f aebf 	bls.w	80080ac <_scanf_float+0x80>
 800832e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008332:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008336:	463a      	mov	r2, r7
 8008338:	4640      	mov	r0, r8
 800833a:	4798      	blx	r3
 800833c:	6923      	ldr	r3, [r4, #16]
 800833e:	3b01      	subs	r3, #1
 8008340:	6123      	str	r3, [r4, #16]
 8008342:	e7f1      	b.n	8008328 <_scanf_float+0x2fc>
 8008344:	46aa      	mov	sl, r5
 8008346:	9602      	str	r6, [sp, #8]
 8008348:	e7df      	b.n	800830a <_scanf_float+0x2de>
 800834a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800834e:	6923      	ldr	r3, [r4, #16]
 8008350:	2965      	cmp	r1, #101	; 0x65
 8008352:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8008356:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 800835a:	6123      	str	r3, [r4, #16]
 800835c:	d00c      	beq.n	8008378 <_scanf_float+0x34c>
 800835e:	2945      	cmp	r1, #69	; 0x45
 8008360:	d00a      	beq.n	8008378 <_scanf_float+0x34c>
 8008362:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008366:	463a      	mov	r2, r7
 8008368:	4640      	mov	r0, r8
 800836a:	4798      	blx	r3
 800836c:	6923      	ldr	r3, [r4, #16]
 800836e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008372:	3b01      	subs	r3, #1
 8008374:	1eb5      	subs	r5, r6, #2
 8008376:	6123      	str	r3, [r4, #16]
 8008378:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800837c:	463a      	mov	r2, r7
 800837e:	4640      	mov	r0, r8
 8008380:	4798      	blx	r3
 8008382:	462e      	mov	r6, r5
 8008384:	6825      	ldr	r5, [r4, #0]
 8008386:	f015 0510 	ands.w	r5, r5, #16
 800838a:	d158      	bne.n	800843e <_scanf_float+0x412>
 800838c:	7035      	strb	r5, [r6, #0]
 800838e:	6823      	ldr	r3, [r4, #0]
 8008390:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008394:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008398:	d11c      	bne.n	80083d4 <_scanf_float+0x3a8>
 800839a:	9b01      	ldr	r3, [sp, #4]
 800839c:	454b      	cmp	r3, r9
 800839e:	eba3 0209 	sub.w	r2, r3, r9
 80083a2:	d124      	bne.n	80083ee <_scanf_float+0x3c2>
 80083a4:	2200      	movs	r2, #0
 80083a6:	4659      	mov	r1, fp
 80083a8:	4640      	mov	r0, r8
 80083aa:	f7ff f939 	bl	8007620 <_strtod_r>
 80083ae:	9b03      	ldr	r3, [sp, #12]
 80083b0:	6821      	ldr	r1, [r4, #0]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f011 0f02 	tst.w	r1, #2
 80083b8:	ec57 6b10 	vmov	r6, r7, d0
 80083bc:	f103 0204 	add.w	r2, r3, #4
 80083c0:	d020      	beq.n	8008404 <_scanf_float+0x3d8>
 80083c2:	9903      	ldr	r1, [sp, #12]
 80083c4:	600a      	str	r2, [r1, #0]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	e9c3 6700 	strd	r6, r7, [r3]
 80083cc:	68e3      	ldr	r3, [r4, #12]
 80083ce:	3301      	adds	r3, #1
 80083d0:	60e3      	str	r3, [r4, #12]
 80083d2:	e66c      	b.n	80080ae <_scanf_float+0x82>
 80083d4:	9b04      	ldr	r3, [sp, #16]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d0e4      	beq.n	80083a4 <_scanf_float+0x378>
 80083da:	9905      	ldr	r1, [sp, #20]
 80083dc:	230a      	movs	r3, #10
 80083de:	462a      	mov	r2, r5
 80083e0:	3101      	adds	r1, #1
 80083e2:	4640      	mov	r0, r8
 80083e4:	f7ff f9b0 	bl	8007748 <_strtol_r>
 80083e8:	9b04      	ldr	r3, [sp, #16]
 80083ea:	9e05      	ldr	r6, [sp, #20]
 80083ec:	1ac2      	subs	r2, r0, r3
 80083ee:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80083f2:	429e      	cmp	r6, r3
 80083f4:	bf28      	it	cs
 80083f6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80083fa:	4912      	ldr	r1, [pc, #72]	; (8008444 <_scanf_float+0x418>)
 80083fc:	4630      	mov	r0, r6
 80083fe:	f000 f955 	bl	80086ac <siprintf>
 8008402:	e7cf      	b.n	80083a4 <_scanf_float+0x378>
 8008404:	f011 0f04 	tst.w	r1, #4
 8008408:	9903      	ldr	r1, [sp, #12]
 800840a:	600a      	str	r2, [r1, #0]
 800840c:	d1db      	bne.n	80083c6 <_scanf_float+0x39a>
 800840e:	f8d3 8000 	ldr.w	r8, [r3]
 8008412:	ee10 2a10 	vmov	r2, s0
 8008416:	ee10 0a10 	vmov	r0, s0
 800841a:	463b      	mov	r3, r7
 800841c:	4639      	mov	r1, r7
 800841e:	f7f8 fb9d 	bl	8000b5c <__aeabi_dcmpun>
 8008422:	b128      	cbz	r0, 8008430 <_scanf_float+0x404>
 8008424:	4808      	ldr	r0, [pc, #32]	; (8008448 <_scanf_float+0x41c>)
 8008426:	f000 fb3f 	bl	8008aa8 <nanf>
 800842a:	ed88 0a00 	vstr	s0, [r8]
 800842e:	e7cd      	b.n	80083cc <_scanf_float+0x3a0>
 8008430:	4630      	mov	r0, r6
 8008432:	4639      	mov	r1, r7
 8008434:	f7f8 fbf0 	bl	8000c18 <__aeabi_d2f>
 8008438:	f8c8 0000 	str.w	r0, [r8]
 800843c:	e7c6      	b.n	80083cc <_scanf_float+0x3a0>
 800843e:	2500      	movs	r5, #0
 8008440:	e635      	b.n	80080ae <_scanf_float+0x82>
 8008442:	bf00      	nop
 8008444:	0800b9d5 	.word	0x0800b9d5
 8008448:	0800ba8e 	.word	0x0800ba8e

0800844c <std>:
 800844c:	2300      	movs	r3, #0
 800844e:	b510      	push	{r4, lr}
 8008450:	4604      	mov	r4, r0
 8008452:	e9c0 3300 	strd	r3, r3, [r0]
 8008456:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800845a:	6083      	str	r3, [r0, #8]
 800845c:	8181      	strh	r1, [r0, #12]
 800845e:	6643      	str	r3, [r0, #100]	; 0x64
 8008460:	81c2      	strh	r2, [r0, #14]
 8008462:	6183      	str	r3, [r0, #24]
 8008464:	4619      	mov	r1, r3
 8008466:	2208      	movs	r2, #8
 8008468:	305c      	adds	r0, #92	; 0x5c
 800846a:	f000 fa17 	bl	800889c <memset>
 800846e:	4b0d      	ldr	r3, [pc, #52]	; (80084a4 <std+0x58>)
 8008470:	6263      	str	r3, [r4, #36]	; 0x24
 8008472:	4b0d      	ldr	r3, [pc, #52]	; (80084a8 <std+0x5c>)
 8008474:	62a3      	str	r3, [r4, #40]	; 0x28
 8008476:	4b0d      	ldr	r3, [pc, #52]	; (80084ac <std+0x60>)
 8008478:	62e3      	str	r3, [r4, #44]	; 0x2c
 800847a:	4b0d      	ldr	r3, [pc, #52]	; (80084b0 <std+0x64>)
 800847c:	6323      	str	r3, [r4, #48]	; 0x30
 800847e:	4b0d      	ldr	r3, [pc, #52]	; (80084b4 <std+0x68>)
 8008480:	6224      	str	r4, [r4, #32]
 8008482:	429c      	cmp	r4, r3
 8008484:	d006      	beq.n	8008494 <std+0x48>
 8008486:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800848a:	4294      	cmp	r4, r2
 800848c:	d002      	beq.n	8008494 <std+0x48>
 800848e:	33d0      	adds	r3, #208	; 0xd0
 8008490:	429c      	cmp	r4, r3
 8008492:	d105      	bne.n	80084a0 <std+0x54>
 8008494:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800849c:	f000 bae8 	b.w	8008a70 <__retarget_lock_init_recursive>
 80084a0:	bd10      	pop	{r4, pc}
 80084a2:	bf00      	nop
 80084a4:	080086ed 	.word	0x080086ed
 80084a8:	0800870f 	.word	0x0800870f
 80084ac:	08008747 	.word	0x08008747
 80084b0:	0800876b 	.word	0x0800876b
 80084b4:	20000538 	.word	0x20000538

080084b8 <stdio_exit_handler>:
 80084b8:	4a02      	ldr	r2, [pc, #8]	; (80084c4 <stdio_exit_handler+0xc>)
 80084ba:	4903      	ldr	r1, [pc, #12]	; (80084c8 <stdio_exit_handler+0x10>)
 80084bc:	4803      	ldr	r0, [pc, #12]	; (80084cc <stdio_exit_handler+0x14>)
 80084be:	f000 b869 	b.w	8008594 <_fwalk_sglue>
 80084c2:	bf00      	nop
 80084c4:	2000000c 	.word	0x2000000c
 80084c8:	0800b071 	.word	0x0800b071
 80084cc:	20000184 	.word	0x20000184

080084d0 <cleanup_stdio>:
 80084d0:	6841      	ldr	r1, [r0, #4]
 80084d2:	4b0c      	ldr	r3, [pc, #48]	; (8008504 <cleanup_stdio+0x34>)
 80084d4:	4299      	cmp	r1, r3
 80084d6:	b510      	push	{r4, lr}
 80084d8:	4604      	mov	r4, r0
 80084da:	d001      	beq.n	80084e0 <cleanup_stdio+0x10>
 80084dc:	f002 fdc8 	bl	800b070 <_fflush_r>
 80084e0:	68a1      	ldr	r1, [r4, #8]
 80084e2:	4b09      	ldr	r3, [pc, #36]	; (8008508 <cleanup_stdio+0x38>)
 80084e4:	4299      	cmp	r1, r3
 80084e6:	d002      	beq.n	80084ee <cleanup_stdio+0x1e>
 80084e8:	4620      	mov	r0, r4
 80084ea:	f002 fdc1 	bl	800b070 <_fflush_r>
 80084ee:	68e1      	ldr	r1, [r4, #12]
 80084f0:	4b06      	ldr	r3, [pc, #24]	; (800850c <cleanup_stdio+0x3c>)
 80084f2:	4299      	cmp	r1, r3
 80084f4:	d004      	beq.n	8008500 <cleanup_stdio+0x30>
 80084f6:	4620      	mov	r0, r4
 80084f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084fc:	f002 bdb8 	b.w	800b070 <_fflush_r>
 8008500:	bd10      	pop	{r4, pc}
 8008502:	bf00      	nop
 8008504:	20000538 	.word	0x20000538
 8008508:	200005a0 	.word	0x200005a0
 800850c:	20000608 	.word	0x20000608

08008510 <global_stdio_init.part.0>:
 8008510:	b510      	push	{r4, lr}
 8008512:	4b0b      	ldr	r3, [pc, #44]	; (8008540 <global_stdio_init.part.0+0x30>)
 8008514:	4c0b      	ldr	r4, [pc, #44]	; (8008544 <global_stdio_init.part.0+0x34>)
 8008516:	4a0c      	ldr	r2, [pc, #48]	; (8008548 <global_stdio_init.part.0+0x38>)
 8008518:	601a      	str	r2, [r3, #0]
 800851a:	4620      	mov	r0, r4
 800851c:	2200      	movs	r2, #0
 800851e:	2104      	movs	r1, #4
 8008520:	f7ff ff94 	bl	800844c <std>
 8008524:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008528:	2201      	movs	r2, #1
 800852a:	2109      	movs	r1, #9
 800852c:	f7ff ff8e 	bl	800844c <std>
 8008530:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008534:	2202      	movs	r2, #2
 8008536:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800853a:	2112      	movs	r1, #18
 800853c:	f7ff bf86 	b.w	800844c <std>
 8008540:	20000670 	.word	0x20000670
 8008544:	20000538 	.word	0x20000538
 8008548:	080084b9 	.word	0x080084b9

0800854c <__sfp_lock_acquire>:
 800854c:	4801      	ldr	r0, [pc, #4]	; (8008554 <__sfp_lock_acquire+0x8>)
 800854e:	f000 ba90 	b.w	8008a72 <__retarget_lock_acquire_recursive>
 8008552:	bf00      	nop
 8008554:	20000679 	.word	0x20000679

08008558 <__sfp_lock_release>:
 8008558:	4801      	ldr	r0, [pc, #4]	; (8008560 <__sfp_lock_release+0x8>)
 800855a:	f000 ba8b 	b.w	8008a74 <__retarget_lock_release_recursive>
 800855e:	bf00      	nop
 8008560:	20000679 	.word	0x20000679

08008564 <__sinit>:
 8008564:	b510      	push	{r4, lr}
 8008566:	4604      	mov	r4, r0
 8008568:	f7ff fff0 	bl	800854c <__sfp_lock_acquire>
 800856c:	6a23      	ldr	r3, [r4, #32]
 800856e:	b11b      	cbz	r3, 8008578 <__sinit+0x14>
 8008570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008574:	f7ff bff0 	b.w	8008558 <__sfp_lock_release>
 8008578:	4b04      	ldr	r3, [pc, #16]	; (800858c <__sinit+0x28>)
 800857a:	6223      	str	r3, [r4, #32]
 800857c:	4b04      	ldr	r3, [pc, #16]	; (8008590 <__sinit+0x2c>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d1f5      	bne.n	8008570 <__sinit+0xc>
 8008584:	f7ff ffc4 	bl	8008510 <global_stdio_init.part.0>
 8008588:	e7f2      	b.n	8008570 <__sinit+0xc>
 800858a:	bf00      	nop
 800858c:	080084d1 	.word	0x080084d1
 8008590:	20000670 	.word	0x20000670

08008594 <_fwalk_sglue>:
 8008594:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008598:	4607      	mov	r7, r0
 800859a:	4688      	mov	r8, r1
 800859c:	4614      	mov	r4, r2
 800859e:	2600      	movs	r6, #0
 80085a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80085a4:	f1b9 0901 	subs.w	r9, r9, #1
 80085a8:	d505      	bpl.n	80085b6 <_fwalk_sglue+0x22>
 80085aa:	6824      	ldr	r4, [r4, #0]
 80085ac:	2c00      	cmp	r4, #0
 80085ae:	d1f7      	bne.n	80085a0 <_fwalk_sglue+0xc>
 80085b0:	4630      	mov	r0, r6
 80085b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085b6:	89ab      	ldrh	r3, [r5, #12]
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d907      	bls.n	80085cc <_fwalk_sglue+0x38>
 80085bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80085c0:	3301      	adds	r3, #1
 80085c2:	d003      	beq.n	80085cc <_fwalk_sglue+0x38>
 80085c4:	4629      	mov	r1, r5
 80085c6:	4638      	mov	r0, r7
 80085c8:	47c0      	blx	r8
 80085ca:	4306      	orrs	r6, r0
 80085cc:	3568      	adds	r5, #104	; 0x68
 80085ce:	e7e9      	b.n	80085a4 <_fwalk_sglue+0x10>

080085d0 <iprintf>:
 80085d0:	b40f      	push	{r0, r1, r2, r3}
 80085d2:	b507      	push	{r0, r1, r2, lr}
 80085d4:	4906      	ldr	r1, [pc, #24]	; (80085f0 <iprintf+0x20>)
 80085d6:	ab04      	add	r3, sp, #16
 80085d8:	6808      	ldr	r0, [r1, #0]
 80085da:	f853 2b04 	ldr.w	r2, [r3], #4
 80085de:	6881      	ldr	r1, [r0, #8]
 80085e0:	9301      	str	r3, [sp, #4]
 80085e2:	f002 fba5 	bl	800ad30 <_vfiprintf_r>
 80085e6:	b003      	add	sp, #12
 80085e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80085ec:	b004      	add	sp, #16
 80085ee:	4770      	bx	lr
 80085f0:	200001d0 	.word	0x200001d0

080085f4 <_puts_r>:
 80085f4:	6a03      	ldr	r3, [r0, #32]
 80085f6:	b570      	push	{r4, r5, r6, lr}
 80085f8:	6884      	ldr	r4, [r0, #8]
 80085fa:	4605      	mov	r5, r0
 80085fc:	460e      	mov	r6, r1
 80085fe:	b90b      	cbnz	r3, 8008604 <_puts_r+0x10>
 8008600:	f7ff ffb0 	bl	8008564 <__sinit>
 8008604:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008606:	07db      	lsls	r3, r3, #31
 8008608:	d405      	bmi.n	8008616 <_puts_r+0x22>
 800860a:	89a3      	ldrh	r3, [r4, #12]
 800860c:	0598      	lsls	r0, r3, #22
 800860e:	d402      	bmi.n	8008616 <_puts_r+0x22>
 8008610:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008612:	f000 fa2e 	bl	8008a72 <__retarget_lock_acquire_recursive>
 8008616:	89a3      	ldrh	r3, [r4, #12]
 8008618:	0719      	lsls	r1, r3, #28
 800861a:	d513      	bpl.n	8008644 <_puts_r+0x50>
 800861c:	6923      	ldr	r3, [r4, #16]
 800861e:	b18b      	cbz	r3, 8008644 <_puts_r+0x50>
 8008620:	3e01      	subs	r6, #1
 8008622:	68a3      	ldr	r3, [r4, #8]
 8008624:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008628:	3b01      	subs	r3, #1
 800862a:	60a3      	str	r3, [r4, #8]
 800862c:	b9e9      	cbnz	r1, 800866a <_puts_r+0x76>
 800862e:	2b00      	cmp	r3, #0
 8008630:	da2e      	bge.n	8008690 <_puts_r+0x9c>
 8008632:	4622      	mov	r2, r4
 8008634:	210a      	movs	r1, #10
 8008636:	4628      	mov	r0, r5
 8008638:	f000 f89b 	bl	8008772 <__swbuf_r>
 800863c:	3001      	adds	r0, #1
 800863e:	d007      	beq.n	8008650 <_puts_r+0x5c>
 8008640:	250a      	movs	r5, #10
 8008642:	e007      	b.n	8008654 <_puts_r+0x60>
 8008644:	4621      	mov	r1, r4
 8008646:	4628      	mov	r0, r5
 8008648:	f000 f8d0 	bl	80087ec <__swsetup_r>
 800864c:	2800      	cmp	r0, #0
 800864e:	d0e7      	beq.n	8008620 <_puts_r+0x2c>
 8008650:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008654:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008656:	07da      	lsls	r2, r3, #31
 8008658:	d405      	bmi.n	8008666 <_puts_r+0x72>
 800865a:	89a3      	ldrh	r3, [r4, #12]
 800865c:	059b      	lsls	r3, r3, #22
 800865e:	d402      	bmi.n	8008666 <_puts_r+0x72>
 8008660:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008662:	f000 fa07 	bl	8008a74 <__retarget_lock_release_recursive>
 8008666:	4628      	mov	r0, r5
 8008668:	bd70      	pop	{r4, r5, r6, pc}
 800866a:	2b00      	cmp	r3, #0
 800866c:	da04      	bge.n	8008678 <_puts_r+0x84>
 800866e:	69a2      	ldr	r2, [r4, #24]
 8008670:	429a      	cmp	r2, r3
 8008672:	dc06      	bgt.n	8008682 <_puts_r+0x8e>
 8008674:	290a      	cmp	r1, #10
 8008676:	d004      	beq.n	8008682 <_puts_r+0x8e>
 8008678:	6823      	ldr	r3, [r4, #0]
 800867a:	1c5a      	adds	r2, r3, #1
 800867c:	6022      	str	r2, [r4, #0]
 800867e:	7019      	strb	r1, [r3, #0]
 8008680:	e7cf      	b.n	8008622 <_puts_r+0x2e>
 8008682:	4622      	mov	r2, r4
 8008684:	4628      	mov	r0, r5
 8008686:	f000 f874 	bl	8008772 <__swbuf_r>
 800868a:	3001      	adds	r0, #1
 800868c:	d1c9      	bne.n	8008622 <_puts_r+0x2e>
 800868e:	e7df      	b.n	8008650 <_puts_r+0x5c>
 8008690:	6823      	ldr	r3, [r4, #0]
 8008692:	250a      	movs	r5, #10
 8008694:	1c5a      	adds	r2, r3, #1
 8008696:	6022      	str	r2, [r4, #0]
 8008698:	701d      	strb	r5, [r3, #0]
 800869a:	e7db      	b.n	8008654 <_puts_r+0x60>

0800869c <puts>:
 800869c:	4b02      	ldr	r3, [pc, #8]	; (80086a8 <puts+0xc>)
 800869e:	4601      	mov	r1, r0
 80086a0:	6818      	ldr	r0, [r3, #0]
 80086a2:	f7ff bfa7 	b.w	80085f4 <_puts_r>
 80086a6:	bf00      	nop
 80086a8:	200001d0 	.word	0x200001d0

080086ac <siprintf>:
 80086ac:	b40e      	push	{r1, r2, r3}
 80086ae:	b500      	push	{lr}
 80086b0:	b09c      	sub	sp, #112	; 0x70
 80086b2:	ab1d      	add	r3, sp, #116	; 0x74
 80086b4:	9002      	str	r0, [sp, #8]
 80086b6:	9006      	str	r0, [sp, #24]
 80086b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80086bc:	4809      	ldr	r0, [pc, #36]	; (80086e4 <siprintf+0x38>)
 80086be:	9107      	str	r1, [sp, #28]
 80086c0:	9104      	str	r1, [sp, #16]
 80086c2:	4909      	ldr	r1, [pc, #36]	; (80086e8 <siprintf+0x3c>)
 80086c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80086c8:	9105      	str	r1, [sp, #20]
 80086ca:	6800      	ldr	r0, [r0, #0]
 80086cc:	9301      	str	r3, [sp, #4]
 80086ce:	a902      	add	r1, sp, #8
 80086d0:	f002 fa06 	bl	800aae0 <_svfiprintf_r>
 80086d4:	9b02      	ldr	r3, [sp, #8]
 80086d6:	2200      	movs	r2, #0
 80086d8:	701a      	strb	r2, [r3, #0]
 80086da:	b01c      	add	sp, #112	; 0x70
 80086dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80086e0:	b003      	add	sp, #12
 80086e2:	4770      	bx	lr
 80086e4:	200001d0 	.word	0x200001d0
 80086e8:	ffff0208 	.word	0xffff0208

080086ec <__sread>:
 80086ec:	b510      	push	{r4, lr}
 80086ee:	460c      	mov	r4, r1
 80086f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086f4:	f000 f96e 	bl	80089d4 <_read_r>
 80086f8:	2800      	cmp	r0, #0
 80086fa:	bfab      	itete	ge
 80086fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80086fe:	89a3      	ldrhlt	r3, [r4, #12]
 8008700:	181b      	addge	r3, r3, r0
 8008702:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008706:	bfac      	ite	ge
 8008708:	6563      	strge	r3, [r4, #84]	; 0x54
 800870a:	81a3      	strhlt	r3, [r4, #12]
 800870c:	bd10      	pop	{r4, pc}

0800870e <__swrite>:
 800870e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008712:	461f      	mov	r7, r3
 8008714:	898b      	ldrh	r3, [r1, #12]
 8008716:	05db      	lsls	r3, r3, #23
 8008718:	4605      	mov	r5, r0
 800871a:	460c      	mov	r4, r1
 800871c:	4616      	mov	r6, r2
 800871e:	d505      	bpl.n	800872c <__swrite+0x1e>
 8008720:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008724:	2302      	movs	r3, #2
 8008726:	2200      	movs	r2, #0
 8008728:	f000 f942 	bl	80089b0 <_lseek_r>
 800872c:	89a3      	ldrh	r3, [r4, #12]
 800872e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008732:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008736:	81a3      	strh	r3, [r4, #12]
 8008738:	4632      	mov	r2, r6
 800873a:	463b      	mov	r3, r7
 800873c:	4628      	mov	r0, r5
 800873e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008742:	f000 b959 	b.w	80089f8 <_write_r>

08008746 <__sseek>:
 8008746:	b510      	push	{r4, lr}
 8008748:	460c      	mov	r4, r1
 800874a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800874e:	f000 f92f 	bl	80089b0 <_lseek_r>
 8008752:	1c43      	adds	r3, r0, #1
 8008754:	89a3      	ldrh	r3, [r4, #12]
 8008756:	bf15      	itete	ne
 8008758:	6560      	strne	r0, [r4, #84]	; 0x54
 800875a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800875e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008762:	81a3      	strheq	r3, [r4, #12]
 8008764:	bf18      	it	ne
 8008766:	81a3      	strhne	r3, [r4, #12]
 8008768:	bd10      	pop	{r4, pc}

0800876a <__sclose>:
 800876a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800876e:	f000 b90f 	b.w	8008990 <_close_r>

08008772 <__swbuf_r>:
 8008772:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008774:	460e      	mov	r6, r1
 8008776:	4614      	mov	r4, r2
 8008778:	4605      	mov	r5, r0
 800877a:	b118      	cbz	r0, 8008784 <__swbuf_r+0x12>
 800877c:	6a03      	ldr	r3, [r0, #32]
 800877e:	b90b      	cbnz	r3, 8008784 <__swbuf_r+0x12>
 8008780:	f7ff fef0 	bl	8008564 <__sinit>
 8008784:	69a3      	ldr	r3, [r4, #24]
 8008786:	60a3      	str	r3, [r4, #8]
 8008788:	89a3      	ldrh	r3, [r4, #12]
 800878a:	071a      	lsls	r2, r3, #28
 800878c:	d525      	bpl.n	80087da <__swbuf_r+0x68>
 800878e:	6923      	ldr	r3, [r4, #16]
 8008790:	b31b      	cbz	r3, 80087da <__swbuf_r+0x68>
 8008792:	6823      	ldr	r3, [r4, #0]
 8008794:	6922      	ldr	r2, [r4, #16]
 8008796:	1a98      	subs	r0, r3, r2
 8008798:	6963      	ldr	r3, [r4, #20]
 800879a:	b2f6      	uxtb	r6, r6
 800879c:	4283      	cmp	r3, r0
 800879e:	4637      	mov	r7, r6
 80087a0:	dc04      	bgt.n	80087ac <__swbuf_r+0x3a>
 80087a2:	4621      	mov	r1, r4
 80087a4:	4628      	mov	r0, r5
 80087a6:	f002 fc63 	bl	800b070 <_fflush_r>
 80087aa:	b9e0      	cbnz	r0, 80087e6 <__swbuf_r+0x74>
 80087ac:	68a3      	ldr	r3, [r4, #8]
 80087ae:	3b01      	subs	r3, #1
 80087b0:	60a3      	str	r3, [r4, #8]
 80087b2:	6823      	ldr	r3, [r4, #0]
 80087b4:	1c5a      	adds	r2, r3, #1
 80087b6:	6022      	str	r2, [r4, #0]
 80087b8:	701e      	strb	r6, [r3, #0]
 80087ba:	6962      	ldr	r2, [r4, #20]
 80087bc:	1c43      	adds	r3, r0, #1
 80087be:	429a      	cmp	r2, r3
 80087c0:	d004      	beq.n	80087cc <__swbuf_r+0x5a>
 80087c2:	89a3      	ldrh	r3, [r4, #12]
 80087c4:	07db      	lsls	r3, r3, #31
 80087c6:	d506      	bpl.n	80087d6 <__swbuf_r+0x64>
 80087c8:	2e0a      	cmp	r6, #10
 80087ca:	d104      	bne.n	80087d6 <__swbuf_r+0x64>
 80087cc:	4621      	mov	r1, r4
 80087ce:	4628      	mov	r0, r5
 80087d0:	f002 fc4e 	bl	800b070 <_fflush_r>
 80087d4:	b938      	cbnz	r0, 80087e6 <__swbuf_r+0x74>
 80087d6:	4638      	mov	r0, r7
 80087d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087da:	4621      	mov	r1, r4
 80087dc:	4628      	mov	r0, r5
 80087de:	f000 f805 	bl	80087ec <__swsetup_r>
 80087e2:	2800      	cmp	r0, #0
 80087e4:	d0d5      	beq.n	8008792 <__swbuf_r+0x20>
 80087e6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80087ea:	e7f4      	b.n	80087d6 <__swbuf_r+0x64>

080087ec <__swsetup_r>:
 80087ec:	b538      	push	{r3, r4, r5, lr}
 80087ee:	4b2a      	ldr	r3, [pc, #168]	; (8008898 <__swsetup_r+0xac>)
 80087f0:	4605      	mov	r5, r0
 80087f2:	6818      	ldr	r0, [r3, #0]
 80087f4:	460c      	mov	r4, r1
 80087f6:	b118      	cbz	r0, 8008800 <__swsetup_r+0x14>
 80087f8:	6a03      	ldr	r3, [r0, #32]
 80087fa:	b90b      	cbnz	r3, 8008800 <__swsetup_r+0x14>
 80087fc:	f7ff feb2 	bl	8008564 <__sinit>
 8008800:	89a3      	ldrh	r3, [r4, #12]
 8008802:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008806:	0718      	lsls	r0, r3, #28
 8008808:	d422      	bmi.n	8008850 <__swsetup_r+0x64>
 800880a:	06d9      	lsls	r1, r3, #27
 800880c:	d407      	bmi.n	800881e <__swsetup_r+0x32>
 800880e:	2309      	movs	r3, #9
 8008810:	602b      	str	r3, [r5, #0]
 8008812:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008816:	81a3      	strh	r3, [r4, #12]
 8008818:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800881c:	e034      	b.n	8008888 <__swsetup_r+0x9c>
 800881e:	0758      	lsls	r0, r3, #29
 8008820:	d512      	bpl.n	8008848 <__swsetup_r+0x5c>
 8008822:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008824:	b141      	cbz	r1, 8008838 <__swsetup_r+0x4c>
 8008826:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800882a:	4299      	cmp	r1, r3
 800882c:	d002      	beq.n	8008834 <__swsetup_r+0x48>
 800882e:	4628      	mov	r0, r5
 8008830:	f000 ffd8 	bl	80097e4 <_free_r>
 8008834:	2300      	movs	r3, #0
 8008836:	6363      	str	r3, [r4, #52]	; 0x34
 8008838:	89a3      	ldrh	r3, [r4, #12]
 800883a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800883e:	81a3      	strh	r3, [r4, #12]
 8008840:	2300      	movs	r3, #0
 8008842:	6063      	str	r3, [r4, #4]
 8008844:	6923      	ldr	r3, [r4, #16]
 8008846:	6023      	str	r3, [r4, #0]
 8008848:	89a3      	ldrh	r3, [r4, #12]
 800884a:	f043 0308 	orr.w	r3, r3, #8
 800884e:	81a3      	strh	r3, [r4, #12]
 8008850:	6923      	ldr	r3, [r4, #16]
 8008852:	b94b      	cbnz	r3, 8008868 <__swsetup_r+0x7c>
 8008854:	89a3      	ldrh	r3, [r4, #12]
 8008856:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800885a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800885e:	d003      	beq.n	8008868 <__swsetup_r+0x7c>
 8008860:	4621      	mov	r1, r4
 8008862:	4628      	mov	r0, r5
 8008864:	f002 fc64 	bl	800b130 <__smakebuf_r>
 8008868:	89a0      	ldrh	r0, [r4, #12]
 800886a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800886e:	f010 0301 	ands.w	r3, r0, #1
 8008872:	d00a      	beq.n	800888a <__swsetup_r+0x9e>
 8008874:	2300      	movs	r3, #0
 8008876:	60a3      	str	r3, [r4, #8]
 8008878:	6963      	ldr	r3, [r4, #20]
 800887a:	425b      	negs	r3, r3
 800887c:	61a3      	str	r3, [r4, #24]
 800887e:	6923      	ldr	r3, [r4, #16]
 8008880:	b943      	cbnz	r3, 8008894 <__swsetup_r+0xa8>
 8008882:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008886:	d1c4      	bne.n	8008812 <__swsetup_r+0x26>
 8008888:	bd38      	pop	{r3, r4, r5, pc}
 800888a:	0781      	lsls	r1, r0, #30
 800888c:	bf58      	it	pl
 800888e:	6963      	ldrpl	r3, [r4, #20]
 8008890:	60a3      	str	r3, [r4, #8]
 8008892:	e7f4      	b.n	800887e <__swsetup_r+0x92>
 8008894:	2000      	movs	r0, #0
 8008896:	e7f7      	b.n	8008888 <__swsetup_r+0x9c>
 8008898:	200001d0 	.word	0x200001d0

0800889c <memset>:
 800889c:	4402      	add	r2, r0
 800889e:	4603      	mov	r3, r0
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d100      	bne.n	80088a6 <memset+0xa>
 80088a4:	4770      	bx	lr
 80088a6:	f803 1b01 	strb.w	r1, [r3], #1
 80088aa:	e7f9      	b.n	80088a0 <memset+0x4>

080088ac <strncmp>:
 80088ac:	b510      	push	{r4, lr}
 80088ae:	b16a      	cbz	r2, 80088cc <strncmp+0x20>
 80088b0:	3901      	subs	r1, #1
 80088b2:	1884      	adds	r4, r0, r2
 80088b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088b8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80088bc:	429a      	cmp	r2, r3
 80088be:	d103      	bne.n	80088c8 <strncmp+0x1c>
 80088c0:	42a0      	cmp	r0, r4
 80088c2:	d001      	beq.n	80088c8 <strncmp+0x1c>
 80088c4:	2a00      	cmp	r2, #0
 80088c6:	d1f5      	bne.n	80088b4 <strncmp+0x8>
 80088c8:	1ad0      	subs	r0, r2, r3
 80088ca:	bd10      	pop	{r4, pc}
 80088cc:	4610      	mov	r0, r2
 80088ce:	e7fc      	b.n	80088ca <strncmp+0x1e>

080088d0 <strtok>:
 80088d0:	4b16      	ldr	r3, [pc, #88]	; (800892c <strtok+0x5c>)
 80088d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80088d4:	681e      	ldr	r6, [r3, #0]
 80088d6:	6c74      	ldr	r4, [r6, #68]	; 0x44
 80088d8:	4605      	mov	r5, r0
 80088da:	b9fc      	cbnz	r4, 800891c <strtok+0x4c>
 80088dc:	2050      	movs	r0, #80	; 0x50
 80088de:	9101      	str	r1, [sp, #4]
 80088e0:	f001 fb24 	bl	8009f2c <malloc>
 80088e4:	9901      	ldr	r1, [sp, #4]
 80088e6:	6470      	str	r0, [r6, #68]	; 0x44
 80088e8:	4602      	mov	r2, r0
 80088ea:	b920      	cbnz	r0, 80088f6 <strtok+0x26>
 80088ec:	4b10      	ldr	r3, [pc, #64]	; (8008930 <strtok+0x60>)
 80088ee:	4811      	ldr	r0, [pc, #68]	; (8008934 <strtok+0x64>)
 80088f0:	215b      	movs	r1, #91	; 0x5b
 80088f2:	f000 f8df 	bl	8008ab4 <__assert_func>
 80088f6:	e9c0 4400 	strd	r4, r4, [r0]
 80088fa:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80088fe:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008902:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8008906:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800890a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800890e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8008912:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8008916:	6184      	str	r4, [r0, #24]
 8008918:	7704      	strb	r4, [r0, #28]
 800891a:	6244      	str	r4, [r0, #36]	; 0x24
 800891c:	6c72      	ldr	r2, [r6, #68]	; 0x44
 800891e:	2301      	movs	r3, #1
 8008920:	4628      	mov	r0, r5
 8008922:	b002      	add	sp, #8
 8008924:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008928:	f000 b806 	b.w	8008938 <__strtok_r>
 800892c:	200001d0 	.word	0x200001d0
 8008930:	0800b9da 	.word	0x0800b9da
 8008934:	0800b9f1 	.word	0x0800b9f1

08008938 <__strtok_r>:
 8008938:	b5f0      	push	{r4, r5, r6, r7, lr}
 800893a:	b908      	cbnz	r0, 8008940 <__strtok_r+0x8>
 800893c:	6810      	ldr	r0, [r2, #0]
 800893e:	b188      	cbz	r0, 8008964 <__strtok_r+0x2c>
 8008940:	4604      	mov	r4, r0
 8008942:	4620      	mov	r0, r4
 8008944:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008948:	460f      	mov	r7, r1
 800894a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800894e:	b91e      	cbnz	r6, 8008958 <__strtok_r+0x20>
 8008950:	b965      	cbnz	r5, 800896c <__strtok_r+0x34>
 8008952:	6015      	str	r5, [r2, #0]
 8008954:	4628      	mov	r0, r5
 8008956:	e005      	b.n	8008964 <__strtok_r+0x2c>
 8008958:	42b5      	cmp	r5, r6
 800895a:	d1f6      	bne.n	800894a <__strtok_r+0x12>
 800895c:	2b00      	cmp	r3, #0
 800895e:	d1f0      	bne.n	8008942 <__strtok_r+0xa>
 8008960:	6014      	str	r4, [r2, #0]
 8008962:	7003      	strb	r3, [r0, #0]
 8008964:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008966:	461c      	mov	r4, r3
 8008968:	e00c      	b.n	8008984 <__strtok_r+0x4c>
 800896a:	b915      	cbnz	r5, 8008972 <__strtok_r+0x3a>
 800896c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008970:	460e      	mov	r6, r1
 8008972:	f816 5b01 	ldrb.w	r5, [r6], #1
 8008976:	42ab      	cmp	r3, r5
 8008978:	d1f7      	bne.n	800896a <__strtok_r+0x32>
 800897a:	2b00      	cmp	r3, #0
 800897c:	d0f3      	beq.n	8008966 <__strtok_r+0x2e>
 800897e:	2300      	movs	r3, #0
 8008980:	f804 3c01 	strb.w	r3, [r4, #-1]
 8008984:	6014      	str	r4, [r2, #0]
 8008986:	e7ed      	b.n	8008964 <__strtok_r+0x2c>

08008988 <_localeconv_r>:
 8008988:	4800      	ldr	r0, [pc, #0]	; (800898c <_localeconv_r+0x4>)
 800898a:	4770      	bx	lr
 800898c:	20000108 	.word	0x20000108

08008990 <_close_r>:
 8008990:	b538      	push	{r3, r4, r5, lr}
 8008992:	4d06      	ldr	r5, [pc, #24]	; (80089ac <_close_r+0x1c>)
 8008994:	2300      	movs	r3, #0
 8008996:	4604      	mov	r4, r0
 8008998:	4608      	mov	r0, r1
 800899a:	602b      	str	r3, [r5, #0]
 800899c:	f7fa f875 	bl	8002a8a <_close>
 80089a0:	1c43      	adds	r3, r0, #1
 80089a2:	d102      	bne.n	80089aa <_close_r+0x1a>
 80089a4:	682b      	ldr	r3, [r5, #0]
 80089a6:	b103      	cbz	r3, 80089aa <_close_r+0x1a>
 80089a8:	6023      	str	r3, [r4, #0]
 80089aa:	bd38      	pop	{r3, r4, r5, pc}
 80089ac:	20000674 	.word	0x20000674

080089b0 <_lseek_r>:
 80089b0:	b538      	push	{r3, r4, r5, lr}
 80089b2:	4d07      	ldr	r5, [pc, #28]	; (80089d0 <_lseek_r+0x20>)
 80089b4:	4604      	mov	r4, r0
 80089b6:	4608      	mov	r0, r1
 80089b8:	4611      	mov	r1, r2
 80089ba:	2200      	movs	r2, #0
 80089bc:	602a      	str	r2, [r5, #0]
 80089be:	461a      	mov	r2, r3
 80089c0:	f7fa f88a 	bl	8002ad8 <_lseek>
 80089c4:	1c43      	adds	r3, r0, #1
 80089c6:	d102      	bne.n	80089ce <_lseek_r+0x1e>
 80089c8:	682b      	ldr	r3, [r5, #0]
 80089ca:	b103      	cbz	r3, 80089ce <_lseek_r+0x1e>
 80089cc:	6023      	str	r3, [r4, #0]
 80089ce:	bd38      	pop	{r3, r4, r5, pc}
 80089d0:	20000674 	.word	0x20000674

080089d4 <_read_r>:
 80089d4:	b538      	push	{r3, r4, r5, lr}
 80089d6:	4d07      	ldr	r5, [pc, #28]	; (80089f4 <_read_r+0x20>)
 80089d8:	4604      	mov	r4, r0
 80089da:	4608      	mov	r0, r1
 80089dc:	4611      	mov	r1, r2
 80089de:	2200      	movs	r2, #0
 80089e0:	602a      	str	r2, [r5, #0]
 80089e2:	461a      	mov	r2, r3
 80089e4:	f7fa f818 	bl	8002a18 <_read>
 80089e8:	1c43      	adds	r3, r0, #1
 80089ea:	d102      	bne.n	80089f2 <_read_r+0x1e>
 80089ec:	682b      	ldr	r3, [r5, #0]
 80089ee:	b103      	cbz	r3, 80089f2 <_read_r+0x1e>
 80089f0:	6023      	str	r3, [r4, #0]
 80089f2:	bd38      	pop	{r3, r4, r5, pc}
 80089f4:	20000674 	.word	0x20000674

080089f8 <_write_r>:
 80089f8:	b538      	push	{r3, r4, r5, lr}
 80089fa:	4d07      	ldr	r5, [pc, #28]	; (8008a18 <_write_r+0x20>)
 80089fc:	4604      	mov	r4, r0
 80089fe:	4608      	mov	r0, r1
 8008a00:	4611      	mov	r1, r2
 8008a02:	2200      	movs	r2, #0
 8008a04:	602a      	str	r2, [r5, #0]
 8008a06:	461a      	mov	r2, r3
 8008a08:	f7fa f823 	bl	8002a52 <_write>
 8008a0c:	1c43      	adds	r3, r0, #1
 8008a0e:	d102      	bne.n	8008a16 <_write_r+0x1e>
 8008a10:	682b      	ldr	r3, [r5, #0]
 8008a12:	b103      	cbz	r3, 8008a16 <_write_r+0x1e>
 8008a14:	6023      	str	r3, [r4, #0]
 8008a16:	bd38      	pop	{r3, r4, r5, pc}
 8008a18:	20000674 	.word	0x20000674

08008a1c <__errno>:
 8008a1c:	4b01      	ldr	r3, [pc, #4]	; (8008a24 <__errno+0x8>)
 8008a1e:	6818      	ldr	r0, [r3, #0]
 8008a20:	4770      	bx	lr
 8008a22:	bf00      	nop
 8008a24:	200001d0 	.word	0x200001d0

08008a28 <__libc_init_array>:
 8008a28:	b570      	push	{r4, r5, r6, lr}
 8008a2a:	4d0d      	ldr	r5, [pc, #52]	; (8008a60 <__libc_init_array+0x38>)
 8008a2c:	4c0d      	ldr	r4, [pc, #52]	; (8008a64 <__libc_init_array+0x3c>)
 8008a2e:	1b64      	subs	r4, r4, r5
 8008a30:	10a4      	asrs	r4, r4, #2
 8008a32:	2600      	movs	r6, #0
 8008a34:	42a6      	cmp	r6, r4
 8008a36:	d109      	bne.n	8008a4c <__libc_init_array+0x24>
 8008a38:	4d0b      	ldr	r5, [pc, #44]	; (8008a68 <__libc_init_array+0x40>)
 8008a3a:	4c0c      	ldr	r4, [pc, #48]	; (8008a6c <__libc_init_array+0x44>)
 8008a3c:	f002 fc98 	bl	800b370 <_init>
 8008a40:	1b64      	subs	r4, r4, r5
 8008a42:	10a4      	asrs	r4, r4, #2
 8008a44:	2600      	movs	r6, #0
 8008a46:	42a6      	cmp	r6, r4
 8008a48:	d105      	bne.n	8008a56 <__libc_init_array+0x2e>
 8008a4a:	bd70      	pop	{r4, r5, r6, pc}
 8008a4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a50:	4798      	blx	r3
 8008a52:	3601      	adds	r6, #1
 8008a54:	e7ee      	b.n	8008a34 <__libc_init_array+0xc>
 8008a56:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a5a:	4798      	blx	r3
 8008a5c:	3601      	adds	r6, #1
 8008a5e:	e7f2      	b.n	8008a46 <__libc_init_array+0x1e>
 8008a60:	0800bcd8 	.word	0x0800bcd8
 8008a64:	0800bcd8 	.word	0x0800bcd8
 8008a68:	0800bcd8 	.word	0x0800bcd8
 8008a6c:	0800bcdc 	.word	0x0800bcdc

08008a70 <__retarget_lock_init_recursive>:
 8008a70:	4770      	bx	lr

08008a72 <__retarget_lock_acquire_recursive>:
 8008a72:	4770      	bx	lr

08008a74 <__retarget_lock_release_recursive>:
 8008a74:	4770      	bx	lr

08008a76 <memcpy>:
 8008a76:	440a      	add	r2, r1
 8008a78:	4291      	cmp	r1, r2
 8008a7a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008a7e:	d100      	bne.n	8008a82 <memcpy+0xc>
 8008a80:	4770      	bx	lr
 8008a82:	b510      	push	{r4, lr}
 8008a84:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a88:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a8c:	4291      	cmp	r1, r2
 8008a8e:	d1f9      	bne.n	8008a84 <memcpy+0xe>
 8008a90:	bd10      	pop	{r4, pc}
 8008a92:	0000      	movs	r0, r0
 8008a94:	0000      	movs	r0, r0
	...

08008a98 <nan>:
 8008a98:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008aa0 <nan+0x8>
 8008a9c:	4770      	bx	lr
 8008a9e:	bf00      	nop
 8008aa0:	00000000 	.word	0x00000000
 8008aa4:	7ff80000 	.word	0x7ff80000

08008aa8 <nanf>:
 8008aa8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008ab0 <nanf+0x8>
 8008aac:	4770      	bx	lr
 8008aae:	bf00      	nop
 8008ab0:	7fc00000 	.word	0x7fc00000

08008ab4 <__assert_func>:
 8008ab4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008ab6:	4614      	mov	r4, r2
 8008ab8:	461a      	mov	r2, r3
 8008aba:	4b09      	ldr	r3, [pc, #36]	; (8008ae0 <__assert_func+0x2c>)
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4605      	mov	r5, r0
 8008ac0:	68d8      	ldr	r0, [r3, #12]
 8008ac2:	b14c      	cbz	r4, 8008ad8 <__assert_func+0x24>
 8008ac4:	4b07      	ldr	r3, [pc, #28]	; (8008ae4 <__assert_func+0x30>)
 8008ac6:	9100      	str	r1, [sp, #0]
 8008ac8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008acc:	4906      	ldr	r1, [pc, #24]	; (8008ae8 <__assert_func+0x34>)
 8008ace:	462b      	mov	r3, r5
 8008ad0:	f002 faf6 	bl	800b0c0 <fiprintf>
 8008ad4:	f002 fbb4 	bl	800b240 <abort>
 8008ad8:	4b04      	ldr	r3, [pc, #16]	; (8008aec <__assert_func+0x38>)
 8008ada:	461c      	mov	r4, r3
 8008adc:	e7f3      	b.n	8008ac6 <__assert_func+0x12>
 8008ade:	bf00      	nop
 8008ae0:	200001d0 	.word	0x200001d0
 8008ae4:	0800ba53 	.word	0x0800ba53
 8008ae8:	0800ba60 	.word	0x0800ba60
 8008aec:	0800ba8e 	.word	0x0800ba8e

08008af0 <quorem>:
 8008af0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008af4:	6903      	ldr	r3, [r0, #16]
 8008af6:	690c      	ldr	r4, [r1, #16]
 8008af8:	42a3      	cmp	r3, r4
 8008afa:	4607      	mov	r7, r0
 8008afc:	db7e      	blt.n	8008bfc <quorem+0x10c>
 8008afe:	3c01      	subs	r4, #1
 8008b00:	f101 0814 	add.w	r8, r1, #20
 8008b04:	f100 0514 	add.w	r5, r0, #20
 8008b08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b0c:	9301      	str	r3, [sp, #4]
 8008b0e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008b12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b16:	3301      	adds	r3, #1
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008b1e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008b22:	fbb2 f6f3 	udiv	r6, r2, r3
 8008b26:	d331      	bcc.n	8008b8c <quorem+0x9c>
 8008b28:	f04f 0e00 	mov.w	lr, #0
 8008b2c:	4640      	mov	r0, r8
 8008b2e:	46ac      	mov	ip, r5
 8008b30:	46f2      	mov	sl, lr
 8008b32:	f850 2b04 	ldr.w	r2, [r0], #4
 8008b36:	b293      	uxth	r3, r2
 8008b38:	fb06 e303 	mla	r3, r6, r3, lr
 8008b3c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008b40:	0c1a      	lsrs	r2, r3, #16
 8008b42:	b29b      	uxth	r3, r3
 8008b44:	ebaa 0303 	sub.w	r3, sl, r3
 8008b48:	f8dc a000 	ldr.w	sl, [ip]
 8008b4c:	fa13 f38a 	uxtah	r3, r3, sl
 8008b50:	fb06 220e 	mla	r2, r6, lr, r2
 8008b54:	9300      	str	r3, [sp, #0]
 8008b56:	9b00      	ldr	r3, [sp, #0]
 8008b58:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008b5c:	b292      	uxth	r2, r2
 8008b5e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008b62:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008b66:	f8bd 3000 	ldrh.w	r3, [sp]
 8008b6a:	4581      	cmp	r9, r0
 8008b6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b70:	f84c 3b04 	str.w	r3, [ip], #4
 8008b74:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008b78:	d2db      	bcs.n	8008b32 <quorem+0x42>
 8008b7a:	f855 300b 	ldr.w	r3, [r5, fp]
 8008b7e:	b92b      	cbnz	r3, 8008b8c <quorem+0x9c>
 8008b80:	9b01      	ldr	r3, [sp, #4]
 8008b82:	3b04      	subs	r3, #4
 8008b84:	429d      	cmp	r5, r3
 8008b86:	461a      	mov	r2, r3
 8008b88:	d32c      	bcc.n	8008be4 <quorem+0xf4>
 8008b8a:	613c      	str	r4, [r7, #16]
 8008b8c:	4638      	mov	r0, r7
 8008b8e:	f001 fd59 	bl	800a644 <__mcmp>
 8008b92:	2800      	cmp	r0, #0
 8008b94:	db22      	blt.n	8008bdc <quorem+0xec>
 8008b96:	3601      	adds	r6, #1
 8008b98:	4629      	mov	r1, r5
 8008b9a:	2000      	movs	r0, #0
 8008b9c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008ba0:	f8d1 c000 	ldr.w	ip, [r1]
 8008ba4:	b293      	uxth	r3, r2
 8008ba6:	1ac3      	subs	r3, r0, r3
 8008ba8:	0c12      	lsrs	r2, r2, #16
 8008baa:	fa13 f38c 	uxtah	r3, r3, ip
 8008bae:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008bb2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008bb6:	b29b      	uxth	r3, r3
 8008bb8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bbc:	45c1      	cmp	r9, r8
 8008bbe:	f841 3b04 	str.w	r3, [r1], #4
 8008bc2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008bc6:	d2e9      	bcs.n	8008b9c <quorem+0xac>
 8008bc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008bcc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008bd0:	b922      	cbnz	r2, 8008bdc <quorem+0xec>
 8008bd2:	3b04      	subs	r3, #4
 8008bd4:	429d      	cmp	r5, r3
 8008bd6:	461a      	mov	r2, r3
 8008bd8:	d30a      	bcc.n	8008bf0 <quorem+0x100>
 8008bda:	613c      	str	r4, [r7, #16]
 8008bdc:	4630      	mov	r0, r6
 8008bde:	b003      	add	sp, #12
 8008be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008be4:	6812      	ldr	r2, [r2, #0]
 8008be6:	3b04      	subs	r3, #4
 8008be8:	2a00      	cmp	r2, #0
 8008bea:	d1ce      	bne.n	8008b8a <quorem+0x9a>
 8008bec:	3c01      	subs	r4, #1
 8008bee:	e7c9      	b.n	8008b84 <quorem+0x94>
 8008bf0:	6812      	ldr	r2, [r2, #0]
 8008bf2:	3b04      	subs	r3, #4
 8008bf4:	2a00      	cmp	r2, #0
 8008bf6:	d1f0      	bne.n	8008bda <quorem+0xea>
 8008bf8:	3c01      	subs	r4, #1
 8008bfa:	e7eb      	b.n	8008bd4 <quorem+0xe4>
 8008bfc:	2000      	movs	r0, #0
 8008bfe:	e7ee      	b.n	8008bde <quorem+0xee>

08008c00 <_dtoa_r>:
 8008c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c04:	ed2d 8b04 	vpush	{d8-d9}
 8008c08:	69c5      	ldr	r5, [r0, #28]
 8008c0a:	b093      	sub	sp, #76	; 0x4c
 8008c0c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008c10:	ec57 6b10 	vmov	r6, r7, d0
 8008c14:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008c18:	9107      	str	r1, [sp, #28]
 8008c1a:	4604      	mov	r4, r0
 8008c1c:	920a      	str	r2, [sp, #40]	; 0x28
 8008c1e:	930d      	str	r3, [sp, #52]	; 0x34
 8008c20:	b975      	cbnz	r5, 8008c40 <_dtoa_r+0x40>
 8008c22:	2010      	movs	r0, #16
 8008c24:	f001 f982 	bl	8009f2c <malloc>
 8008c28:	4602      	mov	r2, r0
 8008c2a:	61e0      	str	r0, [r4, #28]
 8008c2c:	b920      	cbnz	r0, 8008c38 <_dtoa_r+0x38>
 8008c2e:	4bae      	ldr	r3, [pc, #696]	; (8008ee8 <_dtoa_r+0x2e8>)
 8008c30:	21ef      	movs	r1, #239	; 0xef
 8008c32:	48ae      	ldr	r0, [pc, #696]	; (8008eec <_dtoa_r+0x2ec>)
 8008c34:	f7ff ff3e 	bl	8008ab4 <__assert_func>
 8008c38:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008c3c:	6005      	str	r5, [r0, #0]
 8008c3e:	60c5      	str	r5, [r0, #12]
 8008c40:	69e3      	ldr	r3, [r4, #28]
 8008c42:	6819      	ldr	r1, [r3, #0]
 8008c44:	b151      	cbz	r1, 8008c5c <_dtoa_r+0x5c>
 8008c46:	685a      	ldr	r2, [r3, #4]
 8008c48:	604a      	str	r2, [r1, #4]
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	4093      	lsls	r3, r2
 8008c4e:	608b      	str	r3, [r1, #8]
 8008c50:	4620      	mov	r0, r4
 8008c52:	f001 fa71 	bl	800a138 <_Bfree>
 8008c56:	69e3      	ldr	r3, [r4, #28]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	601a      	str	r2, [r3, #0]
 8008c5c:	1e3b      	subs	r3, r7, #0
 8008c5e:	bfbb      	ittet	lt
 8008c60:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008c64:	9303      	strlt	r3, [sp, #12]
 8008c66:	2300      	movge	r3, #0
 8008c68:	2201      	movlt	r2, #1
 8008c6a:	bfac      	ite	ge
 8008c6c:	f8c8 3000 	strge.w	r3, [r8]
 8008c70:	f8c8 2000 	strlt.w	r2, [r8]
 8008c74:	4b9e      	ldr	r3, [pc, #632]	; (8008ef0 <_dtoa_r+0x2f0>)
 8008c76:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008c7a:	ea33 0308 	bics.w	r3, r3, r8
 8008c7e:	d11b      	bne.n	8008cb8 <_dtoa_r+0xb8>
 8008c80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008c82:	f242 730f 	movw	r3, #9999	; 0x270f
 8008c86:	6013      	str	r3, [r2, #0]
 8008c88:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008c8c:	4333      	orrs	r3, r6
 8008c8e:	f000 8593 	beq.w	80097b8 <_dtoa_r+0xbb8>
 8008c92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c94:	b963      	cbnz	r3, 8008cb0 <_dtoa_r+0xb0>
 8008c96:	4b97      	ldr	r3, [pc, #604]	; (8008ef4 <_dtoa_r+0x2f4>)
 8008c98:	e027      	b.n	8008cea <_dtoa_r+0xea>
 8008c9a:	4b97      	ldr	r3, [pc, #604]	; (8008ef8 <_dtoa_r+0x2f8>)
 8008c9c:	9300      	str	r3, [sp, #0]
 8008c9e:	3308      	adds	r3, #8
 8008ca0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008ca2:	6013      	str	r3, [r2, #0]
 8008ca4:	9800      	ldr	r0, [sp, #0]
 8008ca6:	b013      	add	sp, #76	; 0x4c
 8008ca8:	ecbd 8b04 	vpop	{d8-d9}
 8008cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cb0:	4b90      	ldr	r3, [pc, #576]	; (8008ef4 <_dtoa_r+0x2f4>)
 8008cb2:	9300      	str	r3, [sp, #0]
 8008cb4:	3303      	adds	r3, #3
 8008cb6:	e7f3      	b.n	8008ca0 <_dtoa_r+0xa0>
 8008cb8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	ec51 0b17 	vmov	r0, r1, d7
 8008cc2:	eeb0 8a47 	vmov.f32	s16, s14
 8008cc6:	eef0 8a67 	vmov.f32	s17, s15
 8008cca:	2300      	movs	r3, #0
 8008ccc:	f7f7 ff14 	bl	8000af8 <__aeabi_dcmpeq>
 8008cd0:	4681      	mov	r9, r0
 8008cd2:	b160      	cbz	r0, 8008cee <_dtoa_r+0xee>
 8008cd4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	6013      	str	r3, [r2, #0]
 8008cda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	f000 8568 	beq.w	80097b2 <_dtoa_r+0xbb2>
 8008ce2:	4b86      	ldr	r3, [pc, #536]	; (8008efc <_dtoa_r+0x2fc>)
 8008ce4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008ce6:	6013      	str	r3, [r2, #0]
 8008ce8:	3b01      	subs	r3, #1
 8008cea:	9300      	str	r3, [sp, #0]
 8008cec:	e7da      	b.n	8008ca4 <_dtoa_r+0xa4>
 8008cee:	aa10      	add	r2, sp, #64	; 0x40
 8008cf0:	a911      	add	r1, sp, #68	; 0x44
 8008cf2:	4620      	mov	r0, r4
 8008cf4:	eeb0 0a48 	vmov.f32	s0, s16
 8008cf8:	eef0 0a68 	vmov.f32	s1, s17
 8008cfc:	f001 fdb8 	bl	800a870 <__d2b>
 8008d00:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008d04:	4682      	mov	sl, r0
 8008d06:	2d00      	cmp	r5, #0
 8008d08:	d07f      	beq.n	8008e0a <_dtoa_r+0x20a>
 8008d0a:	ee18 3a90 	vmov	r3, s17
 8008d0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d12:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008d16:	ec51 0b18 	vmov	r0, r1, d8
 8008d1a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008d1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008d22:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008d26:	4619      	mov	r1, r3
 8008d28:	2200      	movs	r2, #0
 8008d2a:	4b75      	ldr	r3, [pc, #468]	; (8008f00 <_dtoa_r+0x300>)
 8008d2c:	f7f7 fac4 	bl	80002b8 <__aeabi_dsub>
 8008d30:	a367      	add	r3, pc, #412	; (adr r3, 8008ed0 <_dtoa_r+0x2d0>)
 8008d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d36:	f7f7 fc77 	bl	8000628 <__aeabi_dmul>
 8008d3a:	a367      	add	r3, pc, #412	; (adr r3, 8008ed8 <_dtoa_r+0x2d8>)
 8008d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d40:	f7f7 fabc 	bl	80002bc <__adddf3>
 8008d44:	4606      	mov	r6, r0
 8008d46:	4628      	mov	r0, r5
 8008d48:	460f      	mov	r7, r1
 8008d4a:	f7f7 fc03 	bl	8000554 <__aeabi_i2d>
 8008d4e:	a364      	add	r3, pc, #400	; (adr r3, 8008ee0 <_dtoa_r+0x2e0>)
 8008d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d54:	f7f7 fc68 	bl	8000628 <__aeabi_dmul>
 8008d58:	4602      	mov	r2, r0
 8008d5a:	460b      	mov	r3, r1
 8008d5c:	4630      	mov	r0, r6
 8008d5e:	4639      	mov	r1, r7
 8008d60:	f7f7 faac 	bl	80002bc <__adddf3>
 8008d64:	4606      	mov	r6, r0
 8008d66:	460f      	mov	r7, r1
 8008d68:	f7f7 ff0e 	bl	8000b88 <__aeabi_d2iz>
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	4683      	mov	fp, r0
 8008d70:	2300      	movs	r3, #0
 8008d72:	4630      	mov	r0, r6
 8008d74:	4639      	mov	r1, r7
 8008d76:	f7f7 fec9 	bl	8000b0c <__aeabi_dcmplt>
 8008d7a:	b148      	cbz	r0, 8008d90 <_dtoa_r+0x190>
 8008d7c:	4658      	mov	r0, fp
 8008d7e:	f7f7 fbe9 	bl	8000554 <__aeabi_i2d>
 8008d82:	4632      	mov	r2, r6
 8008d84:	463b      	mov	r3, r7
 8008d86:	f7f7 feb7 	bl	8000af8 <__aeabi_dcmpeq>
 8008d8a:	b908      	cbnz	r0, 8008d90 <_dtoa_r+0x190>
 8008d8c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8008d90:	f1bb 0f16 	cmp.w	fp, #22
 8008d94:	d857      	bhi.n	8008e46 <_dtoa_r+0x246>
 8008d96:	4b5b      	ldr	r3, [pc, #364]	; (8008f04 <_dtoa_r+0x304>)
 8008d98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008da0:	ec51 0b18 	vmov	r0, r1, d8
 8008da4:	f7f7 feb2 	bl	8000b0c <__aeabi_dcmplt>
 8008da8:	2800      	cmp	r0, #0
 8008daa:	d04e      	beq.n	8008e4a <_dtoa_r+0x24a>
 8008dac:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8008db0:	2300      	movs	r3, #0
 8008db2:	930c      	str	r3, [sp, #48]	; 0x30
 8008db4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008db6:	1b5b      	subs	r3, r3, r5
 8008db8:	1e5a      	subs	r2, r3, #1
 8008dba:	bf45      	ittet	mi
 8008dbc:	f1c3 0301 	rsbmi	r3, r3, #1
 8008dc0:	9305      	strmi	r3, [sp, #20]
 8008dc2:	2300      	movpl	r3, #0
 8008dc4:	2300      	movmi	r3, #0
 8008dc6:	9206      	str	r2, [sp, #24]
 8008dc8:	bf54      	ite	pl
 8008dca:	9305      	strpl	r3, [sp, #20]
 8008dcc:	9306      	strmi	r3, [sp, #24]
 8008dce:	f1bb 0f00 	cmp.w	fp, #0
 8008dd2:	db3c      	blt.n	8008e4e <_dtoa_r+0x24e>
 8008dd4:	9b06      	ldr	r3, [sp, #24]
 8008dd6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008dda:	445b      	add	r3, fp
 8008ddc:	9306      	str	r3, [sp, #24]
 8008dde:	2300      	movs	r3, #0
 8008de0:	9308      	str	r3, [sp, #32]
 8008de2:	9b07      	ldr	r3, [sp, #28]
 8008de4:	2b09      	cmp	r3, #9
 8008de6:	d868      	bhi.n	8008eba <_dtoa_r+0x2ba>
 8008de8:	2b05      	cmp	r3, #5
 8008dea:	bfc4      	itt	gt
 8008dec:	3b04      	subgt	r3, #4
 8008dee:	9307      	strgt	r3, [sp, #28]
 8008df0:	9b07      	ldr	r3, [sp, #28]
 8008df2:	f1a3 0302 	sub.w	r3, r3, #2
 8008df6:	bfcc      	ite	gt
 8008df8:	2500      	movgt	r5, #0
 8008dfa:	2501      	movle	r5, #1
 8008dfc:	2b03      	cmp	r3, #3
 8008dfe:	f200 8085 	bhi.w	8008f0c <_dtoa_r+0x30c>
 8008e02:	e8df f003 	tbb	[pc, r3]
 8008e06:	3b2e      	.short	0x3b2e
 8008e08:	5839      	.short	0x5839
 8008e0a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008e0e:	441d      	add	r5, r3
 8008e10:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008e14:	2b20      	cmp	r3, #32
 8008e16:	bfc1      	itttt	gt
 8008e18:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008e1c:	fa08 f803 	lslgt.w	r8, r8, r3
 8008e20:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008e24:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008e28:	bfd6      	itet	le
 8008e2a:	f1c3 0320 	rsble	r3, r3, #32
 8008e2e:	ea48 0003 	orrgt.w	r0, r8, r3
 8008e32:	fa06 f003 	lslle.w	r0, r6, r3
 8008e36:	f7f7 fb7d 	bl	8000534 <__aeabi_ui2d>
 8008e3a:	2201      	movs	r2, #1
 8008e3c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008e40:	3d01      	subs	r5, #1
 8008e42:	920e      	str	r2, [sp, #56]	; 0x38
 8008e44:	e76f      	b.n	8008d26 <_dtoa_r+0x126>
 8008e46:	2301      	movs	r3, #1
 8008e48:	e7b3      	b.n	8008db2 <_dtoa_r+0x1b2>
 8008e4a:	900c      	str	r0, [sp, #48]	; 0x30
 8008e4c:	e7b2      	b.n	8008db4 <_dtoa_r+0x1b4>
 8008e4e:	9b05      	ldr	r3, [sp, #20]
 8008e50:	eba3 030b 	sub.w	r3, r3, fp
 8008e54:	9305      	str	r3, [sp, #20]
 8008e56:	f1cb 0300 	rsb	r3, fp, #0
 8008e5a:	9308      	str	r3, [sp, #32]
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e60:	e7bf      	b.n	8008de2 <_dtoa_r+0x1e2>
 8008e62:	2300      	movs	r3, #0
 8008e64:	9309      	str	r3, [sp, #36]	; 0x24
 8008e66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	dc52      	bgt.n	8008f12 <_dtoa_r+0x312>
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	9301      	str	r3, [sp, #4]
 8008e70:	9304      	str	r3, [sp, #16]
 8008e72:	461a      	mov	r2, r3
 8008e74:	920a      	str	r2, [sp, #40]	; 0x28
 8008e76:	e00b      	b.n	8008e90 <_dtoa_r+0x290>
 8008e78:	2301      	movs	r3, #1
 8008e7a:	e7f3      	b.n	8008e64 <_dtoa_r+0x264>
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	9309      	str	r3, [sp, #36]	; 0x24
 8008e80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e82:	445b      	add	r3, fp
 8008e84:	9301      	str	r3, [sp, #4]
 8008e86:	3301      	adds	r3, #1
 8008e88:	2b01      	cmp	r3, #1
 8008e8a:	9304      	str	r3, [sp, #16]
 8008e8c:	bfb8      	it	lt
 8008e8e:	2301      	movlt	r3, #1
 8008e90:	69e0      	ldr	r0, [r4, #28]
 8008e92:	2100      	movs	r1, #0
 8008e94:	2204      	movs	r2, #4
 8008e96:	f102 0614 	add.w	r6, r2, #20
 8008e9a:	429e      	cmp	r6, r3
 8008e9c:	d93d      	bls.n	8008f1a <_dtoa_r+0x31a>
 8008e9e:	6041      	str	r1, [r0, #4]
 8008ea0:	4620      	mov	r0, r4
 8008ea2:	f001 f909 	bl	800a0b8 <_Balloc>
 8008ea6:	9000      	str	r0, [sp, #0]
 8008ea8:	2800      	cmp	r0, #0
 8008eaa:	d139      	bne.n	8008f20 <_dtoa_r+0x320>
 8008eac:	4b16      	ldr	r3, [pc, #88]	; (8008f08 <_dtoa_r+0x308>)
 8008eae:	4602      	mov	r2, r0
 8008eb0:	f240 11af 	movw	r1, #431	; 0x1af
 8008eb4:	e6bd      	b.n	8008c32 <_dtoa_r+0x32>
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	e7e1      	b.n	8008e7e <_dtoa_r+0x27e>
 8008eba:	2501      	movs	r5, #1
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	9307      	str	r3, [sp, #28]
 8008ec0:	9509      	str	r5, [sp, #36]	; 0x24
 8008ec2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008ec6:	9301      	str	r3, [sp, #4]
 8008ec8:	9304      	str	r3, [sp, #16]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	2312      	movs	r3, #18
 8008ece:	e7d1      	b.n	8008e74 <_dtoa_r+0x274>
 8008ed0:	636f4361 	.word	0x636f4361
 8008ed4:	3fd287a7 	.word	0x3fd287a7
 8008ed8:	8b60c8b3 	.word	0x8b60c8b3
 8008edc:	3fc68a28 	.word	0x3fc68a28
 8008ee0:	509f79fb 	.word	0x509f79fb
 8008ee4:	3fd34413 	.word	0x3fd34413
 8008ee8:	0800b9da 	.word	0x0800b9da
 8008eec:	0800ba9c 	.word	0x0800ba9c
 8008ef0:	7ff00000 	.word	0x7ff00000
 8008ef4:	0800ba98 	.word	0x0800ba98
 8008ef8:	0800ba8f 	.word	0x0800ba8f
 8008efc:	0800b9b2 	.word	0x0800b9b2
 8008f00:	3ff80000 	.word	0x3ff80000
 8008f04:	0800bbe8 	.word	0x0800bbe8
 8008f08:	0800baf4 	.word	0x0800baf4
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	9309      	str	r3, [sp, #36]	; 0x24
 8008f10:	e7d7      	b.n	8008ec2 <_dtoa_r+0x2c2>
 8008f12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f14:	9301      	str	r3, [sp, #4]
 8008f16:	9304      	str	r3, [sp, #16]
 8008f18:	e7ba      	b.n	8008e90 <_dtoa_r+0x290>
 8008f1a:	3101      	adds	r1, #1
 8008f1c:	0052      	lsls	r2, r2, #1
 8008f1e:	e7ba      	b.n	8008e96 <_dtoa_r+0x296>
 8008f20:	69e3      	ldr	r3, [r4, #28]
 8008f22:	9a00      	ldr	r2, [sp, #0]
 8008f24:	601a      	str	r2, [r3, #0]
 8008f26:	9b04      	ldr	r3, [sp, #16]
 8008f28:	2b0e      	cmp	r3, #14
 8008f2a:	f200 80a8 	bhi.w	800907e <_dtoa_r+0x47e>
 8008f2e:	2d00      	cmp	r5, #0
 8008f30:	f000 80a5 	beq.w	800907e <_dtoa_r+0x47e>
 8008f34:	f1bb 0f00 	cmp.w	fp, #0
 8008f38:	dd38      	ble.n	8008fac <_dtoa_r+0x3ac>
 8008f3a:	4bc0      	ldr	r3, [pc, #768]	; (800923c <_dtoa_r+0x63c>)
 8008f3c:	f00b 020f 	and.w	r2, fp, #15
 8008f40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f44:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008f48:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008f4c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008f50:	d019      	beq.n	8008f86 <_dtoa_r+0x386>
 8008f52:	4bbb      	ldr	r3, [pc, #748]	; (8009240 <_dtoa_r+0x640>)
 8008f54:	ec51 0b18 	vmov	r0, r1, d8
 8008f58:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008f5c:	f7f7 fc8e 	bl	800087c <__aeabi_ddiv>
 8008f60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f64:	f008 080f 	and.w	r8, r8, #15
 8008f68:	2503      	movs	r5, #3
 8008f6a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009240 <_dtoa_r+0x640>
 8008f6e:	f1b8 0f00 	cmp.w	r8, #0
 8008f72:	d10a      	bne.n	8008f8a <_dtoa_r+0x38a>
 8008f74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f78:	4632      	mov	r2, r6
 8008f7a:	463b      	mov	r3, r7
 8008f7c:	f7f7 fc7e 	bl	800087c <__aeabi_ddiv>
 8008f80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f84:	e02b      	b.n	8008fde <_dtoa_r+0x3de>
 8008f86:	2502      	movs	r5, #2
 8008f88:	e7ef      	b.n	8008f6a <_dtoa_r+0x36a>
 8008f8a:	f018 0f01 	tst.w	r8, #1
 8008f8e:	d008      	beq.n	8008fa2 <_dtoa_r+0x3a2>
 8008f90:	4630      	mov	r0, r6
 8008f92:	4639      	mov	r1, r7
 8008f94:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008f98:	f7f7 fb46 	bl	8000628 <__aeabi_dmul>
 8008f9c:	3501      	adds	r5, #1
 8008f9e:	4606      	mov	r6, r0
 8008fa0:	460f      	mov	r7, r1
 8008fa2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008fa6:	f109 0908 	add.w	r9, r9, #8
 8008faa:	e7e0      	b.n	8008f6e <_dtoa_r+0x36e>
 8008fac:	f000 809f 	beq.w	80090ee <_dtoa_r+0x4ee>
 8008fb0:	f1cb 0600 	rsb	r6, fp, #0
 8008fb4:	4ba1      	ldr	r3, [pc, #644]	; (800923c <_dtoa_r+0x63c>)
 8008fb6:	4fa2      	ldr	r7, [pc, #648]	; (8009240 <_dtoa_r+0x640>)
 8008fb8:	f006 020f 	and.w	r2, r6, #15
 8008fbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fc4:	ec51 0b18 	vmov	r0, r1, d8
 8008fc8:	f7f7 fb2e 	bl	8000628 <__aeabi_dmul>
 8008fcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fd0:	1136      	asrs	r6, r6, #4
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	2502      	movs	r5, #2
 8008fd6:	2e00      	cmp	r6, #0
 8008fd8:	d17e      	bne.n	80090d8 <_dtoa_r+0x4d8>
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d1d0      	bne.n	8008f80 <_dtoa_r+0x380>
 8008fde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008fe0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	f000 8084 	beq.w	80090f2 <_dtoa_r+0x4f2>
 8008fea:	4b96      	ldr	r3, [pc, #600]	; (8009244 <_dtoa_r+0x644>)
 8008fec:	2200      	movs	r2, #0
 8008fee:	4640      	mov	r0, r8
 8008ff0:	4649      	mov	r1, r9
 8008ff2:	f7f7 fd8b 	bl	8000b0c <__aeabi_dcmplt>
 8008ff6:	2800      	cmp	r0, #0
 8008ff8:	d07b      	beq.n	80090f2 <_dtoa_r+0x4f2>
 8008ffa:	9b04      	ldr	r3, [sp, #16]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d078      	beq.n	80090f2 <_dtoa_r+0x4f2>
 8009000:	9b01      	ldr	r3, [sp, #4]
 8009002:	2b00      	cmp	r3, #0
 8009004:	dd39      	ble.n	800907a <_dtoa_r+0x47a>
 8009006:	4b90      	ldr	r3, [pc, #576]	; (8009248 <_dtoa_r+0x648>)
 8009008:	2200      	movs	r2, #0
 800900a:	4640      	mov	r0, r8
 800900c:	4649      	mov	r1, r9
 800900e:	f7f7 fb0b 	bl	8000628 <__aeabi_dmul>
 8009012:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009016:	9e01      	ldr	r6, [sp, #4]
 8009018:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800901c:	3501      	adds	r5, #1
 800901e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009022:	4628      	mov	r0, r5
 8009024:	f7f7 fa96 	bl	8000554 <__aeabi_i2d>
 8009028:	4642      	mov	r2, r8
 800902a:	464b      	mov	r3, r9
 800902c:	f7f7 fafc 	bl	8000628 <__aeabi_dmul>
 8009030:	4b86      	ldr	r3, [pc, #536]	; (800924c <_dtoa_r+0x64c>)
 8009032:	2200      	movs	r2, #0
 8009034:	f7f7 f942 	bl	80002bc <__adddf3>
 8009038:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800903c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009040:	9303      	str	r3, [sp, #12]
 8009042:	2e00      	cmp	r6, #0
 8009044:	d158      	bne.n	80090f8 <_dtoa_r+0x4f8>
 8009046:	4b82      	ldr	r3, [pc, #520]	; (8009250 <_dtoa_r+0x650>)
 8009048:	2200      	movs	r2, #0
 800904a:	4640      	mov	r0, r8
 800904c:	4649      	mov	r1, r9
 800904e:	f7f7 f933 	bl	80002b8 <__aeabi_dsub>
 8009052:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009056:	4680      	mov	r8, r0
 8009058:	4689      	mov	r9, r1
 800905a:	f7f7 fd75 	bl	8000b48 <__aeabi_dcmpgt>
 800905e:	2800      	cmp	r0, #0
 8009060:	f040 8296 	bne.w	8009590 <_dtoa_r+0x990>
 8009064:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009068:	4640      	mov	r0, r8
 800906a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800906e:	4649      	mov	r1, r9
 8009070:	f7f7 fd4c 	bl	8000b0c <__aeabi_dcmplt>
 8009074:	2800      	cmp	r0, #0
 8009076:	f040 8289 	bne.w	800958c <_dtoa_r+0x98c>
 800907a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800907e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009080:	2b00      	cmp	r3, #0
 8009082:	f2c0 814e 	blt.w	8009322 <_dtoa_r+0x722>
 8009086:	f1bb 0f0e 	cmp.w	fp, #14
 800908a:	f300 814a 	bgt.w	8009322 <_dtoa_r+0x722>
 800908e:	4b6b      	ldr	r3, [pc, #428]	; (800923c <_dtoa_r+0x63c>)
 8009090:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009094:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009098:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800909a:	2b00      	cmp	r3, #0
 800909c:	f280 80dc 	bge.w	8009258 <_dtoa_r+0x658>
 80090a0:	9b04      	ldr	r3, [sp, #16]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	f300 80d8 	bgt.w	8009258 <_dtoa_r+0x658>
 80090a8:	f040 826f 	bne.w	800958a <_dtoa_r+0x98a>
 80090ac:	4b68      	ldr	r3, [pc, #416]	; (8009250 <_dtoa_r+0x650>)
 80090ae:	2200      	movs	r2, #0
 80090b0:	4640      	mov	r0, r8
 80090b2:	4649      	mov	r1, r9
 80090b4:	f7f7 fab8 	bl	8000628 <__aeabi_dmul>
 80090b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80090bc:	f7f7 fd3a 	bl	8000b34 <__aeabi_dcmpge>
 80090c0:	9e04      	ldr	r6, [sp, #16]
 80090c2:	4637      	mov	r7, r6
 80090c4:	2800      	cmp	r0, #0
 80090c6:	f040 8245 	bne.w	8009554 <_dtoa_r+0x954>
 80090ca:	9d00      	ldr	r5, [sp, #0]
 80090cc:	2331      	movs	r3, #49	; 0x31
 80090ce:	f805 3b01 	strb.w	r3, [r5], #1
 80090d2:	f10b 0b01 	add.w	fp, fp, #1
 80090d6:	e241      	b.n	800955c <_dtoa_r+0x95c>
 80090d8:	07f2      	lsls	r2, r6, #31
 80090da:	d505      	bpl.n	80090e8 <_dtoa_r+0x4e8>
 80090dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090e0:	f7f7 faa2 	bl	8000628 <__aeabi_dmul>
 80090e4:	3501      	adds	r5, #1
 80090e6:	2301      	movs	r3, #1
 80090e8:	1076      	asrs	r6, r6, #1
 80090ea:	3708      	adds	r7, #8
 80090ec:	e773      	b.n	8008fd6 <_dtoa_r+0x3d6>
 80090ee:	2502      	movs	r5, #2
 80090f0:	e775      	b.n	8008fde <_dtoa_r+0x3de>
 80090f2:	9e04      	ldr	r6, [sp, #16]
 80090f4:	465f      	mov	r7, fp
 80090f6:	e792      	b.n	800901e <_dtoa_r+0x41e>
 80090f8:	9900      	ldr	r1, [sp, #0]
 80090fa:	4b50      	ldr	r3, [pc, #320]	; (800923c <_dtoa_r+0x63c>)
 80090fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009100:	4431      	add	r1, r6
 8009102:	9102      	str	r1, [sp, #8]
 8009104:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009106:	eeb0 9a47 	vmov.f32	s18, s14
 800910a:	eef0 9a67 	vmov.f32	s19, s15
 800910e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009112:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009116:	2900      	cmp	r1, #0
 8009118:	d044      	beq.n	80091a4 <_dtoa_r+0x5a4>
 800911a:	494e      	ldr	r1, [pc, #312]	; (8009254 <_dtoa_r+0x654>)
 800911c:	2000      	movs	r0, #0
 800911e:	f7f7 fbad 	bl	800087c <__aeabi_ddiv>
 8009122:	ec53 2b19 	vmov	r2, r3, d9
 8009126:	f7f7 f8c7 	bl	80002b8 <__aeabi_dsub>
 800912a:	9d00      	ldr	r5, [sp, #0]
 800912c:	ec41 0b19 	vmov	d9, r0, r1
 8009130:	4649      	mov	r1, r9
 8009132:	4640      	mov	r0, r8
 8009134:	f7f7 fd28 	bl	8000b88 <__aeabi_d2iz>
 8009138:	4606      	mov	r6, r0
 800913a:	f7f7 fa0b 	bl	8000554 <__aeabi_i2d>
 800913e:	4602      	mov	r2, r0
 8009140:	460b      	mov	r3, r1
 8009142:	4640      	mov	r0, r8
 8009144:	4649      	mov	r1, r9
 8009146:	f7f7 f8b7 	bl	80002b8 <__aeabi_dsub>
 800914a:	3630      	adds	r6, #48	; 0x30
 800914c:	f805 6b01 	strb.w	r6, [r5], #1
 8009150:	ec53 2b19 	vmov	r2, r3, d9
 8009154:	4680      	mov	r8, r0
 8009156:	4689      	mov	r9, r1
 8009158:	f7f7 fcd8 	bl	8000b0c <__aeabi_dcmplt>
 800915c:	2800      	cmp	r0, #0
 800915e:	d164      	bne.n	800922a <_dtoa_r+0x62a>
 8009160:	4642      	mov	r2, r8
 8009162:	464b      	mov	r3, r9
 8009164:	4937      	ldr	r1, [pc, #220]	; (8009244 <_dtoa_r+0x644>)
 8009166:	2000      	movs	r0, #0
 8009168:	f7f7 f8a6 	bl	80002b8 <__aeabi_dsub>
 800916c:	ec53 2b19 	vmov	r2, r3, d9
 8009170:	f7f7 fccc 	bl	8000b0c <__aeabi_dcmplt>
 8009174:	2800      	cmp	r0, #0
 8009176:	f040 80b6 	bne.w	80092e6 <_dtoa_r+0x6e6>
 800917a:	9b02      	ldr	r3, [sp, #8]
 800917c:	429d      	cmp	r5, r3
 800917e:	f43f af7c 	beq.w	800907a <_dtoa_r+0x47a>
 8009182:	4b31      	ldr	r3, [pc, #196]	; (8009248 <_dtoa_r+0x648>)
 8009184:	ec51 0b19 	vmov	r0, r1, d9
 8009188:	2200      	movs	r2, #0
 800918a:	f7f7 fa4d 	bl	8000628 <__aeabi_dmul>
 800918e:	4b2e      	ldr	r3, [pc, #184]	; (8009248 <_dtoa_r+0x648>)
 8009190:	ec41 0b19 	vmov	d9, r0, r1
 8009194:	2200      	movs	r2, #0
 8009196:	4640      	mov	r0, r8
 8009198:	4649      	mov	r1, r9
 800919a:	f7f7 fa45 	bl	8000628 <__aeabi_dmul>
 800919e:	4680      	mov	r8, r0
 80091a0:	4689      	mov	r9, r1
 80091a2:	e7c5      	b.n	8009130 <_dtoa_r+0x530>
 80091a4:	ec51 0b17 	vmov	r0, r1, d7
 80091a8:	f7f7 fa3e 	bl	8000628 <__aeabi_dmul>
 80091ac:	9b02      	ldr	r3, [sp, #8]
 80091ae:	9d00      	ldr	r5, [sp, #0]
 80091b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80091b2:	ec41 0b19 	vmov	d9, r0, r1
 80091b6:	4649      	mov	r1, r9
 80091b8:	4640      	mov	r0, r8
 80091ba:	f7f7 fce5 	bl	8000b88 <__aeabi_d2iz>
 80091be:	4606      	mov	r6, r0
 80091c0:	f7f7 f9c8 	bl	8000554 <__aeabi_i2d>
 80091c4:	3630      	adds	r6, #48	; 0x30
 80091c6:	4602      	mov	r2, r0
 80091c8:	460b      	mov	r3, r1
 80091ca:	4640      	mov	r0, r8
 80091cc:	4649      	mov	r1, r9
 80091ce:	f7f7 f873 	bl	80002b8 <__aeabi_dsub>
 80091d2:	f805 6b01 	strb.w	r6, [r5], #1
 80091d6:	9b02      	ldr	r3, [sp, #8]
 80091d8:	429d      	cmp	r5, r3
 80091da:	4680      	mov	r8, r0
 80091dc:	4689      	mov	r9, r1
 80091de:	f04f 0200 	mov.w	r2, #0
 80091e2:	d124      	bne.n	800922e <_dtoa_r+0x62e>
 80091e4:	4b1b      	ldr	r3, [pc, #108]	; (8009254 <_dtoa_r+0x654>)
 80091e6:	ec51 0b19 	vmov	r0, r1, d9
 80091ea:	f7f7 f867 	bl	80002bc <__adddf3>
 80091ee:	4602      	mov	r2, r0
 80091f0:	460b      	mov	r3, r1
 80091f2:	4640      	mov	r0, r8
 80091f4:	4649      	mov	r1, r9
 80091f6:	f7f7 fca7 	bl	8000b48 <__aeabi_dcmpgt>
 80091fa:	2800      	cmp	r0, #0
 80091fc:	d173      	bne.n	80092e6 <_dtoa_r+0x6e6>
 80091fe:	ec53 2b19 	vmov	r2, r3, d9
 8009202:	4914      	ldr	r1, [pc, #80]	; (8009254 <_dtoa_r+0x654>)
 8009204:	2000      	movs	r0, #0
 8009206:	f7f7 f857 	bl	80002b8 <__aeabi_dsub>
 800920a:	4602      	mov	r2, r0
 800920c:	460b      	mov	r3, r1
 800920e:	4640      	mov	r0, r8
 8009210:	4649      	mov	r1, r9
 8009212:	f7f7 fc7b 	bl	8000b0c <__aeabi_dcmplt>
 8009216:	2800      	cmp	r0, #0
 8009218:	f43f af2f 	beq.w	800907a <_dtoa_r+0x47a>
 800921c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800921e:	1e6b      	subs	r3, r5, #1
 8009220:	930f      	str	r3, [sp, #60]	; 0x3c
 8009222:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009226:	2b30      	cmp	r3, #48	; 0x30
 8009228:	d0f8      	beq.n	800921c <_dtoa_r+0x61c>
 800922a:	46bb      	mov	fp, r7
 800922c:	e04a      	b.n	80092c4 <_dtoa_r+0x6c4>
 800922e:	4b06      	ldr	r3, [pc, #24]	; (8009248 <_dtoa_r+0x648>)
 8009230:	f7f7 f9fa 	bl	8000628 <__aeabi_dmul>
 8009234:	4680      	mov	r8, r0
 8009236:	4689      	mov	r9, r1
 8009238:	e7bd      	b.n	80091b6 <_dtoa_r+0x5b6>
 800923a:	bf00      	nop
 800923c:	0800bbe8 	.word	0x0800bbe8
 8009240:	0800bbc0 	.word	0x0800bbc0
 8009244:	3ff00000 	.word	0x3ff00000
 8009248:	40240000 	.word	0x40240000
 800924c:	401c0000 	.word	0x401c0000
 8009250:	40140000 	.word	0x40140000
 8009254:	3fe00000 	.word	0x3fe00000
 8009258:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800925c:	9d00      	ldr	r5, [sp, #0]
 800925e:	4642      	mov	r2, r8
 8009260:	464b      	mov	r3, r9
 8009262:	4630      	mov	r0, r6
 8009264:	4639      	mov	r1, r7
 8009266:	f7f7 fb09 	bl	800087c <__aeabi_ddiv>
 800926a:	f7f7 fc8d 	bl	8000b88 <__aeabi_d2iz>
 800926e:	9001      	str	r0, [sp, #4]
 8009270:	f7f7 f970 	bl	8000554 <__aeabi_i2d>
 8009274:	4642      	mov	r2, r8
 8009276:	464b      	mov	r3, r9
 8009278:	f7f7 f9d6 	bl	8000628 <__aeabi_dmul>
 800927c:	4602      	mov	r2, r0
 800927e:	460b      	mov	r3, r1
 8009280:	4630      	mov	r0, r6
 8009282:	4639      	mov	r1, r7
 8009284:	f7f7 f818 	bl	80002b8 <__aeabi_dsub>
 8009288:	9e01      	ldr	r6, [sp, #4]
 800928a:	9f04      	ldr	r7, [sp, #16]
 800928c:	3630      	adds	r6, #48	; 0x30
 800928e:	f805 6b01 	strb.w	r6, [r5], #1
 8009292:	9e00      	ldr	r6, [sp, #0]
 8009294:	1bae      	subs	r6, r5, r6
 8009296:	42b7      	cmp	r7, r6
 8009298:	4602      	mov	r2, r0
 800929a:	460b      	mov	r3, r1
 800929c:	d134      	bne.n	8009308 <_dtoa_r+0x708>
 800929e:	f7f7 f80d 	bl	80002bc <__adddf3>
 80092a2:	4642      	mov	r2, r8
 80092a4:	464b      	mov	r3, r9
 80092a6:	4606      	mov	r6, r0
 80092a8:	460f      	mov	r7, r1
 80092aa:	f7f7 fc4d 	bl	8000b48 <__aeabi_dcmpgt>
 80092ae:	b9c8      	cbnz	r0, 80092e4 <_dtoa_r+0x6e4>
 80092b0:	4642      	mov	r2, r8
 80092b2:	464b      	mov	r3, r9
 80092b4:	4630      	mov	r0, r6
 80092b6:	4639      	mov	r1, r7
 80092b8:	f7f7 fc1e 	bl	8000af8 <__aeabi_dcmpeq>
 80092bc:	b110      	cbz	r0, 80092c4 <_dtoa_r+0x6c4>
 80092be:	9b01      	ldr	r3, [sp, #4]
 80092c0:	07db      	lsls	r3, r3, #31
 80092c2:	d40f      	bmi.n	80092e4 <_dtoa_r+0x6e4>
 80092c4:	4651      	mov	r1, sl
 80092c6:	4620      	mov	r0, r4
 80092c8:	f000 ff36 	bl	800a138 <_Bfree>
 80092cc:	2300      	movs	r3, #0
 80092ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80092d0:	702b      	strb	r3, [r5, #0]
 80092d2:	f10b 0301 	add.w	r3, fp, #1
 80092d6:	6013      	str	r3, [r2, #0]
 80092d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092da:	2b00      	cmp	r3, #0
 80092dc:	f43f ace2 	beq.w	8008ca4 <_dtoa_r+0xa4>
 80092e0:	601d      	str	r5, [r3, #0]
 80092e2:	e4df      	b.n	8008ca4 <_dtoa_r+0xa4>
 80092e4:	465f      	mov	r7, fp
 80092e6:	462b      	mov	r3, r5
 80092e8:	461d      	mov	r5, r3
 80092ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80092ee:	2a39      	cmp	r2, #57	; 0x39
 80092f0:	d106      	bne.n	8009300 <_dtoa_r+0x700>
 80092f2:	9a00      	ldr	r2, [sp, #0]
 80092f4:	429a      	cmp	r2, r3
 80092f6:	d1f7      	bne.n	80092e8 <_dtoa_r+0x6e8>
 80092f8:	9900      	ldr	r1, [sp, #0]
 80092fa:	2230      	movs	r2, #48	; 0x30
 80092fc:	3701      	adds	r7, #1
 80092fe:	700a      	strb	r2, [r1, #0]
 8009300:	781a      	ldrb	r2, [r3, #0]
 8009302:	3201      	adds	r2, #1
 8009304:	701a      	strb	r2, [r3, #0]
 8009306:	e790      	b.n	800922a <_dtoa_r+0x62a>
 8009308:	4ba3      	ldr	r3, [pc, #652]	; (8009598 <_dtoa_r+0x998>)
 800930a:	2200      	movs	r2, #0
 800930c:	f7f7 f98c 	bl	8000628 <__aeabi_dmul>
 8009310:	2200      	movs	r2, #0
 8009312:	2300      	movs	r3, #0
 8009314:	4606      	mov	r6, r0
 8009316:	460f      	mov	r7, r1
 8009318:	f7f7 fbee 	bl	8000af8 <__aeabi_dcmpeq>
 800931c:	2800      	cmp	r0, #0
 800931e:	d09e      	beq.n	800925e <_dtoa_r+0x65e>
 8009320:	e7d0      	b.n	80092c4 <_dtoa_r+0x6c4>
 8009322:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009324:	2a00      	cmp	r2, #0
 8009326:	f000 80ca 	beq.w	80094be <_dtoa_r+0x8be>
 800932a:	9a07      	ldr	r2, [sp, #28]
 800932c:	2a01      	cmp	r2, #1
 800932e:	f300 80ad 	bgt.w	800948c <_dtoa_r+0x88c>
 8009332:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009334:	2a00      	cmp	r2, #0
 8009336:	f000 80a5 	beq.w	8009484 <_dtoa_r+0x884>
 800933a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800933e:	9e08      	ldr	r6, [sp, #32]
 8009340:	9d05      	ldr	r5, [sp, #20]
 8009342:	9a05      	ldr	r2, [sp, #20]
 8009344:	441a      	add	r2, r3
 8009346:	9205      	str	r2, [sp, #20]
 8009348:	9a06      	ldr	r2, [sp, #24]
 800934a:	2101      	movs	r1, #1
 800934c:	441a      	add	r2, r3
 800934e:	4620      	mov	r0, r4
 8009350:	9206      	str	r2, [sp, #24]
 8009352:	f000 fff1 	bl	800a338 <__i2b>
 8009356:	4607      	mov	r7, r0
 8009358:	b165      	cbz	r5, 8009374 <_dtoa_r+0x774>
 800935a:	9b06      	ldr	r3, [sp, #24]
 800935c:	2b00      	cmp	r3, #0
 800935e:	dd09      	ble.n	8009374 <_dtoa_r+0x774>
 8009360:	42ab      	cmp	r3, r5
 8009362:	9a05      	ldr	r2, [sp, #20]
 8009364:	bfa8      	it	ge
 8009366:	462b      	movge	r3, r5
 8009368:	1ad2      	subs	r2, r2, r3
 800936a:	9205      	str	r2, [sp, #20]
 800936c:	9a06      	ldr	r2, [sp, #24]
 800936e:	1aed      	subs	r5, r5, r3
 8009370:	1ad3      	subs	r3, r2, r3
 8009372:	9306      	str	r3, [sp, #24]
 8009374:	9b08      	ldr	r3, [sp, #32]
 8009376:	b1f3      	cbz	r3, 80093b6 <_dtoa_r+0x7b6>
 8009378:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800937a:	2b00      	cmp	r3, #0
 800937c:	f000 80a3 	beq.w	80094c6 <_dtoa_r+0x8c6>
 8009380:	2e00      	cmp	r6, #0
 8009382:	dd10      	ble.n	80093a6 <_dtoa_r+0x7a6>
 8009384:	4639      	mov	r1, r7
 8009386:	4632      	mov	r2, r6
 8009388:	4620      	mov	r0, r4
 800938a:	f001 f895 	bl	800a4b8 <__pow5mult>
 800938e:	4652      	mov	r2, sl
 8009390:	4601      	mov	r1, r0
 8009392:	4607      	mov	r7, r0
 8009394:	4620      	mov	r0, r4
 8009396:	f000 ffe5 	bl	800a364 <__multiply>
 800939a:	4651      	mov	r1, sl
 800939c:	4680      	mov	r8, r0
 800939e:	4620      	mov	r0, r4
 80093a0:	f000 feca 	bl	800a138 <_Bfree>
 80093a4:	46c2      	mov	sl, r8
 80093a6:	9b08      	ldr	r3, [sp, #32]
 80093a8:	1b9a      	subs	r2, r3, r6
 80093aa:	d004      	beq.n	80093b6 <_dtoa_r+0x7b6>
 80093ac:	4651      	mov	r1, sl
 80093ae:	4620      	mov	r0, r4
 80093b0:	f001 f882 	bl	800a4b8 <__pow5mult>
 80093b4:	4682      	mov	sl, r0
 80093b6:	2101      	movs	r1, #1
 80093b8:	4620      	mov	r0, r4
 80093ba:	f000 ffbd 	bl	800a338 <__i2b>
 80093be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	4606      	mov	r6, r0
 80093c4:	f340 8081 	ble.w	80094ca <_dtoa_r+0x8ca>
 80093c8:	461a      	mov	r2, r3
 80093ca:	4601      	mov	r1, r0
 80093cc:	4620      	mov	r0, r4
 80093ce:	f001 f873 	bl	800a4b8 <__pow5mult>
 80093d2:	9b07      	ldr	r3, [sp, #28]
 80093d4:	2b01      	cmp	r3, #1
 80093d6:	4606      	mov	r6, r0
 80093d8:	dd7a      	ble.n	80094d0 <_dtoa_r+0x8d0>
 80093da:	f04f 0800 	mov.w	r8, #0
 80093de:	6933      	ldr	r3, [r6, #16]
 80093e0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80093e4:	6918      	ldr	r0, [r3, #16]
 80093e6:	f000 ff59 	bl	800a29c <__hi0bits>
 80093ea:	f1c0 0020 	rsb	r0, r0, #32
 80093ee:	9b06      	ldr	r3, [sp, #24]
 80093f0:	4418      	add	r0, r3
 80093f2:	f010 001f 	ands.w	r0, r0, #31
 80093f6:	f000 8094 	beq.w	8009522 <_dtoa_r+0x922>
 80093fa:	f1c0 0320 	rsb	r3, r0, #32
 80093fe:	2b04      	cmp	r3, #4
 8009400:	f340 8085 	ble.w	800950e <_dtoa_r+0x90e>
 8009404:	9b05      	ldr	r3, [sp, #20]
 8009406:	f1c0 001c 	rsb	r0, r0, #28
 800940a:	4403      	add	r3, r0
 800940c:	9305      	str	r3, [sp, #20]
 800940e:	9b06      	ldr	r3, [sp, #24]
 8009410:	4403      	add	r3, r0
 8009412:	4405      	add	r5, r0
 8009414:	9306      	str	r3, [sp, #24]
 8009416:	9b05      	ldr	r3, [sp, #20]
 8009418:	2b00      	cmp	r3, #0
 800941a:	dd05      	ble.n	8009428 <_dtoa_r+0x828>
 800941c:	4651      	mov	r1, sl
 800941e:	461a      	mov	r2, r3
 8009420:	4620      	mov	r0, r4
 8009422:	f001 f8a3 	bl	800a56c <__lshift>
 8009426:	4682      	mov	sl, r0
 8009428:	9b06      	ldr	r3, [sp, #24]
 800942a:	2b00      	cmp	r3, #0
 800942c:	dd05      	ble.n	800943a <_dtoa_r+0x83a>
 800942e:	4631      	mov	r1, r6
 8009430:	461a      	mov	r2, r3
 8009432:	4620      	mov	r0, r4
 8009434:	f001 f89a 	bl	800a56c <__lshift>
 8009438:	4606      	mov	r6, r0
 800943a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800943c:	2b00      	cmp	r3, #0
 800943e:	d072      	beq.n	8009526 <_dtoa_r+0x926>
 8009440:	4631      	mov	r1, r6
 8009442:	4650      	mov	r0, sl
 8009444:	f001 f8fe 	bl	800a644 <__mcmp>
 8009448:	2800      	cmp	r0, #0
 800944a:	da6c      	bge.n	8009526 <_dtoa_r+0x926>
 800944c:	2300      	movs	r3, #0
 800944e:	4651      	mov	r1, sl
 8009450:	220a      	movs	r2, #10
 8009452:	4620      	mov	r0, r4
 8009454:	f000 fe92 	bl	800a17c <__multadd>
 8009458:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800945a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800945e:	4682      	mov	sl, r0
 8009460:	2b00      	cmp	r3, #0
 8009462:	f000 81b0 	beq.w	80097c6 <_dtoa_r+0xbc6>
 8009466:	2300      	movs	r3, #0
 8009468:	4639      	mov	r1, r7
 800946a:	220a      	movs	r2, #10
 800946c:	4620      	mov	r0, r4
 800946e:	f000 fe85 	bl	800a17c <__multadd>
 8009472:	9b01      	ldr	r3, [sp, #4]
 8009474:	2b00      	cmp	r3, #0
 8009476:	4607      	mov	r7, r0
 8009478:	f300 8096 	bgt.w	80095a8 <_dtoa_r+0x9a8>
 800947c:	9b07      	ldr	r3, [sp, #28]
 800947e:	2b02      	cmp	r3, #2
 8009480:	dc59      	bgt.n	8009536 <_dtoa_r+0x936>
 8009482:	e091      	b.n	80095a8 <_dtoa_r+0x9a8>
 8009484:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009486:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800948a:	e758      	b.n	800933e <_dtoa_r+0x73e>
 800948c:	9b04      	ldr	r3, [sp, #16]
 800948e:	1e5e      	subs	r6, r3, #1
 8009490:	9b08      	ldr	r3, [sp, #32]
 8009492:	42b3      	cmp	r3, r6
 8009494:	bfbf      	itttt	lt
 8009496:	9b08      	ldrlt	r3, [sp, #32]
 8009498:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800949a:	9608      	strlt	r6, [sp, #32]
 800949c:	1af3      	sublt	r3, r6, r3
 800949e:	bfb4      	ite	lt
 80094a0:	18d2      	addlt	r2, r2, r3
 80094a2:	1b9e      	subge	r6, r3, r6
 80094a4:	9b04      	ldr	r3, [sp, #16]
 80094a6:	bfbc      	itt	lt
 80094a8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80094aa:	2600      	movlt	r6, #0
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	bfb7      	itett	lt
 80094b0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80094b4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80094b8:	1a9d      	sublt	r5, r3, r2
 80094ba:	2300      	movlt	r3, #0
 80094bc:	e741      	b.n	8009342 <_dtoa_r+0x742>
 80094be:	9e08      	ldr	r6, [sp, #32]
 80094c0:	9d05      	ldr	r5, [sp, #20]
 80094c2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80094c4:	e748      	b.n	8009358 <_dtoa_r+0x758>
 80094c6:	9a08      	ldr	r2, [sp, #32]
 80094c8:	e770      	b.n	80093ac <_dtoa_r+0x7ac>
 80094ca:	9b07      	ldr	r3, [sp, #28]
 80094cc:	2b01      	cmp	r3, #1
 80094ce:	dc19      	bgt.n	8009504 <_dtoa_r+0x904>
 80094d0:	9b02      	ldr	r3, [sp, #8]
 80094d2:	b9bb      	cbnz	r3, 8009504 <_dtoa_r+0x904>
 80094d4:	9b03      	ldr	r3, [sp, #12]
 80094d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80094da:	b99b      	cbnz	r3, 8009504 <_dtoa_r+0x904>
 80094dc:	9b03      	ldr	r3, [sp, #12]
 80094de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80094e2:	0d1b      	lsrs	r3, r3, #20
 80094e4:	051b      	lsls	r3, r3, #20
 80094e6:	b183      	cbz	r3, 800950a <_dtoa_r+0x90a>
 80094e8:	9b05      	ldr	r3, [sp, #20]
 80094ea:	3301      	adds	r3, #1
 80094ec:	9305      	str	r3, [sp, #20]
 80094ee:	9b06      	ldr	r3, [sp, #24]
 80094f0:	3301      	adds	r3, #1
 80094f2:	9306      	str	r3, [sp, #24]
 80094f4:	f04f 0801 	mov.w	r8, #1
 80094f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	f47f af6f 	bne.w	80093de <_dtoa_r+0x7de>
 8009500:	2001      	movs	r0, #1
 8009502:	e774      	b.n	80093ee <_dtoa_r+0x7ee>
 8009504:	f04f 0800 	mov.w	r8, #0
 8009508:	e7f6      	b.n	80094f8 <_dtoa_r+0x8f8>
 800950a:	4698      	mov	r8, r3
 800950c:	e7f4      	b.n	80094f8 <_dtoa_r+0x8f8>
 800950e:	d082      	beq.n	8009416 <_dtoa_r+0x816>
 8009510:	9a05      	ldr	r2, [sp, #20]
 8009512:	331c      	adds	r3, #28
 8009514:	441a      	add	r2, r3
 8009516:	9205      	str	r2, [sp, #20]
 8009518:	9a06      	ldr	r2, [sp, #24]
 800951a:	441a      	add	r2, r3
 800951c:	441d      	add	r5, r3
 800951e:	9206      	str	r2, [sp, #24]
 8009520:	e779      	b.n	8009416 <_dtoa_r+0x816>
 8009522:	4603      	mov	r3, r0
 8009524:	e7f4      	b.n	8009510 <_dtoa_r+0x910>
 8009526:	9b04      	ldr	r3, [sp, #16]
 8009528:	2b00      	cmp	r3, #0
 800952a:	dc37      	bgt.n	800959c <_dtoa_r+0x99c>
 800952c:	9b07      	ldr	r3, [sp, #28]
 800952e:	2b02      	cmp	r3, #2
 8009530:	dd34      	ble.n	800959c <_dtoa_r+0x99c>
 8009532:	9b04      	ldr	r3, [sp, #16]
 8009534:	9301      	str	r3, [sp, #4]
 8009536:	9b01      	ldr	r3, [sp, #4]
 8009538:	b963      	cbnz	r3, 8009554 <_dtoa_r+0x954>
 800953a:	4631      	mov	r1, r6
 800953c:	2205      	movs	r2, #5
 800953e:	4620      	mov	r0, r4
 8009540:	f000 fe1c 	bl	800a17c <__multadd>
 8009544:	4601      	mov	r1, r0
 8009546:	4606      	mov	r6, r0
 8009548:	4650      	mov	r0, sl
 800954a:	f001 f87b 	bl	800a644 <__mcmp>
 800954e:	2800      	cmp	r0, #0
 8009550:	f73f adbb 	bgt.w	80090ca <_dtoa_r+0x4ca>
 8009554:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009556:	9d00      	ldr	r5, [sp, #0]
 8009558:	ea6f 0b03 	mvn.w	fp, r3
 800955c:	f04f 0800 	mov.w	r8, #0
 8009560:	4631      	mov	r1, r6
 8009562:	4620      	mov	r0, r4
 8009564:	f000 fde8 	bl	800a138 <_Bfree>
 8009568:	2f00      	cmp	r7, #0
 800956a:	f43f aeab 	beq.w	80092c4 <_dtoa_r+0x6c4>
 800956e:	f1b8 0f00 	cmp.w	r8, #0
 8009572:	d005      	beq.n	8009580 <_dtoa_r+0x980>
 8009574:	45b8      	cmp	r8, r7
 8009576:	d003      	beq.n	8009580 <_dtoa_r+0x980>
 8009578:	4641      	mov	r1, r8
 800957a:	4620      	mov	r0, r4
 800957c:	f000 fddc 	bl	800a138 <_Bfree>
 8009580:	4639      	mov	r1, r7
 8009582:	4620      	mov	r0, r4
 8009584:	f000 fdd8 	bl	800a138 <_Bfree>
 8009588:	e69c      	b.n	80092c4 <_dtoa_r+0x6c4>
 800958a:	2600      	movs	r6, #0
 800958c:	4637      	mov	r7, r6
 800958e:	e7e1      	b.n	8009554 <_dtoa_r+0x954>
 8009590:	46bb      	mov	fp, r7
 8009592:	4637      	mov	r7, r6
 8009594:	e599      	b.n	80090ca <_dtoa_r+0x4ca>
 8009596:	bf00      	nop
 8009598:	40240000 	.word	0x40240000
 800959c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800959e:	2b00      	cmp	r3, #0
 80095a0:	f000 80c8 	beq.w	8009734 <_dtoa_r+0xb34>
 80095a4:	9b04      	ldr	r3, [sp, #16]
 80095a6:	9301      	str	r3, [sp, #4]
 80095a8:	2d00      	cmp	r5, #0
 80095aa:	dd05      	ble.n	80095b8 <_dtoa_r+0x9b8>
 80095ac:	4639      	mov	r1, r7
 80095ae:	462a      	mov	r2, r5
 80095b0:	4620      	mov	r0, r4
 80095b2:	f000 ffdb 	bl	800a56c <__lshift>
 80095b6:	4607      	mov	r7, r0
 80095b8:	f1b8 0f00 	cmp.w	r8, #0
 80095bc:	d05b      	beq.n	8009676 <_dtoa_r+0xa76>
 80095be:	6879      	ldr	r1, [r7, #4]
 80095c0:	4620      	mov	r0, r4
 80095c2:	f000 fd79 	bl	800a0b8 <_Balloc>
 80095c6:	4605      	mov	r5, r0
 80095c8:	b928      	cbnz	r0, 80095d6 <_dtoa_r+0x9d6>
 80095ca:	4b83      	ldr	r3, [pc, #524]	; (80097d8 <_dtoa_r+0xbd8>)
 80095cc:	4602      	mov	r2, r0
 80095ce:	f240 21ef 	movw	r1, #751	; 0x2ef
 80095d2:	f7ff bb2e 	b.w	8008c32 <_dtoa_r+0x32>
 80095d6:	693a      	ldr	r2, [r7, #16]
 80095d8:	3202      	adds	r2, #2
 80095da:	0092      	lsls	r2, r2, #2
 80095dc:	f107 010c 	add.w	r1, r7, #12
 80095e0:	300c      	adds	r0, #12
 80095e2:	f7ff fa48 	bl	8008a76 <memcpy>
 80095e6:	2201      	movs	r2, #1
 80095e8:	4629      	mov	r1, r5
 80095ea:	4620      	mov	r0, r4
 80095ec:	f000 ffbe 	bl	800a56c <__lshift>
 80095f0:	9b00      	ldr	r3, [sp, #0]
 80095f2:	3301      	adds	r3, #1
 80095f4:	9304      	str	r3, [sp, #16]
 80095f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80095fa:	4413      	add	r3, r2
 80095fc:	9308      	str	r3, [sp, #32]
 80095fe:	9b02      	ldr	r3, [sp, #8]
 8009600:	f003 0301 	and.w	r3, r3, #1
 8009604:	46b8      	mov	r8, r7
 8009606:	9306      	str	r3, [sp, #24]
 8009608:	4607      	mov	r7, r0
 800960a:	9b04      	ldr	r3, [sp, #16]
 800960c:	4631      	mov	r1, r6
 800960e:	3b01      	subs	r3, #1
 8009610:	4650      	mov	r0, sl
 8009612:	9301      	str	r3, [sp, #4]
 8009614:	f7ff fa6c 	bl	8008af0 <quorem>
 8009618:	4641      	mov	r1, r8
 800961a:	9002      	str	r0, [sp, #8]
 800961c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009620:	4650      	mov	r0, sl
 8009622:	f001 f80f 	bl	800a644 <__mcmp>
 8009626:	463a      	mov	r2, r7
 8009628:	9005      	str	r0, [sp, #20]
 800962a:	4631      	mov	r1, r6
 800962c:	4620      	mov	r0, r4
 800962e:	f001 f825 	bl	800a67c <__mdiff>
 8009632:	68c2      	ldr	r2, [r0, #12]
 8009634:	4605      	mov	r5, r0
 8009636:	bb02      	cbnz	r2, 800967a <_dtoa_r+0xa7a>
 8009638:	4601      	mov	r1, r0
 800963a:	4650      	mov	r0, sl
 800963c:	f001 f802 	bl	800a644 <__mcmp>
 8009640:	4602      	mov	r2, r0
 8009642:	4629      	mov	r1, r5
 8009644:	4620      	mov	r0, r4
 8009646:	9209      	str	r2, [sp, #36]	; 0x24
 8009648:	f000 fd76 	bl	800a138 <_Bfree>
 800964c:	9b07      	ldr	r3, [sp, #28]
 800964e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009650:	9d04      	ldr	r5, [sp, #16]
 8009652:	ea43 0102 	orr.w	r1, r3, r2
 8009656:	9b06      	ldr	r3, [sp, #24]
 8009658:	4319      	orrs	r1, r3
 800965a:	d110      	bne.n	800967e <_dtoa_r+0xa7e>
 800965c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009660:	d029      	beq.n	80096b6 <_dtoa_r+0xab6>
 8009662:	9b05      	ldr	r3, [sp, #20]
 8009664:	2b00      	cmp	r3, #0
 8009666:	dd02      	ble.n	800966e <_dtoa_r+0xa6e>
 8009668:	9b02      	ldr	r3, [sp, #8]
 800966a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800966e:	9b01      	ldr	r3, [sp, #4]
 8009670:	f883 9000 	strb.w	r9, [r3]
 8009674:	e774      	b.n	8009560 <_dtoa_r+0x960>
 8009676:	4638      	mov	r0, r7
 8009678:	e7ba      	b.n	80095f0 <_dtoa_r+0x9f0>
 800967a:	2201      	movs	r2, #1
 800967c:	e7e1      	b.n	8009642 <_dtoa_r+0xa42>
 800967e:	9b05      	ldr	r3, [sp, #20]
 8009680:	2b00      	cmp	r3, #0
 8009682:	db04      	blt.n	800968e <_dtoa_r+0xa8e>
 8009684:	9907      	ldr	r1, [sp, #28]
 8009686:	430b      	orrs	r3, r1
 8009688:	9906      	ldr	r1, [sp, #24]
 800968a:	430b      	orrs	r3, r1
 800968c:	d120      	bne.n	80096d0 <_dtoa_r+0xad0>
 800968e:	2a00      	cmp	r2, #0
 8009690:	dded      	ble.n	800966e <_dtoa_r+0xa6e>
 8009692:	4651      	mov	r1, sl
 8009694:	2201      	movs	r2, #1
 8009696:	4620      	mov	r0, r4
 8009698:	f000 ff68 	bl	800a56c <__lshift>
 800969c:	4631      	mov	r1, r6
 800969e:	4682      	mov	sl, r0
 80096a0:	f000 ffd0 	bl	800a644 <__mcmp>
 80096a4:	2800      	cmp	r0, #0
 80096a6:	dc03      	bgt.n	80096b0 <_dtoa_r+0xab0>
 80096a8:	d1e1      	bne.n	800966e <_dtoa_r+0xa6e>
 80096aa:	f019 0f01 	tst.w	r9, #1
 80096ae:	d0de      	beq.n	800966e <_dtoa_r+0xa6e>
 80096b0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80096b4:	d1d8      	bne.n	8009668 <_dtoa_r+0xa68>
 80096b6:	9a01      	ldr	r2, [sp, #4]
 80096b8:	2339      	movs	r3, #57	; 0x39
 80096ba:	7013      	strb	r3, [r2, #0]
 80096bc:	462b      	mov	r3, r5
 80096be:	461d      	mov	r5, r3
 80096c0:	3b01      	subs	r3, #1
 80096c2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80096c6:	2a39      	cmp	r2, #57	; 0x39
 80096c8:	d06c      	beq.n	80097a4 <_dtoa_r+0xba4>
 80096ca:	3201      	adds	r2, #1
 80096cc:	701a      	strb	r2, [r3, #0]
 80096ce:	e747      	b.n	8009560 <_dtoa_r+0x960>
 80096d0:	2a00      	cmp	r2, #0
 80096d2:	dd07      	ble.n	80096e4 <_dtoa_r+0xae4>
 80096d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80096d8:	d0ed      	beq.n	80096b6 <_dtoa_r+0xab6>
 80096da:	9a01      	ldr	r2, [sp, #4]
 80096dc:	f109 0301 	add.w	r3, r9, #1
 80096e0:	7013      	strb	r3, [r2, #0]
 80096e2:	e73d      	b.n	8009560 <_dtoa_r+0x960>
 80096e4:	9b04      	ldr	r3, [sp, #16]
 80096e6:	9a08      	ldr	r2, [sp, #32]
 80096e8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80096ec:	4293      	cmp	r3, r2
 80096ee:	d043      	beq.n	8009778 <_dtoa_r+0xb78>
 80096f0:	4651      	mov	r1, sl
 80096f2:	2300      	movs	r3, #0
 80096f4:	220a      	movs	r2, #10
 80096f6:	4620      	mov	r0, r4
 80096f8:	f000 fd40 	bl	800a17c <__multadd>
 80096fc:	45b8      	cmp	r8, r7
 80096fe:	4682      	mov	sl, r0
 8009700:	f04f 0300 	mov.w	r3, #0
 8009704:	f04f 020a 	mov.w	r2, #10
 8009708:	4641      	mov	r1, r8
 800970a:	4620      	mov	r0, r4
 800970c:	d107      	bne.n	800971e <_dtoa_r+0xb1e>
 800970e:	f000 fd35 	bl	800a17c <__multadd>
 8009712:	4680      	mov	r8, r0
 8009714:	4607      	mov	r7, r0
 8009716:	9b04      	ldr	r3, [sp, #16]
 8009718:	3301      	adds	r3, #1
 800971a:	9304      	str	r3, [sp, #16]
 800971c:	e775      	b.n	800960a <_dtoa_r+0xa0a>
 800971e:	f000 fd2d 	bl	800a17c <__multadd>
 8009722:	4639      	mov	r1, r7
 8009724:	4680      	mov	r8, r0
 8009726:	2300      	movs	r3, #0
 8009728:	220a      	movs	r2, #10
 800972a:	4620      	mov	r0, r4
 800972c:	f000 fd26 	bl	800a17c <__multadd>
 8009730:	4607      	mov	r7, r0
 8009732:	e7f0      	b.n	8009716 <_dtoa_r+0xb16>
 8009734:	9b04      	ldr	r3, [sp, #16]
 8009736:	9301      	str	r3, [sp, #4]
 8009738:	9d00      	ldr	r5, [sp, #0]
 800973a:	4631      	mov	r1, r6
 800973c:	4650      	mov	r0, sl
 800973e:	f7ff f9d7 	bl	8008af0 <quorem>
 8009742:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009746:	9b00      	ldr	r3, [sp, #0]
 8009748:	f805 9b01 	strb.w	r9, [r5], #1
 800974c:	1aea      	subs	r2, r5, r3
 800974e:	9b01      	ldr	r3, [sp, #4]
 8009750:	4293      	cmp	r3, r2
 8009752:	dd07      	ble.n	8009764 <_dtoa_r+0xb64>
 8009754:	4651      	mov	r1, sl
 8009756:	2300      	movs	r3, #0
 8009758:	220a      	movs	r2, #10
 800975a:	4620      	mov	r0, r4
 800975c:	f000 fd0e 	bl	800a17c <__multadd>
 8009760:	4682      	mov	sl, r0
 8009762:	e7ea      	b.n	800973a <_dtoa_r+0xb3a>
 8009764:	9b01      	ldr	r3, [sp, #4]
 8009766:	2b00      	cmp	r3, #0
 8009768:	bfc8      	it	gt
 800976a:	461d      	movgt	r5, r3
 800976c:	9b00      	ldr	r3, [sp, #0]
 800976e:	bfd8      	it	le
 8009770:	2501      	movle	r5, #1
 8009772:	441d      	add	r5, r3
 8009774:	f04f 0800 	mov.w	r8, #0
 8009778:	4651      	mov	r1, sl
 800977a:	2201      	movs	r2, #1
 800977c:	4620      	mov	r0, r4
 800977e:	f000 fef5 	bl	800a56c <__lshift>
 8009782:	4631      	mov	r1, r6
 8009784:	4682      	mov	sl, r0
 8009786:	f000 ff5d 	bl	800a644 <__mcmp>
 800978a:	2800      	cmp	r0, #0
 800978c:	dc96      	bgt.n	80096bc <_dtoa_r+0xabc>
 800978e:	d102      	bne.n	8009796 <_dtoa_r+0xb96>
 8009790:	f019 0f01 	tst.w	r9, #1
 8009794:	d192      	bne.n	80096bc <_dtoa_r+0xabc>
 8009796:	462b      	mov	r3, r5
 8009798:	461d      	mov	r5, r3
 800979a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800979e:	2a30      	cmp	r2, #48	; 0x30
 80097a0:	d0fa      	beq.n	8009798 <_dtoa_r+0xb98>
 80097a2:	e6dd      	b.n	8009560 <_dtoa_r+0x960>
 80097a4:	9a00      	ldr	r2, [sp, #0]
 80097a6:	429a      	cmp	r2, r3
 80097a8:	d189      	bne.n	80096be <_dtoa_r+0xabe>
 80097aa:	f10b 0b01 	add.w	fp, fp, #1
 80097ae:	2331      	movs	r3, #49	; 0x31
 80097b0:	e796      	b.n	80096e0 <_dtoa_r+0xae0>
 80097b2:	4b0a      	ldr	r3, [pc, #40]	; (80097dc <_dtoa_r+0xbdc>)
 80097b4:	f7ff ba99 	b.w	8008cea <_dtoa_r+0xea>
 80097b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	f47f aa6d 	bne.w	8008c9a <_dtoa_r+0x9a>
 80097c0:	4b07      	ldr	r3, [pc, #28]	; (80097e0 <_dtoa_r+0xbe0>)
 80097c2:	f7ff ba92 	b.w	8008cea <_dtoa_r+0xea>
 80097c6:	9b01      	ldr	r3, [sp, #4]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	dcb5      	bgt.n	8009738 <_dtoa_r+0xb38>
 80097cc:	9b07      	ldr	r3, [sp, #28]
 80097ce:	2b02      	cmp	r3, #2
 80097d0:	f73f aeb1 	bgt.w	8009536 <_dtoa_r+0x936>
 80097d4:	e7b0      	b.n	8009738 <_dtoa_r+0xb38>
 80097d6:	bf00      	nop
 80097d8:	0800baf4 	.word	0x0800baf4
 80097dc:	0800b9b1 	.word	0x0800b9b1
 80097e0:	0800ba8f 	.word	0x0800ba8f

080097e4 <_free_r>:
 80097e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80097e6:	2900      	cmp	r1, #0
 80097e8:	d044      	beq.n	8009874 <_free_r+0x90>
 80097ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097ee:	9001      	str	r0, [sp, #4]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	f1a1 0404 	sub.w	r4, r1, #4
 80097f6:	bfb8      	it	lt
 80097f8:	18e4      	addlt	r4, r4, r3
 80097fa:	f000 fc51 	bl	800a0a0 <__malloc_lock>
 80097fe:	4a1e      	ldr	r2, [pc, #120]	; (8009878 <_free_r+0x94>)
 8009800:	9801      	ldr	r0, [sp, #4]
 8009802:	6813      	ldr	r3, [r2, #0]
 8009804:	b933      	cbnz	r3, 8009814 <_free_r+0x30>
 8009806:	6063      	str	r3, [r4, #4]
 8009808:	6014      	str	r4, [r2, #0]
 800980a:	b003      	add	sp, #12
 800980c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009810:	f000 bc4c 	b.w	800a0ac <__malloc_unlock>
 8009814:	42a3      	cmp	r3, r4
 8009816:	d908      	bls.n	800982a <_free_r+0x46>
 8009818:	6825      	ldr	r5, [r4, #0]
 800981a:	1961      	adds	r1, r4, r5
 800981c:	428b      	cmp	r3, r1
 800981e:	bf01      	itttt	eq
 8009820:	6819      	ldreq	r1, [r3, #0]
 8009822:	685b      	ldreq	r3, [r3, #4]
 8009824:	1949      	addeq	r1, r1, r5
 8009826:	6021      	streq	r1, [r4, #0]
 8009828:	e7ed      	b.n	8009806 <_free_r+0x22>
 800982a:	461a      	mov	r2, r3
 800982c:	685b      	ldr	r3, [r3, #4]
 800982e:	b10b      	cbz	r3, 8009834 <_free_r+0x50>
 8009830:	42a3      	cmp	r3, r4
 8009832:	d9fa      	bls.n	800982a <_free_r+0x46>
 8009834:	6811      	ldr	r1, [r2, #0]
 8009836:	1855      	adds	r5, r2, r1
 8009838:	42a5      	cmp	r5, r4
 800983a:	d10b      	bne.n	8009854 <_free_r+0x70>
 800983c:	6824      	ldr	r4, [r4, #0]
 800983e:	4421      	add	r1, r4
 8009840:	1854      	adds	r4, r2, r1
 8009842:	42a3      	cmp	r3, r4
 8009844:	6011      	str	r1, [r2, #0]
 8009846:	d1e0      	bne.n	800980a <_free_r+0x26>
 8009848:	681c      	ldr	r4, [r3, #0]
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	6053      	str	r3, [r2, #4]
 800984e:	440c      	add	r4, r1
 8009850:	6014      	str	r4, [r2, #0]
 8009852:	e7da      	b.n	800980a <_free_r+0x26>
 8009854:	d902      	bls.n	800985c <_free_r+0x78>
 8009856:	230c      	movs	r3, #12
 8009858:	6003      	str	r3, [r0, #0]
 800985a:	e7d6      	b.n	800980a <_free_r+0x26>
 800985c:	6825      	ldr	r5, [r4, #0]
 800985e:	1961      	adds	r1, r4, r5
 8009860:	428b      	cmp	r3, r1
 8009862:	bf04      	itt	eq
 8009864:	6819      	ldreq	r1, [r3, #0]
 8009866:	685b      	ldreq	r3, [r3, #4]
 8009868:	6063      	str	r3, [r4, #4]
 800986a:	bf04      	itt	eq
 800986c:	1949      	addeq	r1, r1, r5
 800986e:	6021      	streq	r1, [r4, #0]
 8009870:	6054      	str	r4, [r2, #4]
 8009872:	e7ca      	b.n	800980a <_free_r+0x26>
 8009874:	b003      	add	sp, #12
 8009876:	bd30      	pop	{r4, r5, pc}
 8009878:	2000067c 	.word	0x2000067c

0800987c <rshift>:
 800987c:	6903      	ldr	r3, [r0, #16]
 800987e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009882:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009886:	ea4f 1261 	mov.w	r2, r1, asr #5
 800988a:	f100 0414 	add.w	r4, r0, #20
 800988e:	dd45      	ble.n	800991c <rshift+0xa0>
 8009890:	f011 011f 	ands.w	r1, r1, #31
 8009894:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009898:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800989c:	d10c      	bne.n	80098b8 <rshift+0x3c>
 800989e:	f100 0710 	add.w	r7, r0, #16
 80098a2:	4629      	mov	r1, r5
 80098a4:	42b1      	cmp	r1, r6
 80098a6:	d334      	bcc.n	8009912 <rshift+0x96>
 80098a8:	1a9b      	subs	r3, r3, r2
 80098aa:	009b      	lsls	r3, r3, #2
 80098ac:	1eea      	subs	r2, r5, #3
 80098ae:	4296      	cmp	r6, r2
 80098b0:	bf38      	it	cc
 80098b2:	2300      	movcc	r3, #0
 80098b4:	4423      	add	r3, r4
 80098b6:	e015      	b.n	80098e4 <rshift+0x68>
 80098b8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80098bc:	f1c1 0820 	rsb	r8, r1, #32
 80098c0:	40cf      	lsrs	r7, r1
 80098c2:	f105 0e04 	add.w	lr, r5, #4
 80098c6:	46a1      	mov	r9, r4
 80098c8:	4576      	cmp	r6, lr
 80098ca:	46f4      	mov	ip, lr
 80098cc:	d815      	bhi.n	80098fa <rshift+0x7e>
 80098ce:	1a9a      	subs	r2, r3, r2
 80098d0:	0092      	lsls	r2, r2, #2
 80098d2:	3a04      	subs	r2, #4
 80098d4:	3501      	adds	r5, #1
 80098d6:	42ae      	cmp	r6, r5
 80098d8:	bf38      	it	cc
 80098da:	2200      	movcc	r2, #0
 80098dc:	18a3      	adds	r3, r4, r2
 80098de:	50a7      	str	r7, [r4, r2]
 80098e0:	b107      	cbz	r7, 80098e4 <rshift+0x68>
 80098e2:	3304      	adds	r3, #4
 80098e4:	1b1a      	subs	r2, r3, r4
 80098e6:	42a3      	cmp	r3, r4
 80098e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80098ec:	bf08      	it	eq
 80098ee:	2300      	moveq	r3, #0
 80098f0:	6102      	str	r2, [r0, #16]
 80098f2:	bf08      	it	eq
 80098f4:	6143      	streq	r3, [r0, #20]
 80098f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80098fa:	f8dc c000 	ldr.w	ip, [ip]
 80098fe:	fa0c fc08 	lsl.w	ip, ip, r8
 8009902:	ea4c 0707 	orr.w	r7, ip, r7
 8009906:	f849 7b04 	str.w	r7, [r9], #4
 800990a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800990e:	40cf      	lsrs	r7, r1
 8009910:	e7da      	b.n	80098c8 <rshift+0x4c>
 8009912:	f851 cb04 	ldr.w	ip, [r1], #4
 8009916:	f847 cf04 	str.w	ip, [r7, #4]!
 800991a:	e7c3      	b.n	80098a4 <rshift+0x28>
 800991c:	4623      	mov	r3, r4
 800991e:	e7e1      	b.n	80098e4 <rshift+0x68>

08009920 <__hexdig_fun>:
 8009920:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009924:	2b09      	cmp	r3, #9
 8009926:	d802      	bhi.n	800992e <__hexdig_fun+0xe>
 8009928:	3820      	subs	r0, #32
 800992a:	b2c0      	uxtb	r0, r0
 800992c:	4770      	bx	lr
 800992e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009932:	2b05      	cmp	r3, #5
 8009934:	d801      	bhi.n	800993a <__hexdig_fun+0x1a>
 8009936:	3847      	subs	r0, #71	; 0x47
 8009938:	e7f7      	b.n	800992a <__hexdig_fun+0xa>
 800993a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800993e:	2b05      	cmp	r3, #5
 8009940:	d801      	bhi.n	8009946 <__hexdig_fun+0x26>
 8009942:	3827      	subs	r0, #39	; 0x27
 8009944:	e7f1      	b.n	800992a <__hexdig_fun+0xa>
 8009946:	2000      	movs	r0, #0
 8009948:	4770      	bx	lr
	...

0800994c <__gethex>:
 800994c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009950:	4617      	mov	r7, r2
 8009952:	680a      	ldr	r2, [r1, #0]
 8009954:	b085      	sub	sp, #20
 8009956:	f102 0b02 	add.w	fp, r2, #2
 800995a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800995e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009962:	4681      	mov	r9, r0
 8009964:	468a      	mov	sl, r1
 8009966:	9302      	str	r3, [sp, #8]
 8009968:	32fe      	adds	r2, #254	; 0xfe
 800996a:	eb02 030b 	add.w	r3, r2, fp
 800996e:	46d8      	mov	r8, fp
 8009970:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009974:	9301      	str	r3, [sp, #4]
 8009976:	2830      	cmp	r0, #48	; 0x30
 8009978:	d0f7      	beq.n	800996a <__gethex+0x1e>
 800997a:	f7ff ffd1 	bl	8009920 <__hexdig_fun>
 800997e:	4604      	mov	r4, r0
 8009980:	2800      	cmp	r0, #0
 8009982:	d138      	bne.n	80099f6 <__gethex+0xaa>
 8009984:	49a7      	ldr	r1, [pc, #668]	; (8009c24 <__gethex+0x2d8>)
 8009986:	2201      	movs	r2, #1
 8009988:	4640      	mov	r0, r8
 800998a:	f7fe ff8f 	bl	80088ac <strncmp>
 800998e:	4606      	mov	r6, r0
 8009990:	2800      	cmp	r0, #0
 8009992:	d169      	bne.n	8009a68 <__gethex+0x11c>
 8009994:	f898 0001 	ldrb.w	r0, [r8, #1]
 8009998:	465d      	mov	r5, fp
 800999a:	f7ff ffc1 	bl	8009920 <__hexdig_fun>
 800999e:	2800      	cmp	r0, #0
 80099a0:	d064      	beq.n	8009a6c <__gethex+0x120>
 80099a2:	465a      	mov	r2, fp
 80099a4:	7810      	ldrb	r0, [r2, #0]
 80099a6:	2830      	cmp	r0, #48	; 0x30
 80099a8:	4690      	mov	r8, r2
 80099aa:	f102 0201 	add.w	r2, r2, #1
 80099ae:	d0f9      	beq.n	80099a4 <__gethex+0x58>
 80099b0:	f7ff ffb6 	bl	8009920 <__hexdig_fun>
 80099b4:	2301      	movs	r3, #1
 80099b6:	fab0 f480 	clz	r4, r0
 80099ba:	0964      	lsrs	r4, r4, #5
 80099bc:	465e      	mov	r6, fp
 80099be:	9301      	str	r3, [sp, #4]
 80099c0:	4642      	mov	r2, r8
 80099c2:	4615      	mov	r5, r2
 80099c4:	3201      	adds	r2, #1
 80099c6:	7828      	ldrb	r0, [r5, #0]
 80099c8:	f7ff ffaa 	bl	8009920 <__hexdig_fun>
 80099cc:	2800      	cmp	r0, #0
 80099ce:	d1f8      	bne.n	80099c2 <__gethex+0x76>
 80099d0:	4994      	ldr	r1, [pc, #592]	; (8009c24 <__gethex+0x2d8>)
 80099d2:	2201      	movs	r2, #1
 80099d4:	4628      	mov	r0, r5
 80099d6:	f7fe ff69 	bl	80088ac <strncmp>
 80099da:	b978      	cbnz	r0, 80099fc <__gethex+0xb0>
 80099dc:	b946      	cbnz	r6, 80099f0 <__gethex+0xa4>
 80099de:	1c6e      	adds	r6, r5, #1
 80099e0:	4632      	mov	r2, r6
 80099e2:	4615      	mov	r5, r2
 80099e4:	3201      	adds	r2, #1
 80099e6:	7828      	ldrb	r0, [r5, #0]
 80099e8:	f7ff ff9a 	bl	8009920 <__hexdig_fun>
 80099ec:	2800      	cmp	r0, #0
 80099ee:	d1f8      	bne.n	80099e2 <__gethex+0x96>
 80099f0:	1b73      	subs	r3, r6, r5
 80099f2:	009e      	lsls	r6, r3, #2
 80099f4:	e004      	b.n	8009a00 <__gethex+0xb4>
 80099f6:	2400      	movs	r4, #0
 80099f8:	4626      	mov	r6, r4
 80099fa:	e7e1      	b.n	80099c0 <__gethex+0x74>
 80099fc:	2e00      	cmp	r6, #0
 80099fe:	d1f7      	bne.n	80099f0 <__gethex+0xa4>
 8009a00:	782b      	ldrb	r3, [r5, #0]
 8009a02:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009a06:	2b50      	cmp	r3, #80	; 0x50
 8009a08:	d13d      	bne.n	8009a86 <__gethex+0x13a>
 8009a0a:	786b      	ldrb	r3, [r5, #1]
 8009a0c:	2b2b      	cmp	r3, #43	; 0x2b
 8009a0e:	d02f      	beq.n	8009a70 <__gethex+0x124>
 8009a10:	2b2d      	cmp	r3, #45	; 0x2d
 8009a12:	d031      	beq.n	8009a78 <__gethex+0x12c>
 8009a14:	1c69      	adds	r1, r5, #1
 8009a16:	f04f 0b00 	mov.w	fp, #0
 8009a1a:	7808      	ldrb	r0, [r1, #0]
 8009a1c:	f7ff ff80 	bl	8009920 <__hexdig_fun>
 8009a20:	1e42      	subs	r2, r0, #1
 8009a22:	b2d2      	uxtb	r2, r2
 8009a24:	2a18      	cmp	r2, #24
 8009a26:	d82e      	bhi.n	8009a86 <__gethex+0x13a>
 8009a28:	f1a0 0210 	sub.w	r2, r0, #16
 8009a2c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009a30:	f7ff ff76 	bl	8009920 <__hexdig_fun>
 8009a34:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8009a38:	fa5f fc8c 	uxtb.w	ip, ip
 8009a3c:	f1bc 0f18 	cmp.w	ip, #24
 8009a40:	d91d      	bls.n	8009a7e <__gethex+0x132>
 8009a42:	f1bb 0f00 	cmp.w	fp, #0
 8009a46:	d000      	beq.n	8009a4a <__gethex+0xfe>
 8009a48:	4252      	negs	r2, r2
 8009a4a:	4416      	add	r6, r2
 8009a4c:	f8ca 1000 	str.w	r1, [sl]
 8009a50:	b1dc      	cbz	r4, 8009a8a <__gethex+0x13e>
 8009a52:	9b01      	ldr	r3, [sp, #4]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	bf14      	ite	ne
 8009a58:	f04f 0800 	movne.w	r8, #0
 8009a5c:	f04f 0806 	moveq.w	r8, #6
 8009a60:	4640      	mov	r0, r8
 8009a62:	b005      	add	sp, #20
 8009a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a68:	4645      	mov	r5, r8
 8009a6a:	4626      	mov	r6, r4
 8009a6c:	2401      	movs	r4, #1
 8009a6e:	e7c7      	b.n	8009a00 <__gethex+0xb4>
 8009a70:	f04f 0b00 	mov.w	fp, #0
 8009a74:	1ca9      	adds	r1, r5, #2
 8009a76:	e7d0      	b.n	8009a1a <__gethex+0xce>
 8009a78:	f04f 0b01 	mov.w	fp, #1
 8009a7c:	e7fa      	b.n	8009a74 <__gethex+0x128>
 8009a7e:	230a      	movs	r3, #10
 8009a80:	fb03 0002 	mla	r0, r3, r2, r0
 8009a84:	e7d0      	b.n	8009a28 <__gethex+0xdc>
 8009a86:	4629      	mov	r1, r5
 8009a88:	e7e0      	b.n	8009a4c <__gethex+0x100>
 8009a8a:	eba5 0308 	sub.w	r3, r5, r8
 8009a8e:	3b01      	subs	r3, #1
 8009a90:	4621      	mov	r1, r4
 8009a92:	2b07      	cmp	r3, #7
 8009a94:	dc0a      	bgt.n	8009aac <__gethex+0x160>
 8009a96:	4648      	mov	r0, r9
 8009a98:	f000 fb0e 	bl	800a0b8 <_Balloc>
 8009a9c:	4604      	mov	r4, r0
 8009a9e:	b940      	cbnz	r0, 8009ab2 <__gethex+0x166>
 8009aa0:	4b61      	ldr	r3, [pc, #388]	; (8009c28 <__gethex+0x2dc>)
 8009aa2:	4602      	mov	r2, r0
 8009aa4:	21e4      	movs	r1, #228	; 0xe4
 8009aa6:	4861      	ldr	r0, [pc, #388]	; (8009c2c <__gethex+0x2e0>)
 8009aa8:	f7ff f804 	bl	8008ab4 <__assert_func>
 8009aac:	3101      	adds	r1, #1
 8009aae:	105b      	asrs	r3, r3, #1
 8009ab0:	e7ef      	b.n	8009a92 <__gethex+0x146>
 8009ab2:	f100 0a14 	add.w	sl, r0, #20
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	495a      	ldr	r1, [pc, #360]	; (8009c24 <__gethex+0x2d8>)
 8009aba:	f8cd a004 	str.w	sl, [sp, #4]
 8009abe:	469b      	mov	fp, r3
 8009ac0:	45a8      	cmp	r8, r5
 8009ac2:	d342      	bcc.n	8009b4a <__gethex+0x1fe>
 8009ac4:	9801      	ldr	r0, [sp, #4]
 8009ac6:	f840 bb04 	str.w	fp, [r0], #4
 8009aca:	eba0 000a 	sub.w	r0, r0, sl
 8009ace:	1080      	asrs	r0, r0, #2
 8009ad0:	6120      	str	r0, [r4, #16]
 8009ad2:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8009ad6:	4658      	mov	r0, fp
 8009ad8:	f000 fbe0 	bl	800a29c <__hi0bits>
 8009adc:	683d      	ldr	r5, [r7, #0]
 8009ade:	eba8 0000 	sub.w	r0, r8, r0
 8009ae2:	42a8      	cmp	r0, r5
 8009ae4:	dd59      	ble.n	8009b9a <__gethex+0x24e>
 8009ae6:	eba0 0805 	sub.w	r8, r0, r5
 8009aea:	4641      	mov	r1, r8
 8009aec:	4620      	mov	r0, r4
 8009aee:	f000 ff6f 	bl	800a9d0 <__any_on>
 8009af2:	4683      	mov	fp, r0
 8009af4:	b1b8      	cbz	r0, 8009b26 <__gethex+0x1da>
 8009af6:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8009afa:	1159      	asrs	r1, r3, #5
 8009afc:	f003 021f 	and.w	r2, r3, #31
 8009b00:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009b04:	f04f 0b01 	mov.w	fp, #1
 8009b08:	fa0b f202 	lsl.w	r2, fp, r2
 8009b0c:	420a      	tst	r2, r1
 8009b0e:	d00a      	beq.n	8009b26 <__gethex+0x1da>
 8009b10:	455b      	cmp	r3, fp
 8009b12:	dd06      	ble.n	8009b22 <__gethex+0x1d6>
 8009b14:	f1a8 0102 	sub.w	r1, r8, #2
 8009b18:	4620      	mov	r0, r4
 8009b1a:	f000 ff59 	bl	800a9d0 <__any_on>
 8009b1e:	2800      	cmp	r0, #0
 8009b20:	d138      	bne.n	8009b94 <__gethex+0x248>
 8009b22:	f04f 0b02 	mov.w	fp, #2
 8009b26:	4641      	mov	r1, r8
 8009b28:	4620      	mov	r0, r4
 8009b2a:	f7ff fea7 	bl	800987c <rshift>
 8009b2e:	4446      	add	r6, r8
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	42b3      	cmp	r3, r6
 8009b34:	da41      	bge.n	8009bba <__gethex+0x26e>
 8009b36:	4621      	mov	r1, r4
 8009b38:	4648      	mov	r0, r9
 8009b3a:	f000 fafd 	bl	800a138 <_Bfree>
 8009b3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009b40:	2300      	movs	r3, #0
 8009b42:	6013      	str	r3, [r2, #0]
 8009b44:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8009b48:	e78a      	b.n	8009a60 <__gethex+0x114>
 8009b4a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8009b4e:	2a2e      	cmp	r2, #46	; 0x2e
 8009b50:	d014      	beq.n	8009b7c <__gethex+0x230>
 8009b52:	2b20      	cmp	r3, #32
 8009b54:	d106      	bne.n	8009b64 <__gethex+0x218>
 8009b56:	9b01      	ldr	r3, [sp, #4]
 8009b58:	f843 bb04 	str.w	fp, [r3], #4
 8009b5c:	f04f 0b00 	mov.w	fp, #0
 8009b60:	9301      	str	r3, [sp, #4]
 8009b62:	465b      	mov	r3, fp
 8009b64:	7828      	ldrb	r0, [r5, #0]
 8009b66:	9303      	str	r3, [sp, #12]
 8009b68:	f7ff feda 	bl	8009920 <__hexdig_fun>
 8009b6c:	9b03      	ldr	r3, [sp, #12]
 8009b6e:	f000 000f 	and.w	r0, r0, #15
 8009b72:	4098      	lsls	r0, r3
 8009b74:	ea4b 0b00 	orr.w	fp, fp, r0
 8009b78:	3304      	adds	r3, #4
 8009b7a:	e7a1      	b.n	8009ac0 <__gethex+0x174>
 8009b7c:	45a8      	cmp	r8, r5
 8009b7e:	d8e8      	bhi.n	8009b52 <__gethex+0x206>
 8009b80:	2201      	movs	r2, #1
 8009b82:	4628      	mov	r0, r5
 8009b84:	9303      	str	r3, [sp, #12]
 8009b86:	f7fe fe91 	bl	80088ac <strncmp>
 8009b8a:	4926      	ldr	r1, [pc, #152]	; (8009c24 <__gethex+0x2d8>)
 8009b8c:	9b03      	ldr	r3, [sp, #12]
 8009b8e:	2800      	cmp	r0, #0
 8009b90:	d1df      	bne.n	8009b52 <__gethex+0x206>
 8009b92:	e795      	b.n	8009ac0 <__gethex+0x174>
 8009b94:	f04f 0b03 	mov.w	fp, #3
 8009b98:	e7c5      	b.n	8009b26 <__gethex+0x1da>
 8009b9a:	da0b      	bge.n	8009bb4 <__gethex+0x268>
 8009b9c:	eba5 0800 	sub.w	r8, r5, r0
 8009ba0:	4621      	mov	r1, r4
 8009ba2:	4642      	mov	r2, r8
 8009ba4:	4648      	mov	r0, r9
 8009ba6:	f000 fce1 	bl	800a56c <__lshift>
 8009baa:	eba6 0608 	sub.w	r6, r6, r8
 8009bae:	4604      	mov	r4, r0
 8009bb0:	f100 0a14 	add.w	sl, r0, #20
 8009bb4:	f04f 0b00 	mov.w	fp, #0
 8009bb8:	e7ba      	b.n	8009b30 <__gethex+0x1e4>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	42b3      	cmp	r3, r6
 8009bbe:	dd73      	ble.n	8009ca8 <__gethex+0x35c>
 8009bc0:	1b9e      	subs	r6, r3, r6
 8009bc2:	42b5      	cmp	r5, r6
 8009bc4:	dc34      	bgt.n	8009c30 <__gethex+0x2e4>
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	2b02      	cmp	r3, #2
 8009bca:	d023      	beq.n	8009c14 <__gethex+0x2c8>
 8009bcc:	2b03      	cmp	r3, #3
 8009bce:	d025      	beq.n	8009c1c <__gethex+0x2d0>
 8009bd0:	2b01      	cmp	r3, #1
 8009bd2:	d115      	bne.n	8009c00 <__gethex+0x2b4>
 8009bd4:	42b5      	cmp	r5, r6
 8009bd6:	d113      	bne.n	8009c00 <__gethex+0x2b4>
 8009bd8:	2d01      	cmp	r5, #1
 8009bda:	d10b      	bne.n	8009bf4 <__gethex+0x2a8>
 8009bdc:	9a02      	ldr	r2, [sp, #8]
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6013      	str	r3, [r2, #0]
 8009be2:	2301      	movs	r3, #1
 8009be4:	6123      	str	r3, [r4, #16]
 8009be6:	f8ca 3000 	str.w	r3, [sl]
 8009bea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009bec:	f04f 0862 	mov.w	r8, #98	; 0x62
 8009bf0:	601c      	str	r4, [r3, #0]
 8009bf2:	e735      	b.n	8009a60 <__gethex+0x114>
 8009bf4:	1e69      	subs	r1, r5, #1
 8009bf6:	4620      	mov	r0, r4
 8009bf8:	f000 feea 	bl	800a9d0 <__any_on>
 8009bfc:	2800      	cmp	r0, #0
 8009bfe:	d1ed      	bne.n	8009bdc <__gethex+0x290>
 8009c00:	4621      	mov	r1, r4
 8009c02:	4648      	mov	r0, r9
 8009c04:	f000 fa98 	bl	800a138 <_Bfree>
 8009c08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	6013      	str	r3, [r2, #0]
 8009c0e:	f04f 0850 	mov.w	r8, #80	; 0x50
 8009c12:	e725      	b.n	8009a60 <__gethex+0x114>
 8009c14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d1f2      	bne.n	8009c00 <__gethex+0x2b4>
 8009c1a:	e7df      	b.n	8009bdc <__gethex+0x290>
 8009c1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d1dc      	bne.n	8009bdc <__gethex+0x290>
 8009c22:	e7ed      	b.n	8009c00 <__gethex+0x2b4>
 8009c24:	0800b84c 	.word	0x0800b84c
 8009c28:	0800baf4 	.word	0x0800baf4
 8009c2c:	0800bb05 	.word	0x0800bb05
 8009c30:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8009c34:	f1bb 0f00 	cmp.w	fp, #0
 8009c38:	d133      	bne.n	8009ca2 <__gethex+0x356>
 8009c3a:	f1b8 0f00 	cmp.w	r8, #0
 8009c3e:	d004      	beq.n	8009c4a <__gethex+0x2fe>
 8009c40:	4641      	mov	r1, r8
 8009c42:	4620      	mov	r0, r4
 8009c44:	f000 fec4 	bl	800a9d0 <__any_on>
 8009c48:	4683      	mov	fp, r0
 8009c4a:	ea4f 1268 	mov.w	r2, r8, asr #5
 8009c4e:	2301      	movs	r3, #1
 8009c50:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009c54:	f008 081f 	and.w	r8, r8, #31
 8009c58:	fa03 f308 	lsl.w	r3, r3, r8
 8009c5c:	4213      	tst	r3, r2
 8009c5e:	4631      	mov	r1, r6
 8009c60:	4620      	mov	r0, r4
 8009c62:	bf18      	it	ne
 8009c64:	f04b 0b02 	orrne.w	fp, fp, #2
 8009c68:	1bad      	subs	r5, r5, r6
 8009c6a:	f7ff fe07 	bl	800987c <rshift>
 8009c6e:	687e      	ldr	r6, [r7, #4]
 8009c70:	f04f 0802 	mov.w	r8, #2
 8009c74:	f1bb 0f00 	cmp.w	fp, #0
 8009c78:	d04a      	beq.n	8009d10 <__gethex+0x3c4>
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	2b02      	cmp	r3, #2
 8009c7e:	d016      	beq.n	8009cae <__gethex+0x362>
 8009c80:	2b03      	cmp	r3, #3
 8009c82:	d018      	beq.n	8009cb6 <__gethex+0x36a>
 8009c84:	2b01      	cmp	r3, #1
 8009c86:	d109      	bne.n	8009c9c <__gethex+0x350>
 8009c88:	f01b 0f02 	tst.w	fp, #2
 8009c8c:	d006      	beq.n	8009c9c <__gethex+0x350>
 8009c8e:	f8da 3000 	ldr.w	r3, [sl]
 8009c92:	ea4b 0b03 	orr.w	fp, fp, r3
 8009c96:	f01b 0f01 	tst.w	fp, #1
 8009c9a:	d10f      	bne.n	8009cbc <__gethex+0x370>
 8009c9c:	f048 0810 	orr.w	r8, r8, #16
 8009ca0:	e036      	b.n	8009d10 <__gethex+0x3c4>
 8009ca2:	f04f 0b01 	mov.w	fp, #1
 8009ca6:	e7d0      	b.n	8009c4a <__gethex+0x2fe>
 8009ca8:	f04f 0801 	mov.w	r8, #1
 8009cac:	e7e2      	b.n	8009c74 <__gethex+0x328>
 8009cae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009cb0:	f1c3 0301 	rsb	r3, r3, #1
 8009cb4:	930f      	str	r3, [sp, #60]	; 0x3c
 8009cb6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d0ef      	beq.n	8009c9c <__gethex+0x350>
 8009cbc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009cc0:	f104 0214 	add.w	r2, r4, #20
 8009cc4:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8009cc8:	9301      	str	r3, [sp, #4]
 8009cca:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8009cce:	2300      	movs	r3, #0
 8009cd0:	4694      	mov	ip, r2
 8009cd2:	f852 1b04 	ldr.w	r1, [r2], #4
 8009cd6:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 8009cda:	d01e      	beq.n	8009d1a <__gethex+0x3ce>
 8009cdc:	3101      	adds	r1, #1
 8009cde:	f8cc 1000 	str.w	r1, [ip]
 8009ce2:	f1b8 0f02 	cmp.w	r8, #2
 8009ce6:	f104 0214 	add.w	r2, r4, #20
 8009cea:	d13d      	bne.n	8009d68 <__gethex+0x41c>
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	3b01      	subs	r3, #1
 8009cf0:	42ab      	cmp	r3, r5
 8009cf2:	d10b      	bne.n	8009d0c <__gethex+0x3c0>
 8009cf4:	1169      	asrs	r1, r5, #5
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	f005 051f 	and.w	r5, r5, #31
 8009cfc:	fa03 f505 	lsl.w	r5, r3, r5
 8009d00:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009d04:	421d      	tst	r5, r3
 8009d06:	bf18      	it	ne
 8009d08:	f04f 0801 	movne.w	r8, #1
 8009d0c:	f048 0820 	orr.w	r8, r8, #32
 8009d10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d12:	601c      	str	r4, [r3, #0]
 8009d14:	9b02      	ldr	r3, [sp, #8]
 8009d16:	601e      	str	r6, [r3, #0]
 8009d18:	e6a2      	b.n	8009a60 <__gethex+0x114>
 8009d1a:	4290      	cmp	r0, r2
 8009d1c:	f842 3c04 	str.w	r3, [r2, #-4]
 8009d20:	d8d6      	bhi.n	8009cd0 <__gethex+0x384>
 8009d22:	68a2      	ldr	r2, [r4, #8]
 8009d24:	4593      	cmp	fp, r2
 8009d26:	db17      	blt.n	8009d58 <__gethex+0x40c>
 8009d28:	6861      	ldr	r1, [r4, #4]
 8009d2a:	4648      	mov	r0, r9
 8009d2c:	3101      	adds	r1, #1
 8009d2e:	f000 f9c3 	bl	800a0b8 <_Balloc>
 8009d32:	4682      	mov	sl, r0
 8009d34:	b918      	cbnz	r0, 8009d3e <__gethex+0x3f2>
 8009d36:	4b1b      	ldr	r3, [pc, #108]	; (8009da4 <__gethex+0x458>)
 8009d38:	4602      	mov	r2, r0
 8009d3a:	2184      	movs	r1, #132	; 0x84
 8009d3c:	e6b3      	b.n	8009aa6 <__gethex+0x15a>
 8009d3e:	6922      	ldr	r2, [r4, #16]
 8009d40:	3202      	adds	r2, #2
 8009d42:	f104 010c 	add.w	r1, r4, #12
 8009d46:	0092      	lsls	r2, r2, #2
 8009d48:	300c      	adds	r0, #12
 8009d4a:	f7fe fe94 	bl	8008a76 <memcpy>
 8009d4e:	4621      	mov	r1, r4
 8009d50:	4648      	mov	r0, r9
 8009d52:	f000 f9f1 	bl	800a138 <_Bfree>
 8009d56:	4654      	mov	r4, sl
 8009d58:	6922      	ldr	r2, [r4, #16]
 8009d5a:	1c51      	adds	r1, r2, #1
 8009d5c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009d60:	6121      	str	r1, [r4, #16]
 8009d62:	2101      	movs	r1, #1
 8009d64:	6151      	str	r1, [r2, #20]
 8009d66:	e7bc      	b.n	8009ce2 <__gethex+0x396>
 8009d68:	6921      	ldr	r1, [r4, #16]
 8009d6a:	4559      	cmp	r1, fp
 8009d6c:	dd0b      	ble.n	8009d86 <__gethex+0x43a>
 8009d6e:	2101      	movs	r1, #1
 8009d70:	4620      	mov	r0, r4
 8009d72:	f7ff fd83 	bl	800987c <rshift>
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	3601      	adds	r6, #1
 8009d7a:	42b3      	cmp	r3, r6
 8009d7c:	f6ff aedb 	blt.w	8009b36 <__gethex+0x1ea>
 8009d80:	f04f 0801 	mov.w	r8, #1
 8009d84:	e7c2      	b.n	8009d0c <__gethex+0x3c0>
 8009d86:	f015 051f 	ands.w	r5, r5, #31
 8009d8a:	d0f9      	beq.n	8009d80 <__gethex+0x434>
 8009d8c:	9b01      	ldr	r3, [sp, #4]
 8009d8e:	441a      	add	r2, r3
 8009d90:	f1c5 0520 	rsb	r5, r5, #32
 8009d94:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8009d98:	f000 fa80 	bl	800a29c <__hi0bits>
 8009d9c:	42a8      	cmp	r0, r5
 8009d9e:	dbe6      	blt.n	8009d6e <__gethex+0x422>
 8009da0:	e7ee      	b.n	8009d80 <__gethex+0x434>
 8009da2:	bf00      	nop
 8009da4:	0800baf4 	.word	0x0800baf4

08009da8 <L_shift>:
 8009da8:	f1c2 0208 	rsb	r2, r2, #8
 8009dac:	0092      	lsls	r2, r2, #2
 8009dae:	b570      	push	{r4, r5, r6, lr}
 8009db0:	f1c2 0620 	rsb	r6, r2, #32
 8009db4:	6843      	ldr	r3, [r0, #4]
 8009db6:	6804      	ldr	r4, [r0, #0]
 8009db8:	fa03 f506 	lsl.w	r5, r3, r6
 8009dbc:	432c      	orrs	r4, r5
 8009dbe:	40d3      	lsrs	r3, r2
 8009dc0:	6004      	str	r4, [r0, #0]
 8009dc2:	f840 3f04 	str.w	r3, [r0, #4]!
 8009dc6:	4288      	cmp	r0, r1
 8009dc8:	d3f4      	bcc.n	8009db4 <L_shift+0xc>
 8009dca:	bd70      	pop	{r4, r5, r6, pc}

08009dcc <__match>:
 8009dcc:	b530      	push	{r4, r5, lr}
 8009dce:	6803      	ldr	r3, [r0, #0]
 8009dd0:	3301      	adds	r3, #1
 8009dd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009dd6:	b914      	cbnz	r4, 8009dde <__match+0x12>
 8009dd8:	6003      	str	r3, [r0, #0]
 8009dda:	2001      	movs	r0, #1
 8009ddc:	bd30      	pop	{r4, r5, pc}
 8009dde:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009de2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009de6:	2d19      	cmp	r5, #25
 8009de8:	bf98      	it	ls
 8009dea:	3220      	addls	r2, #32
 8009dec:	42a2      	cmp	r2, r4
 8009dee:	d0f0      	beq.n	8009dd2 <__match+0x6>
 8009df0:	2000      	movs	r0, #0
 8009df2:	e7f3      	b.n	8009ddc <__match+0x10>

08009df4 <__hexnan>:
 8009df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009df8:	680b      	ldr	r3, [r1, #0]
 8009dfa:	6801      	ldr	r1, [r0, #0]
 8009dfc:	115e      	asrs	r6, r3, #5
 8009dfe:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009e02:	f013 031f 	ands.w	r3, r3, #31
 8009e06:	b087      	sub	sp, #28
 8009e08:	bf18      	it	ne
 8009e0a:	3604      	addne	r6, #4
 8009e0c:	2500      	movs	r5, #0
 8009e0e:	1f37      	subs	r7, r6, #4
 8009e10:	4682      	mov	sl, r0
 8009e12:	4690      	mov	r8, r2
 8009e14:	9301      	str	r3, [sp, #4]
 8009e16:	f846 5c04 	str.w	r5, [r6, #-4]
 8009e1a:	46b9      	mov	r9, r7
 8009e1c:	463c      	mov	r4, r7
 8009e1e:	9502      	str	r5, [sp, #8]
 8009e20:	46ab      	mov	fp, r5
 8009e22:	784a      	ldrb	r2, [r1, #1]
 8009e24:	1c4b      	adds	r3, r1, #1
 8009e26:	9303      	str	r3, [sp, #12]
 8009e28:	b342      	cbz	r2, 8009e7c <__hexnan+0x88>
 8009e2a:	4610      	mov	r0, r2
 8009e2c:	9105      	str	r1, [sp, #20]
 8009e2e:	9204      	str	r2, [sp, #16]
 8009e30:	f7ff fd76 	bl	8009920 <__hexdig_fun>
 8009e34:	2800      	cmp	r0, #0
 8009e36:	d14f      	bne.n	8009ed8 <__hexnan+0xe4>
 8009e38:	9a04      	ldr	r2, [sp, #16]
 8009e3a:	9905      	ldr	r1, [sp, #20]
 8009e3c:	2a20      	cmp	r2, #32
 8009e3e:	d818      	bhi.n	8009e72 <__hexnan+0x7e>
 8009e40:	9b02      	ldr	r3, [sp, #8]
 8009e42:	459b      	cmp	fp, r3
 8009e44:	dd13      	ble.n	8009e6e <__hexnan+0x7a>
 8009e46:	454c      	cmp	r4, r9
 8009e48:	d206      	bcs.n	8009e58 <__hexnan+0x64>
 8009e4a:	2d07      	cmp	r5, #7
 8009e4c:	dc04      	bgt.n	8009e58 <__hexnan+0x64>
 8009e4e:	462a      	mov	r2, r5
 8009e50:	4649      	mov	r1, r9
 8009e52:	4620      	mov	r0, r4
 8009e54:	f7ff ffa8 	bl	8009da8 <L_shift>
 8009e58:	4544      	cmp	r4, r8
 8009e5a:	d950      	bls.n	8009efe <__hexnan+0x10a>
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	f1a4 0904 	sub.w	r9, r4, #4
 8009e62:	f844 3c04 	str.w	r3, [r4, #-4]
 8009e66:	f8cd b008 	str.w	fp, [sp, #8]
 8009e6a:	464c      	mov	r4, r9
 8009e6c:	461d      	mov	r5, r3
 8009e6e:	9903      	ldr	r1, [sp, #12]
 8009e70:	e7d7      	b.n	8009e22 <__hexnan+0x2e>
 8009e72:	2a29      	cmp	r2, #41	; 0x29
 8009e74:	d155      	bne.n	8009f22 <__hexnan+0x12e>
 8009e76:	3102      	adds	r1, #2
 8009e78:	f8ca 1000 	str.w	r1, [sl]
 8009e7c:	f1bb 0f00 	cmp.w	fp, #0
 8009e80:	d04f      	beq.n	8009f22 <__hexnan+0x12e>
 8009e82:	454c      	cmp	r4, r9
 8009e84:	d206      	bcs.n	8009e94 <__hexnan+0xa0>
 8009e86:	2d07      	cmp	r5, #7
 8009e88:	dc04      	bgt.n	8009e94 <__hexnan+0xa0>
 8009e8a:	462a      	mov	r2, r5
 8009e8c:	4649      	mov	r1, r9
 8009e8e:	4620      	mov	r0, r4
 8009e90:	f7ff ff8a 	bl	8009da8 <L_shift>
 8009e94:	4544      	cmp	r4, r8
 8009e96:	d934      	bls.n	8009f02 <__hexnan+0x10e>
 8009e98:	f1a8 0204 	sub.w	r2, r8, #4
 8009e9c:	4623      	mov	r3, r4
 8009e9e:	f853 1b04 	ldr.w	r1, [r3], #4
 8009ea2:	f842 1f04 	str.w	r1, [r2, #4]!
 8009ea6:	429f      	cmp	r7, r3
 8009ea8:	d2f9      	bcs.n	8009e9e <__hexnan+0xaa>
 8009eaa:	1b3b      	subs	r3, r7, r4
 8009eac:	f023 0303 	bic.w	r3, r3, #3
 8009eb0:	3304      	adds	r3, #4
 8009eb2:	3e03      	subs	r6, #3
 8009eb4:	3401      	adds	r4, #1
 8009eb6:	42a6      	cmp	r6, r4
 8009eb8:	bf38      	it	cc
 8009eba:	2304      	movcc	r3, #4
 8009ebc:	4443      	add	r3, r8
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	f843 2b04 	str.w	r2, [r3], #4
 8009ec4:	429f      	cmp	r7, r3
 8009ec6:	d2fb      	bcs.n	8009ec0 <__hexnan+0xcc>
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	b91b      	cbnz	r3, 8009ed4 <__hexnan+0xe0>
 8009ecc:	4547      	cmp	r7, r8
 8009ece:	d126      	bne.n	8009f1e <__hexnan+0x12a>
 8009ed0:	2301      	movs	r3, #1
 8009ed2:	603b      	str	r3, [r7, #0]
 8009ed4:	2005      	movs	r0, #5
 8009ed6:	e025      	b.n	8009f24 <__hexnan+0x130>
 8009ed8:	3501      	adds	r5, #1
 8009eda:	2d08      	cmp	r5, #8
 8009edc:	f10b 0b01 	add.w	fp, fp, #1
 8009ee0:	dd06      	ble.n	8009ef0 <__hexnan+0xfc>
 8009ee2:	4544      	cmp	r4, r8
 8009ee4:	d9c3      	bls.n	8009e6e <__hexnan+0x7a>
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	f844 3c04 	str.w	r3, [r4, #-4]
 8009eec:	2501      	movs	r5, #1
 8009eee:	3c04      	subs	r4, #4
 8009ef0:	6822      	ldr	r2, [r4, #0]
 8009ef2:	f000 000f 	and.w	r0, r0, #15
 8009ef6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009efa:	6020      	str	r0, [r4, #0]
 8009efc:	e7b7      	b.n	8009e6e <__hexnan+0x7a>
 8009efe:	2508      	movs	r5, #8
 8009f00:	e7b5      	b.n	8009e6e <__hexnan+0x7a>
 8009f02:	9b01      	ldr	r3, [sp, #4]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d0df      	beq.n	8009ec8 <__hexnan+0xd4>
 8009f08:	f1c3 0320 	rsb	r3, r3, #32
 8009f0c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009f10:	40da      	lsrs	r2, r3
 8009f12:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009f16:	4013      	ands	r3, r2
 8009f18:	f846 3c04 	str.w	r3, [r6, #-4]
 8009f1c:	e7d4      	b.n	8009ec8 <__hexnan+0xd4>
 8009f1e:	3f04      	subs	r7, #4
 8009f20:	e7d2      	b.n	8009ec8 <__hexnan+0xd4>
 8009f22:	2004      	movs	r0, #4
 8009f24:	b007      	add	sp, #28
 8009f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08009f2c <malloc>:
 8009f2c:	4b02      	ldr	r3, [pc, #8]	; (8009f38 <malloc+0xc>)
 8009f2e:	4601      	mov	r1, r0
 8009f30:	6818      	ldr	r0, [r3, #0]
 8009f32:	f000 b823 	b.w	8009f7c <_malloc_r>
 8009f36:	bf00      	nop
 8009f38:	200001d0 	.word	0x200001d0

08009f3c <sbrk_aligned>:
 8009f3c:	b570      	push	{r4, r5, r6, lr}
 8009f3e:	4e0e      	ldr	r6, [pc, #56]	; (8009f78 <sbrk_aligned+0x3c>)
 8009f40:	460c      	mov	r4, r1
 8009f42:	6831      	ldr	r1, [r6, #0]
 8009f44:	4605      	mov	r5, r0
 8009f46:	b911      	cbnz	r1, 8009f4e <sbrk_aligned+0x12>
 8009f48:	f001 f96a 	bl	800b220 <_sbrk_r>
 8009f4c:	6030      	str	r0, [r6, #0]
 8009f4e:	4621      	mov	r1, r4
 8009f50:	4628      	mov	r0, r5
 8009f52:	f001 f965 	bl	800b220 <_sbrk_r>
 8009f56:	1c43      	adds	r3, r0, #1
 8009f58:	d00a      	beq.n	8009f70 <sbrk_aligned+0x34>
 8009f5a:	1cc4      	adds	r4, r0, #3
 8009f5c:	f024 0403 	bic.w	r4, r4, #3
 8009f60:	42a0      	cmp	r0, r4
 8009f62:	d007      	beq.n	8009f74 <sbrk_aligned+0x38>
 8009f64:	1a21      	subs	r1, r4, r0
 8009f66:	4628      	mov	r0, r5
 8009f68:	f001 f95a 	bl	800b220 <_sbrk_r>
 8009f6c:	3001      	adds	r0, #1
 8009f6e:	d101      	bne.n	8009f74 <sbrk_aligned+0x38>
 8009f70:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009f74:	4620      	mov	r0, r4
 8009f76:	bd70      	pop	{r4, r5, r6, pc}
 8009f78:	20000680 	.word	0x20000680

08009f7c <_malloc_r>:
 8009f7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f80:	1ccd      	adds	r5, r1, #3
 8009f82:	f025 0503 	bic.w	r5, r5, #3
 8009f86:	3508      	adds	r5, #8
 8009f88:	2d0c      	cmp	r5, #12
 8009f8a:	bf38      	it	cc
 8009f8c:	250c      	movcc	r5, #12
 8009f8e:	2d00      	cmp	r5, #0
 8009f90:	4607      	mov	r7, r0
 8009f92:	db01      	blt.n	8009f98 <_malloc_r+0x1c>
 8009f94:	42a9      	cmp	r1, r5
 8009f96:	d905      	bls.n	8009fa4 <_malloc_r+0x28>
 8009f98:	230c      	movs	r3, #12
 8009f9a:	603b      	str	r3, [r7, #0]
 8009f9c:	2600      	movs	r6, #0
 8009f9e:	4630      	mov	r0, r6
 8009fa0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009fa4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a078 <_malloc_r+0xfc>
 8009fa8:	f000 f87a 	bl	800a0a0 <__malloc_lock>
 8009fac:	f8d8 3000 	ldr.w	r3, [r8]
 8009fb0:	461c      	mov	r4, r3
 8009fb2:	bb5c      	cbnz	r4, 800a00c <_malloc_r+0x90>
 8009fb4:	4629      	mov	r1, r5
 8009fb6:	4638      	mov	r0, r7
 8009fb8:	f7ff ffc0 	bl	8009f3c <sbrk_aligned>
 8009fbc:	1c43      	adds	r3, r0, #1
 8009fbe:	4604      	mov	r4, r0
 8009fc0:	d155      	bne.n	800a06e <_malloc_r+0xf2>
 8009fc2:	f8d8 4000 	ldr.w	r4, [r8]
 8009fc6:	4626      	mov	r6, r4
 8009fc8:	2e00      	cmp	r6, #0
 8009fca:	d145      	bne.n	800a058 <_malloc_r+0xdc>
 8009fcc:	2c00      	cmp	r4, #0
 8009fce:	d048      	beq.n	800a062 <_malloc_r+0xe6>
 8009fd0:	6823      	ldr	r3, [r4, #0]
 8009fd2:	4631      	mov	r1, r6
 8009fd4:	4638      	mov	r0, r7
 8009fd6:	eb04 0903 	add.w	r9, r4, r3
 8009fda:	f001 f921 	bl	800b220 <_sbrk_r>
 8009fde:	4581      	cmp	r9, r0
 8009fe0:	d13f      	bne.n	800a062 <_malloc_r+0xe6>
 8009fe2:	6821      	ldr	r1, [r4, #0]
 8009fe4:	1a6d      	subs	r5, r5, r1
 8009fe6:	4629      	mov	r1, r5
 8009fe8:	4638      	mov	r0, r7
 8009fea:	f7ff ffa7 	bl	8009f3c <sbrk_aligned>
 8009fee:	3001      	adds	r0, #1
 8009ff0:	d037      	beq.n	800a062 <_malloc_r+0xe6>
 8009ff2:	6823      	ldr	r3, [r4, #0]
 8009ff4:	442b      	add	r3, r5
 8009ff6:	6023      	str	r3, [r4, #0]
 8009ff8:	f8d8 3000 	ldr.w	r3, [r8]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d038      	beq.n	800a072 <_malloc_r+0xf6>
 800a000:	685a      	ldr	r2, [r3, #4]
 800a002:	42a2      	cmp	r2, r4
 800a004:	d12b      	bne.n	800a05e <_malloc_r+0xe2>
 800a006:	2200      	movs	r2, #0
 800a008:	605a      	str	r2, [r3, #4]
 800a00a:	e00f      	b.n	800a02c <_malloc_r+0xb0>
 800a00c:	6822      	ldr	r2, [r4, #0]
 800a00e:	1b52      	subs	r2, r2, r5
 800a010:	d41f      	bmi.n	800a052 <_malloc_r+0xd6>
 800a012:	2a0b      	cmp	r2, #11
 800a014:	d917      	bls.n	800a046 <_malloc_r+0xca>
 800a016:	1961      	adds	r1, r4, r5
 800a018:	42a3      	cmp	r3, r4
 800a01a:	6025      	str	r5, [r4, #0]
 800a01c:	bf18      	it	ne
 800a01e:	6059      	strne	r1, [r3, #4]
 800a020:	6863      	ldr	r3, [r4, #4]
 800a022:	bf08      	it	eq
 800a024:	f8c8 1000 	streq.w	r1, [r8]
 800a028:	5162      	str	r2, [r4, r5]
 800a02a:	604b      	str	r3, [r1, #4]
 800a02c:	4638      	mov	r0, r7
 800a02e:	f104 060b 	add.w	r6, r4, #11
 800a032:	f000 f83b 	bl	800a0ac <__malloc_unlock>
 800a036:	f026 0607 	bic.w	r6, r6, #7
 800a03a:	1d23      	adds	r3, r4, #4
 800a03c:	1af2      	subs	r2, r6, r3
 800a03e:	d0ae      	beq.n	8009f9e <_malloc_r+0x22>
 800a040:	1b9b      	subs	r3, r3, r6
 800a042:	50a3      	str	r3, [r4, r2]
 800a044:	e7ab      	b.n	8009f9e <_malloc_r+0x22>
 800a046:	42a3      	cmp	r3, r4
 800a048:	6862      	ldr	r2, [r4, #4]
 800a04a:	d1dd      	bne.n	800a008 <_malloc_r+0x8c>
 800a04c:	f8c8 2000 	str.w	r2, [r8]
 800a050:	e7ec      	b.n	800a02c <_malloc_r+0xb0>
 800a052:	4623      	mov	r3, r4
 800a054:	6864      	ldr	r4, [r4, #4]
 800a056:	e7ac      	b.n	8009fb2 <_malloc_r+0x36>
 800a058:	4634      	mov	r4, r6
 800a05a:	6876      	ldr	r6, [r6, #4]
 800a05c:	e7b4      	b.n	8009fc8 <_malloc_r+0x4c>
 800a05e:	4613      	mov	r3, r2
 800a060:	e7cc      	b.n	8009ffc <_malloc_r+0x80>
 800a062:	230c      	movs	r3, #12
 800a064:	603b      	str	r3, [r7, #0]
 800a066:	4638      	mov	r0, r7
 800a068:	f000 f820 	bl	800a0ac <__malloc_unlock>
 800a06c:	e797      	b.n	8009f9e <_malloc_r+0x22>
 800a06e:	6025      	str	r5, [r4, #0]
 800a070:	e7dc      	b.n	800a02c <_malloc_r+0xb0>
 800a072:	605b      	str	r3, [r3, #4]
 800a074:	deff      	udf	#255	; 0xff
 800a076:	bf00      	nop
 800a078:	2000067c 	.word	0x2000067c

0800a07c <__ascii_mbtowc>:
 800a07c:	b082      	sub	sp, #8
 800a07e:	b901      	cbnz	r1, 800a082 <__ascii_mbtowc+0x6>
 800a080:	a901      	add	r1, sp, #4
 800a082:	b142      	cbz	r2, 800a096 <__ascii_mbtowc+0x1a>
 800a084:	b14b      	cbz	r3, 800a09a <__ascii_mbtowc+0x1e>
 800a086:	7813      	ldrb	r3, [r2, #0]
 800a088:	600b      	str	r3, [r1, #0]
 800a08a:	7812      	ldrb	r2, [r2, #0]
 800a08c:	1e10      	subs	r0, r2, #0
 800a08e:	bf18      	it	ne
 800a090:	2001      	movne	r0, #1
 800a092:	b002      	add	sp, #8
 800a094:	4770      	bx	lr
 800a096:	4610      	mov	r0, r2
 800a098:	e7fb      	b.n	800a092 <__ascii_mbtowc+0x16>
 800a09a:	f06f 0001 	mvn.w	r0, #1
 800a09e:	e7f8      	b.n	800a092 <__ascii_mbtowc+0x16>

0800a0a0 <__malloc_lock>:
 800a0a0:	4801      	ldr	r0, [pc, #4]	; (800a0a8 <__malloc_lock+0x8>)
 800a0a2:	f7fe bce6 	b.w	8008a72 <__retarget_lock_acquire_recursive>
 800a0a6:	bf00      	nop
 800a0a8:	20000678 	.word	0x20000678

0800a0ac <__malloc_unlock>:
 800a0ac:	4801      	ldr	r0, [pc, #4]	; (800a0b4 <__malloc_unlock+0x8>)
 800a0ae:	f7fe bce1 	b.w	8008a74 <__retarget_lock_release_recursive>
 800a0b2:	bf00      	nop
 800a0b4:	20000678 	.word	0x20000678

0800a0b8 <_Balloc>:
 800a0b8:	b570      	push	{r4, r5, r6, lr}
 800a0ba:	69c6      	ldr	r6, [r0, #28]
 800a0bc:	4604      	mov	r4, r0
 800a0be:	460d      	mov	r5, r1
 800a0c0:	b976      	cbnz	r6, 800a0e0 <_Balloc+0x28>
 800a0c2:	2010      	movs	r0, #16
 800a0c4:	f7ff ff32 	bl	8009f2c <malloc>
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	61e0      	str	r0, [r4, #28]
 800a0cc:	b920      	cbnz	r0, 800a0d8 <_Balloc+0x20>
 800a0ce:	4b18      	ldr	r3, [pc, #96]	; (800a130 <_Balloc+0x78>)
 800a0d0:	4818      	ldr	r0, [pc, #96]	; (800a134 <_Balloc+0x7c>)
 800a0d2:	216b      	movs	r1, #107	; 0x6b
 800a0d4:	f7fe fcee 	bl	8008ab4 <__assert_func>
 800a0d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a0dc:	6006      	str	r6, [r0, #0]
 800a0de:	60c6      	str	r6, [r0, #12]
 800a0e0:	69e6      	ldr	r6, [r4, #28]
 800a0e2:	68f3      	ldr	r3, [r6, #12]
 800a0e4:	b183      	cbz	r3, 800a108 <_Balloc+0x50>
 800a0e6:	69e3      	ldr	r3, [r4, #28]
 800a0e8:	68db      	ldr	r3, [r3, #12]
 800a0ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a0ee:	b9b8      	cbnz	r0, 800a120 <_Balloc+0x68>
 800a0f0:	2101      	movs	r1, #1
 800a0f2:	fa01 f605 	lsl.w	r6, r1, r5
 800a0f6:	1d72      	adds	r2, r6, #5
 800a0f8:	0092      	lsls	r2, r2, #2
 800a0fa:	4620      	mov	r0, r4
 800a0fc:	f001 f8a7 	bl	800b24e <_calloc_r>
 800a100:	b160      	cbz	r0, 800a11c <_Balloc+0x64>
 800a102:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a106:	e00e      	b.n	800a126 <_Balloc+0x6e>
 800a108:	2221      	movs	r2, #33	; 0x21
 800a10a:	2104      	movs	r1, #4
 800a10c:	4620      	mov	r0, r4
 800a10e:	f001 f89e 	bl	800b24e <_calloc_r>
 800a112:	69e3      	ldr	r3, [r4, #28]
 800a114:	60f0      	str	r0, [r6, #12]
 800a116:	68db      	ldr	r3, [r3, #12]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d1e4      	bne.n	800a0e6 <_Balloc+0x2e>
 800a11c:	2000      	movs	r0, #0
 800a11e:	bd70      	pop	{r4, r5, r6, pc}
 800a120:	6802      	ldr	r2, [r0, #0]
 800a122:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a126:	2300      	movs	r3, #0
 800a128:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a12c:	e7f7      	b.n	800a11e <_Balloc+0x66>
 800a12e:	bf00      	nop
 800a130:	0800b9da 	.word	0x0800b9da
 800a134:	0800bb65 	.word	0x0800bb65

0800a138 <_Bfree>:
 800a138:	b570      	push	{r4, r5, r6, lr}
 800a13a:	69c6      	ldr	r6, [r0, #28]
 800a13c:	4605      	mov	r5, r0
 800a13e:	460c      	mov	r4, r1
 800a140:	b976      	cbnz	r6, 800a160 <_Bfree+0x28>
 800a142:	2010      	movs	r0, #16
 800a144:	f7ff fef2 	bl	8009f2c <malloc>
 800a148:	4602      	mov	r2, r0
 800a14a:	61e8      	str	r0, [r5, #28]
 800a14c:	b920      	cbnz	r0, 800a158 <_Bfree+0x20>
 800a14e:	4b09      	ldr	r3, [pc, #36]	; (800a174 <_Bfree+0x3c>)
 800a150:	4809      	ldr	r0, [pc, #36]	; (800a178 <_Bfree+0x40>)
 800a152:	218f      	movs	r1, #143	; 0x8f
 800a154:	f7fe fcae 	bl	8008ab4 <__assert_func>
 800a158:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a15c:	6006      	str	r6, [r0, #0]
 800a15e:	60c6      	str	r6, [r0, #12]
 800a160:	b13c      	cbz	r4, 800a172 <_Bfree+0x3a>
 800a162:	69eb      	ldr	r3, [r5, #28]
 800a164:	6862      	ldr	r2, [r4, #4]
 800a166:	68db      	ldr	r3, [r3, #12]
 800a168:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a16c:	6021      	str	r1, [r4, #0]
 800a16e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a172:	bd70      	pop	{r4, r5, r6, pc}
 800a174:	0800b9da 	.word	0x0800b9da
 800a178:	0800bb65 	.word	0x0800bb65

0800a17c <__multadd>:
 800a17c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a180:	690d      	ldr	r5, [r1, #16]
 800a182:	4607      	mov	r7, r0
 800a184:	460c      	mov	r4, r1
 800a186:	461e      	mov	r6, r3
 800a188:	f101 0c14 	add.w	ip, r1, #20
 800a18c:	2000      	movs	r0, #0
 800a18e:	f8dc 3000 	ldr.w	r3, [ip]
 800a192:	b299      	uxth	r1, r3
 800a194:	fb02 6101 	mla	r1, r2, r1, r6
 800a198:	0c1e      	lsrs	r6, r3, #16
 800a19a:	0c0b      	lsrs	r3, r1, #16
 800a19c:	fb02 3306 	mla	r3, r2, r6, r3
 800a1a0:	b289      	uxth	r1, r1
 800a1a2:	3001      	adds	r0, #1
 800a1a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a1a8:	4285      	cmp	r5, r0
 800a1aa:	f84c 1b04 	str.w	r1, [ip], #4
 800a1ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a1b2:	dcec      	bgt.n	800a18e <__multadd+0x12>
 800a1b4:	b30e      	cbz	r6, 800a1fa <__multadd+0x7e>
 800a1b6:	68a3      	ldr	r3, [r4, #8]
 800a1b8:	42ab      	cmp	r3, r5
 800a1ba:	dc19      	bgt.n	800a1f0 <__multadd+0x74>
 800a1bc:	6861      	ldr	r1, [r4, #4]
 800a1be:	4638      	mov	r0, r7
 800a1c0:	3101      	adds	r1, #1
 800a1c2:	f7ff ff79 	bl	800a0b8 <_Balloc>
 800a1c6:	4680      	mov	r8, r0
 800a1c8:	b928      	cbnz	r0, 800a1d6 <__multadd+0x5a>
 800a1ca:	4602      	mov	r2, r0
 800a1cc:	4b0c      	ldr	r3, [pc, #48]	; (800a200 <__multadd+0x84>)
 800a1ce:	480d      	ldr	r0, [pc, #52]	; (800a204 <__multadd+0x88>)
 800a1d0:	21ba      	movs	r1, #186	; 0xba
 800a1d2:	f7fe fc6f 	bl	8008ab4 <__assert_func>
 800a1d6:	6922      	ldr	r2, [r4, #16]
 800a1d8:	3202      	adds	r2, #2
 800a1da:	f104 010c 	add.w	r1, r4, #12
 800a1de:	0092      	lsls	r2, r2, #2
 800a1e0:	300c      	adds	r0, #12
 800a1e2:	f7fe fc48 	bl	8008a76 <memcpy>
 800a1e6:	4621      	mov	r1, r4
 800a1e8:	4638      	mov	r0, r7
 800a1ea:	f7ff ffa5 	bl	800a138 <_Bfree>
 800a1ee:	4644      	mov	r4, r8
 800a1f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a1f4:	3501      	adds	r5, #1
 800a1f6:	615e      	str	r6, [r3, #20]
 800a1f8:	6125      	str	r5, [r4, #16]
 800a1fa:	4620      	mov	r0, r4
 800a1fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a200:	0800baf4 	.word	0x0800baf4
 800a204:	0800bb65 	.word	0x0800bb65

0800a208 <__s2b>:
 800a208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a20c:	460c      	mov	r4, r1
 800a20e:	4615      	mov	r5, r2
 800a210:	461f      	mov	r7, r3
 800a212:	2209      	movs	r2, #9
 800a214:	3308      	adds	r3, #8
 800a216:	4606      	mov	r6, r0
 800a218:	fb93 f3f2 	sdiv	r3, r3, r2
 800a21c:	2100      	movs	r1, #0
 800a21e:	2201      	movs	r2, #1
 800a220:	429a      	cmp	r2, r3
 800a222:	db09      	blt.n	800a238 <__s2b+0x30>
 800a224:	4630      	mov	r0, r6
 800a226:	f7ff ff47 	bl	800a0b8 <_Balloc>
 800a22a:	b940      	cbnz	r0, 800a23e <__s2b+0x36>
 800a22c:	4602      	mov	r2, r0
 800a22e:	4b19      	ldr	r3, [pc, #100]	; (800a294 <__s2b+0x8c>)
 800a230:	4819      	ldr	r0, [pc, #100]	; (800a298 <__s2b+0x90>)
 800a232:	21d3      	movs	r1, #211	; 0xd3
 800a234:	f7fe fc3e 	bl	8008ab4 <__assert_func>
 800a238:	0052      	lsls	r2, r2, #1
 800a23a:	3101      	adds	r1, #1
 800a23c:	e7f0      	b.n	800a220 <__s2b+0x18>
 800a23e:	9b08      	ldr	r3, [sp, #32]
 800a240:	6143      	str	r3, [r0, #20]
 800a242:	2d09      	cmp	r5, #9
 800a244:	f04f 0301 	mov.w	r3, #1
 800a248:	6103      	str	r3, [r0, #16]
 800a24a:	dd16      	ble.n	800a27a <__s2b+0x72>
 800a24c:	f104 0909 	add.w	r9, r4, #9
 800a250:	46c8      	mov	r8, r9
 800a252:	442c      	add	r4, r5
 800a254:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a258:	4601      	mov	r1, r0
 800a25a:	3b30      	subs	r3, #48	; 0x30
 800a25c:	220a      	movs	r2, #10
 800a25e:	4630      	mov	r0, r6
 800a260:	f7ff ff8c 	bl	800a17c <__multadd>
 800a264:	45a0      	cmp	r8, r4
 800a266:	d1f5      	bne.n	800a254 <__s2b+0x4c>
 800a268:	f1a5 0408 	sub.w	r4, r5, #8
 800a26c:	444c      	add	r4, r9
 800a26e:	1b2d      	subs	r5, r5, r4
 800a270:	1963      	adds	r3, r4, r5
 800a272:	42bb      	cmp	r3, r7
 800a274:	db04      	blt.n	800a280 <__s2b+0x78>
 800a276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a27a:	340a      	adds	r4, #10
 800a27c:	2509      	movs	r5, #9
 800a27e:	e7f6      	b.n	800a26e <__s2b+0x66>
 800a280:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a284:	4601      	mov	r1, r0
 800a286:	3b30      	subs	r3, #48	; 0x30
 800a288:	220a      	movs	r2, #10
 800a28a:	4630      	mov	r0, r6
 800a28c:	f7ff ff76 	bl	800a17c <__multadd>
 800a290:	e7ee      	b.n	800a270 <__s2b+0x68>
 800a292:	bf00      	nop
 800a294:	0800baf4 	.word	0x0800baf4
 800a298:	0800bb65 	.word	0x0800bb65

0800a29c <__hi0bits>:
 800a29c:	0c03      	lsrs	r3, r0, #16
 800a29e:	041b      	lsls	r3, r3, #16
 800a2a0:	b9d3      	cbnz	r3, 800a2d8 <__hi0bits+0x3c>
 800a2a2:	0400      	lsls	r0, r0, #16
 800a2a4:	2310      	movs	r3, #16
 800a2a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a2aa:	bf04      	itt	eq
 800a2ac:	0200      	lsleq	r0, r0, #8
 800a2ae:	3308      	addeq	r3, #8
 800a2b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a2b4:	bf04      	itt	eq
 800a2b6:	0100      	lsleq	r0, r0, #4
 800a2b8:	3304      	addeq	r3, #4
 800a2ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a2be:	bf04      	itt	eq
 800a2c0:	0080      	lsleq	r0, r0, #2
 800a2c2:	3302      	addeq	r3, #2
 800a2c4:	2800      	cmp	r0, #0
 800a2c6:	db05      	blt.n	800a2d4 <__hi0bits+0x38>
 800a2c8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a2cc:	f103 0301 	add.w	r3, r3, #1
 800a2d0:	bf08      	it	eq
 800a2d2:	2320      	moveq	r3, #32
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	4770      	bx	lr
 800a2d8:	2300      	movs	r3, #0
 800a2da:	e7e4      	b.n	800a2a6 <__hi0bits+0xa>

0800a2dc <__lo0bits>:
 800a2dc:	6803      	ldr	r3, [r0, #0]
 800a2de:	f013 0207 	ands.w	r2, r3, #7
 800a2e2:	d00c      	beq.n	800a2fe <__lo0bits+0x22>
 800a2e4:	07d9      	lsls	r1, r3, #31
 800a2e6:	d422      	bmi.n	800a32e <__lo0bits+0x52>
 800a2e8:	079a      	lsls	r2, r3, #30
 800a2ea:	bf49      	itett	mi
 800a2ec:	085b      	lsrmi	r3, r3, #1
 800a2ee:	089b      	lsrpl	r3, r3, #2
 800a2f0:	6003      	strmi	r3, [r0, #0]
 800a2f2:	2201      	movmi	r2, #1
 800a2f4:	bf5c      	itt	pl
 800a2f6:	6003      	strpl	r3, [r0, #0]
 800a2f8:	2202      	movpl	r2, #2
 800a2fa:	4610      	mov	r0, r2
 800a2fc:	4770      	bx	lr
 800a2fe:	b299      	uxth	r1, r3
 800a300:	b909      	cbnz	r1, 800a306 <__lo0bits+0x2a>
 800a302:	0c1b      	lsrs	r3, r3, #16
 800a304:	2210      	movs	r2, #16
 800a306:	b2d9      	uxtb	r1, r3
 800a308:	b909      	cbnz	r1, 800a30e <__lo0bits+0x32>
 800a30a:	3208      	adds	r2, #8
 800a30c:	0a1b      	lsrs	r3, r3, #8
 800a30e:	0719      	lsls	r1, r3, #28
 800a310:	bf04      	itt	eq
 800a312:	091b      	lsreq	r3, r3, #4
 800a314:	3204      	addeq	r2, #4
 800a316:	0799      	lsls	r1, r3, #30
 800a318:	bf04      	itt	eq
 800a31a:	089b      	lsreq	r3, r3, #2
 800a31c:	3202      	addeq	r2, #2
 800a31e:	07d9      	lsls	r1, r3, #31
 800a320:	d403      	bmi.n	800a32a <__lo0bits+0x4e>
 800a322:	085b      	lsrs	r3, r3, #1
 800a324:	f102 0201 	add.w	r2, r2, #1
 800a328:	d003      	beq.n	800a332 <__lo0bits+0x56>
 800a32a:	6003      	str	r3, [r0, #0]
 800a32c:	e7e5      	b.n	800a2fa <__lo0bits+0x1e>
 800a32e:	2200      	movs	r2, #0
 800a330:	e7e3      	b.n	800a2fa <__lo0bits+0x1e>
 800a332:	2220      	movs	r2, #32
 800a334:	e7e1      	b.n	800a2fa <__lo0bits+0x1e>
	...

0800a338 <__i2b>:
 800a338:	b510      	push	{r4, lr}
 800a33a:	460c      	mov	r4, r1
 800a33c:	2101      	movs	r1, #1
 800a33e:	f7ff febb 	bl	800a0b8 <_Balloc>
 800a342:	4602      	mov	r2, r0
 800a344:	b928      	cbnz	r0, 800a352 <__i2b+0x1a>
 800a346:	4b05      	ldr	r3, [pc, #20]	; (800a35c <__i2b+0x24>)
 800a348:	4805      	ldr	r0, [pc, #20]	; (800a360 <__i2b+0x28>)
 800a34a:	f240 1145 	movw	r1, #325	; 0x145
 800a34e:	f7fe fbb1 	bl	8008ab4 <__assert_func>
 800a352:	2301      	movs	r3, #1
 800a354:	6144      	str	r4, [r0, #20]
 800a356:	6103      	str	r3, [r0, #16]
 800a358:	bd10      	pop	{r4, pc}
 800a35a:	bf00      	nop
 800a35c:	0800baf4 	.word	0x0800baf4
 800a360:	0800bb65 	.word	0x0800bb65

0800a364 <__multiply>:
 800a364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a368:	4691      	mov	r9, r2
 800a36a:	690a      	ldr	r2, [r1, #16]
 800a36c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a370:	429a      	cmp	r2, r3
 800a372:	bfb8      	it	lt
 800a374:	460b      	movlt	r3, r1
 800a376:	460c      	mov	r4, r1
 800a378:	bfbc      	itt	lt
 800a37a:	464c      	movlt	r4, r9
 800a37c:	4699      	movlt	r9, r3
 800a37e:	6927      	ldr	r7, [r4, #16]
 800a380:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a384:	68a3      	ldr	r3, [r4, #8]
 800a386:	6861      	ldr	r1, [r4, #4]
 800a388:	eb07 060a 	add.w	r6, r7, sl
 800a38c:	42b3      	cmp	r3, r6
 800a38e:	b085      	sub	sp, #20
 800a390:	bfb8      	it	lt
 800a392:	3101      	addlt	r1, #1
 800a394:	f7ff fe90 	bl	800a0b8 <_Balloc>
 800a398:	b930      	cbnz	r0, 800a3a8 <__multiply+0x44>
 800a39a:	4602      	mov	r2, r0
 800a39c:	4b44      	ldr	r3, [pc, #272]	; (800a4b0 <__multiply+0x14c>)
 800a39e:	4845      	ldr	r0, [pc, #276]	; (800a4b4 <__multiply+0x150>)
 800a3a0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a3a4:	f7fe fb86 	bl	8008ab4 <__assert_func>
 800a3a8:	f100 0514 	add.w	r5, r0, #20
 800a3ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a3b0:	462b      	mov	r3, r5
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	4543      	cmp	r3, r8
 800a3b6:	d321      	bcc.n	800a3fc <__multiply+0x98>
 800a3b8:	f104 0314 	add.w	r3, r4, #20
 800a3bc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a3c0:	f109 0314 	add.w	r3, r9, #20
 800a3c4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a3c8:	9202      	str	r2, [sp, #8]
 800a3ca:	1b3a      	subs	r2, r7, r4
 800a3cc:	3a15      	subs	r2, #21
 800a3ce:	f022 0203 	bic.w	r2, r2, #3
 800a3d2:	3204      	adds	r2, #4
 800a3d4:	f104 0115 	add.w	r1, r4, #21
 800a3d8:	428f      	cmp	r7, r1
 800a3da:	bf38      	it	cc
 800a3dc:	2204      	movcc	r2, #4
 800a3de:	9201      	str	r2, [sp, #4]
 800a3e0:	9a02      	ldr	r2, [sp, #8]
 800a3e2:	9303      	str	r3, [sp, #12]
 800a3e4:	429a      	cmp	r2, r3
 800a3e6:	d80c      	bhi.n	800a402 <__multiply+0x9e>
 800a3e8:	2e00      	cmp	r6, #0
 800a3ea:	dd03      	ble.n	800a3f4 <__multiply+0x90>
 800a3ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d05b      	beq.n	800a4ac <__multiply+0x148>
 800a3f4:	6106      	str	r6, [r0, #16]
 800a3f6:	b005      	add	sp, #20
 800a3f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3fc:	f843 2b04 	str.w	r2, [r3], #4
 800a400:	e7d8      	b.n	800a3b4 <__multiply+0x50>
 800a402:	f8b3 a000 	ldrh.w	sl, [r3]
 800a406:	f1ba 0f00 	cmp.w	sl, #0
 800a40a:	d024      	beq.n	800a456 <__multiply+0xf2>
 800a40c:	f104 0e14 	add.w	lr, r4, #20
 800a410:	46a9      	mov	r9, r5
 800a412:	f04f 0c00 	mov.w	ip, #0
 800a416:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a41a:	f8d9 1000 	ldr.w	r1, [r9]
 800a41e:	fa1f fb82 	uxth.w	fp, r2
 800a422:	b289      	uxth	r1, r1
 800a424:	fb0a 110b 	mla	r1, sl, fp, r1
 800a428:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a42c:	f8d9 2000 	ldr.w	r2, [r9]
 800a430:	4461      	add	r1, ip
 800a432:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a436:	fb0a c20b 	mla	r2, sl, fp, ip
 800a43a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a43e:	b289      	uxth	r1, r1
 800a440:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a444:	4577      	cmp	r7, lr
 800a446:	f849 1b04 	str.w	r1, [r9], #4
 800a44a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a44e:	d8e2      	bhi.n	800a416 <__multiply+0xb2>
 800a450:	9a01      	ldr	r2, [sp, #4]
 800a452:	f845 c002 	str.w	ip, [r5, r2]
 800a456:	9a03      	ldr	r2, [sp, #12]
 800a458:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a45c:	3304      	adds	r3, #4
 800a45e:	f1b9 0f00 	cmp.w	r9, #0
 800a462:	d021      	beq.n	800a4a8 <__multiply+0x144>
 800a464:	6829      	ldr	r1, [r5, #0]
 800a466:	f104 0c14 	add.w	ip, r4, #20
 800a46a:	46ae      	mov	lr, r5
 800a46c:	f04f 0a00 	mov.w	sl, #0
 800a470:	f8bc b000 	ldrh.w	fp, [ip]
 800a474:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a478:	fb09 220b 	mla	r2, r9, fp, r2
 800a47c:	4452      	add	r2, sl
 800a47e:	b289      	uxth	r1, r1
 800a480:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a484:	f84e 1b04 	str.w	r1, [lr], #4
 800a488:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a48c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a490:	f8be 1000 	ldrh.w	r1, [lr]
 800a494:	fb09 110a 	mla	r1, r9, sl, r1
 800a498:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a49c:	4567      	cmp	r7, ip
 800a49e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a4a2:	d8e5      	bhi.n	800a470 <__multiply+0x10c>
 800a4a4:	9a01      	ldr	r2, [sp, #4]
 800a4a6:	50a9      	str	r1, [r5, r2]
 800a4a8:	3504      	adds	r5, #4
 800a4aa:	e799      	b.n	800a3e0 <__multiply+0x7c>
 800a4ac:	3e01      	subs	r6, #1
 800a4ae:	e79b      	b.n	800a3e8 <__multiply+0x84>
 800a4b0:	0800baf4 	.word	0x0800baf4
 800a4b4:	0800bb65 	.word	0x0800bb65

0800a4b8 <__pow5mult>:
 800a4b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4bc:	4615      	mov	r5, r2
 800a4be:	f012 0203 	ands.w	r2, r2, #3
 800a4c2:	4606      	mov	r6, r0
 800a4c4:	460f      	mov	r7, r1
 800a4c6:	d007      	beq.n	800a4d8 <__pow5mult+0x20>
 800a4c8:	4c25      	ldr	r4, [pc, #148]	; (800a560 <__pow5mult+0xa8>)
 800a4ca:	3a01      	subs	r2, #1
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a4d2:	f7ff fe53 	bl	800a17c <__multadd>
 800a4d6:	4607      	mov	r7, r0
 800a4d8:	10ad      	asrs	r5, r5, #2
 800a4da:	d03d      	beq.n	800a558 <__pow5mult+0xa0>
 800a4dc:	69f4      	ldr	r4, [r6, #28]
 800a4de:	b97c      	cbnz	r4, 800a500 <__pow5mult+0x48>
 800a4e0:	2010      	movs	r0, #16
 800a4e2:	f7ff fd23 	bl	8009f2c <malloc>
 800a4e6:	4602      	mov	r2, r0
 800a4e8:	61f0      	str	r0, [r6, #28]
 800a4ea:	b928      	cbnz	r0, 800a4f8 <__pow5mult+0x40>
 800a4ec:	4b1d      	ldr	r3, [pc, #116]	; (800a564 <__pow5mult+0xac>)
 800a4ee:	481e      	ldr	r0, [pc, #120]	; (800a568 <__pow5mult+0xb0>)
 800a4f0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a4f4:	f7fe fade 	bl	8008ab4 <__assert_func>
 800a4f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a4fc:	6004      	str	r4, [r0, #0]
 800a4fe:	60c4      	str	r4, [r0, #12]
 800a500:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a504:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a508:	b94c      	cbnz	r4, 800a51e <__pow5mult+0x66>
 800a50a:	f240 2171 	movw	r1, #625	; 0x271
 800a50e:	4630      	mov	r0, r6
 800a510:	f7ff ff12 	bl	800a338 <__i2b>
 800a514:	2300      	movs	r3, #0
 800a516:	f8c8 0008 	str.w	r0, [r8, #8]
 800a51a:	4604      	mov	r4, r0
 800a51c:	6003      	str	r3, [r0, #0]
 800a51e:	f04f 0900 	mov.w	r9, #0
 800a522:	07eb      	lsls	r3, r5, #31
 800a524:	d50a      	bpl.n	800a53c <__pow5mult+0x84>
 800a526:	4639      	mov	r1, r7
 800a528:	4622      	mov	r2, r4
 800a52a:	4630      	mov	r0, r6
 800a52c:	f7ff ff1a 	bl	800a364 <__multiply>
 800a530:	4639      	mov	r1, r7
 800a532:	4680      	mov	r8, r0
 800a534:	4630      	mov	r0, r6
 800a536:	f7ff fdff 	bl	800a138 <_Bfree>
 800a53a:	4647      	mov	r7, r8
 800a53c:	106d      	asrs	r5, r5, #1
 800a53e:	d00b      	beq.n	800a558 <__pow5mult+0xa0>
 800a540:	6820      	ldr	r0, [r4, #0]
 800a542:	b938      	cbnz	r0, 800a554 <__pow5mult+0x9c>
 800a544:	4622      	mov	r2, r4
 800a546:	4621      	mov	r1, r4
 800a548:	4630      	mov	r0, r6
 800a54a:	f7ff ff0b 	bl	800a364 <__multiply>
 800a54e:	6020      	str	r0, [r4, #0]
 800a550:	f8c0 9000 	str.w	r9, [r0]
 800a554:	4604      	mov	r4, r0
 800a556:	e7e4      	b.n	800a522 <__pow5mult+0x6a>
 800a558:	4638      	mov	r0, r7
 800a55a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a55e:	bf00      	nop
 800a560:	0800bcb0 	.word	0x0800bcb0
 800a564:	0800b9da 	.word	0x0800b9da
 800a568:	0800bb65 	.word	0x0800bb65

0800a56c <__lshift>:
 800a56c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a570:	460c      	mov	r4, r1
 800a572:	6849      	ldr	r1, [r1, #4]
 800a574:	6923      	ldr	r3, [r4, #16]
 800a576:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a57a:	68a3      	ldr	r3, [r4, #8]
 800a57c:	4607      	mov	r7, r0
 800a57e:	4691      	mov	r9, r2
 800a580:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a584:	f108 0601 	add.w	r6, r8, #1
 800a588:	42b3      	cmp	r3, r6
 800a58a:	db0b      	blt.n	800a5a4 <__lshift+0x38>
 800a58c:	4638      	mov	r0, r7
 800a58e:	f7ff fd93 	bl	800a0b8 <_Balloc>
 800a592:	4605      	mov	r5, r0
 800a594:	b948      	cbnz	r0, 800a5aa <__lshift+0x3e>
 800a596:	4602      	mov	r2, r0
 800a598:	4b28      	ldr	r3, [pc, #160]	; (800a63c <__lshift+0xd0>)
 800a59a:	4829      	ldr	r0, [pc, #164]	; (800a640 <__lshift+0xd4>)
 800a59c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a5a0:	f7fe fa88 	bl	8008ab4 <__assert_func>
 800a5a4:	3101      	adds	r1, #1
 800a5a6:	005b      	lsls	r3, r3, #1
 800a5a8:	e7ee      	b.n	800a588 <__lshift+0x1c>
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	f100 0114 	add.w	r1, r0, #20
 800a5b0:	f100 0210 	add.w	r2, r0, #16
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	4553      	cmp	r3, sl
 800a5b8:	db33      	blt.n	800a622 <__lshift+0xb6>
 800a5ba:	6920      	ldr	r0, [r4, #16]
 800a5bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a5c0:	f104 0314 	add.w	r3, r4, #20
 800a5c4:	f019 091f 	ands.w	r9, r9, #31
 800a5c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a5cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a5d0:	d02b      	beq.n	800a62a <__lshift+0xbe>
 800a5d2:	f1c9 0e20 	rsb	lr, r9, #32
 800a5d6:	468a      	mov	sl, r1
 800a5d8:	2200      	movs	r2, #0
 800a5da:	6818      	ldr	r0, [r3, #0]
 800a5dc:	fa00 f009 	lsl.w	r0, r0, r9
 800a5e0:	4310      	orrs	r0, r2
 800a5e2:	f84a 0b04 	str.w	r0, [sl], #4
 800a5e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5ea:	459c      	cmp	ip, r3
 800a5ec:	fa22 f20e 	lsr.w	r2, r2, lr
 800a5f0:	d8f3      	bhi.n	800a5da <__lshift+0x6e>
 800a5f2:	ebac 0304 	sub.w	r3, ip, r4
 800a5f6:	3b15      	subs	r3, #21
 800a5f8:	f023 0303 	bic.w	r3, r3, #3
 800a5fc:	3304      	adds	r3, #4
 800a5fe:	f104 0015 	add.w	r0, r4, #21
 800a602:	4584      	cmp	ip, r0
 800a604:	bf38      	it	cc
 800a606:	2304      	movcc	r3, #4
 800a608:	50ca      	str	r2, [r1, r3]
 800a60a:	b10a      	cbz	r2, 800a610 <__lshift+0xa4>
 800a60c:	f108 0602 	add.w	r6, r8, #2
 800a610:	3e01      	subs	r6, #1
 800a612:	4638      	mov	r0, r7
 800a614:	612e      	str	r6, [r5, #16]
 800a616:	4621      	mov	r1, r4
 800a618:	f7ff fd8e 	bl	800a138 <_Bfree>
 800a61c:	4628      	mov	r0, r5
 800a61e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a622:	f842 0f04 	str.w	r0, [r2, #4]!
 800a626:	3301      	adds	r3, #1
 800a628:	e7c5      	b.n	800a5b6 <__lshift+0x4a>
 800a62a:	3904      	subs	r1, #4
 800a62c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a630:	f841 2f04 	str.w	r2, [r1, #4]!
 800a634:	459c      	cmp	ip, r3
 800a636:	d8f9      	bhi.n	800a62c <__lshift+0xc0>
 800a638:	e7ea      	b.n	800a610 <__lshift+0xa4>
 800a63a:	bf00      	nop
 800a63c:	0800baf4 	.word	0x0800baf4
 800a640:	0800bb65 	.word	0x0800bb65

0800a644 <__mcmp>:
 800a644:	b530      	push	{r4, r5, lr}
 800a646:	6902      	ldr	r2, [r0, #16]
 800a648:	690c      	ldr	r4, [r1, #16]
 800a64a:	1b12      	subs	r2, r2, r4
 800a64c:	d10e      	bne.n	800a66c <__mcmp+0x28>
 800a64e:	f100 0314 	add.w	r3, r0, #20
 800a652:	3114      	adds	r1, #20
 800a654:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a658:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a65c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a660:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a664:	42a5      	cmp	r5, r4
 800a666:	d003      	beq.n	800a670 <__mcmp+0x2c>
 800a668:	d305      	bcc.n	800a676 <__mcmp+0x32>
 800a66a:	2201      	movs	r2, #1
 800a66c:	4610      	mov	r0, r2
 800a66e:	bd30      	pop	{r4, r5, pc}
 800a670:	4283      	cmp	r3, r0
 800a672:	d3f3      	bcc.n	800a65c <__mcmp+0x18>
 800a674:	e7fa      	b.n	800a66c <__mcmp+0x28>
 800a676:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a67a:	e7f7      	b.n	800a66c <__mcmp+0x28>

0800a67c <__mdiff>:
 800a67c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a680:	460c      	mov	r4, r1
 800a682:	4606      	mov	r6, r0
 800a684:	4611      	mov	r1, r2
 800a686:	4620      	mov	r0, r4
 800a688:	4690      	mov	r8, r2
 800a68a:	f7ff ffdb 	bl	800a644 <__mcmp>
 800a68e:	1e05      	subs	r5, r0, #0
 800a690:	d110      	bne.n	800a6b4 <__mdiff+0x38>
 800a692:	4629      	mov	r1, r5
 800a694:	4630      	mov	r0, r6
 800a696:	f7ff fd0f 	bl	800a0b8 <_Balloc>
 800a69a:	b930      	cbnz	r0, 800a6aa <__mdiff+0x2e>
 800a69c:	4b3a      	ldr	r3, [pc, #232]	; (800a788 <__mdiff+0x10c>)
 800a69e:	4602      	mov	r2, r0
 800a6a0:	f240 2137 	movw	r1, #567	; 0x237
 800a6a4:	4839      	ldr	r0, [pc, #228]	; (800a78c <__mdiff+0x110>)
 800a6a6:	f7fe fa05 	bl	8008ab4 <__assert_func>
 800a6aa:	2301      	movs	r3, #1
 800a6ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a6b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6b4:	bfa4      	itt	ge
 800a6b6:	4643      	movge	r3, r8
 800a6b8:	46a0      	movge	r8, r4
 800a6ba:	4630      	mov	r0, r6
 800a6bc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a6c0:	bfa6      	itte	ge
 800a6c2:	461c      	movge	r4, r3
 800a6c4:	2500      	movge	r5, #0
 800a6c6:	2501      	movlt	r5, #1
 800a6c8:	f7ff fcf6 	bl	800a0b8 <_Balloc>
 800a6cc:	b920      	cbnz	r0, 800a6d8 <__mdiff+0x5c>
 800a6ce:	4b2e      	ldr	r3, [pc, #184]	; (800a788 <__mdiff+0x10c>)
 800a6d0:	4602      	mov	r2, r0
 800a6d2:	f240 2145 	movw	r1, #581	; 0x245
 800a6d6:	e7e5      	b.n	800a6a4 <__mdiff+0x28>
 800a6d8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a6dc:	6926      	ldr	r6, [r4, #16]
 800a6de:	60c5      	str	r5, [r0, #12]
 800a6e0:	f104 0914 	add.w	r9, r4, #20
 800a6e4:	f108 0514 	add.w	r5, r8, #20
 800a6e8:	f100 0e14 	add.w	lr, r0, #20
 800a6ec:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a6f0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a6f4:	f108 0210 	add.w	r2, r8, #16
 800a6f8:	46f2      	mov	sl, lr
 800a6fa:	2100      	movs	r1, #0
 800a6fc:	f859 3b04 	ldr.w	r3, [r9], #4
 800a700:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a704:	fa11 f88b 	uxtah	r8, r1, fp
 800a708:	b299      	uxth	r1, r3
 800a70a:	0c1b      	lsrs	r3, r3, #16
 800a70c:	eba8 0801 	sub.w	r8, r8, r1
 800a710:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a714:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a718:	fa1f f888 	uxth.w	r8, r8
 800a71c:	1419      	asrs	r1, r3, #16
 800a71e:	454e      	cmp	r6, r9
 800a720:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a724:	f84a 3b04 	str.w	r3, [sl], #4
 800a728:	d8e8      	bhi.n	800a6fc <__mdiff+0x80>
 800a72a:	1b33      	subs	r3, r6, r4
 800a72c:	3b15      	subs	r3, #21
 800a72e:	f023 0303 	bic.w	r3, r3, #3
 800a732:	3304      	adds	r3, #4
 800a734:	3415      	adds	r4, #21
 800a736:	42a6      	cmp	r6, r4
 800a738:	bf38      	it	cc
 800a73a:	2304      	movcc	r3, #4
 800a73c:	441d      	add	r5, r3
 800a73e:	4473      	add	r3, lr
 800a740:	469e      	mov	lr, r3
 800a742:	462e      	mov	r6, r5
 800a744:	4566      	cmp	r6, ip
 800a746:	d30e      	bcc.n	800a766 <__mdiff+0xea>
 800a748:	f10c 0203 	add.w	r2, ip, #3
 800a74c:	1b52      	subs	r2, r2, r5
 800a74e:	f022 0203 	bic.w	r2, r2, #3
 800a752:	3d03      	subs	r5, #3
 800a754:	45ac      	cmp	ip, r5
 800a756:	bf38      	it	cc
 800a758:	2200      	movcc	r2, #0
 800a75a:	4413      	add	r3, r2
 800a75c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a760:	b17a      	cbz	r2, 800a782 <__mdiff+0x106>
 800a762:	6107      	str	r7, [r0, #16]
 800a764:	e7a4      	b.n	800a6b0 <__mdiff+0x34>
 800a766:	f856 8b04 	ldr.w	r8, [r6], #4
 800a76a:	fa11 f288 	uxtah	r2, r1, r8
 800a76e:	1414      	asrs	r4, r2, #16
 800a770:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a774:	b292      	uxth	r2, r2
 800a776:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a77a:	f84e 2b04 	str.w	r2, [lr], #4
 800a77e:	1421      	asrs	r1, r4, #16
 800a780:	e7e0      	b.n	800a744 <__mdiff+0xc8>
 800a782:	3f01      	subs	r7, #1
 800a784:	e7ea      	b.n	800a75c <__mdiff+0xe0>
 800a786:	bf00      	nop
 800a788:	0800baf4 	.word	0x0800baf4
 800a78c:	0800bb65 	.word	0x0800bb65

0800a790 <__ulp>:
 800a790:	b082      	sub	sp, #8
 800a792:	ed8d 0b00 	vstr	d0, [sp]
 800a796:	9a01      	ldr	r2, [sp, #4]
 800a798:	4b0f      	ldr	r3, [pc, #60]	; (800a7d8 <__ulp+0x48>)
 800a79a:	4013      	ands	r3, r2
 800a79c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	dc08      	bgt.n	800a7b6 <__ulp+0x26>
 800a7a4:	425b      	negs	r3, r3
 800a7a6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a7aa:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a7ae:	da04      	bge.n	800a7ba <__ulp+0x2a>
 800a7b0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a7b4:	4113      	asrs	r3, r2
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	e008      	b.n	800a7cc <__ulp+0x3c>
 800a7ba:	f1a2 0314 	sub.w	r3, r2, #20
 800a7be:	2b1e      	cmp	r3, #30
 800a7c0:	bfda      	itte	le
 800a7c2:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a7c6:	40da      	lsrle	r2, r3
 800a7c8:	2201      	movgt	r2, #1
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	4619      	mov	r1, r3
 800a7ce:	4610      	mov	r0, r2
 800a7d0:	ec41 0b10 	vmov	d0, r0, r1
 800a7d4:	b002      	add	sp, #8
 800a7d6:	4770      	bx	lr
 800a7d8:	7ff00000 	.word	0x7ff00000

0800a7dc <__b2d>:
 800a7dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7e0:	6906      	ldr	r6, [r0, #16]
 800a7e2:	f100 0814 	add.w	r8, r0, #20
 800a7e6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a7ea:	1f37      	subs	r7, r6, #4
 800a7ec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a7f0:	4610      	mov	r0, r2
 800a7f2:	f7ff fd53 	bl	800a29c <__hi0bits>
 800a7f6:	f1c0 0320 	rsb	r3, r0, #32
 800a7fa:	280a      	cmp	r0, #10
 800a7fc:	600b      	str	r3, [r1, #0]
 800a7fe:	491b      	ldr	r1, [pc, #108]	; (800a86c <__b2d+0x90>)
 800a800:	dc15      	bgt.n	800a82e <__b2d+0x52>
 800a802:	f1c0 0c0b 	rsb	ip, r0, #11
 800a806:	fa22 f30c 	lsr.w	r3, r2, ip
 800a80a:	45b8      	cmp	r8, r7
 800a80c:	ea43 0501 	orr.w	r5, r3, r1
 800a810:	bf34      	ite	cc
 800a812:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a816:	2300      	movcs	r3, #0
 800a818:	3015      	adds	r0, #21
 800a81a:	fa02 f000 	lsl.w	r0, r2, r0
 800a81e:	fa23 f30c 	lsr.w	r3, r3, ip
 800a822:	4303      	orrs	r3, r0
 800a824:	461c      	mov	r4, r3
 800a826:	ec45 4b10 	vmov	d0, r4, r5
 800a82a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a82e:	45b8      	cmp	r8, r7
 800a830:	bf3a      	itte	cc
 800a832:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a836:	f1a6 0708 	subcc.w	r7, r6, #8
 800a83a:	2300      	movcs	r3, #0
 800a83c:	380b      	subs	r0, #11
 800a83e:	d012      	beq.n	800a866 <__b2d+0x8a>
 800a840:	f1c0 0120 	rsb	r1, r0, #32
 800a844:	fa23 f401 	lsr.w	r4, r3, r1
 800a848:	4082      	lsls	r2, r0
 800a84a:	4322      	orrs	r2, r4
 800a84c:	4547      	cmp	r7, r8
 800a84e:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800a852:	bf8c      	ite	hi
 800a854:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a858:	2200      	movls	r2, #0
 800a85a:	4083      	lsls	r3, r0
 800a85c:	40ca      	lsrs	r2, r1
 800a85e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a862:	4313      	orrs	r3, r2
 800a864:	e7de      	b.n	800a824 <__b2d+0x48>
 800a866:	ea42 0501 	orr.w	r5, r2, r1
 800a86a:	e7db      	b.n	800a824 <__b2d+0x48>
 800a86c:	3ff00000 	.word	0x3ff00000

0800a870 <__d2b>:
 800a870:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a874:	460f      	mov	r7, r1
 800a876:	2101      	movs	r1, #1
 800a878:	ec59 8b10 	vmov	r8, r9, d0
 800a87c:	4616      	mov	r6, r2
 800a87e:	f7ff fc1b 	bl	800a0b8 <_Balloc>
 800a882:	4604      	mov	r4, r0
 800a884:	b930      	cbnz	r0, 800a894 <__d2b+0x24>
 800a886:	4602      	mov	r2, r0
 800a888:	4b24      	ldr	r3, [pc, #144]	; (800a91c <__d2b+0xac>)
 800a88a:	4825      	ldr	r0, [pc, #148]	; (800a920 <__d2b+0xb0>)
 800a88c:	f240 310f 	movw	r1, #783	; 0x30f
 800a890:	f7fe f910 	bl	8008ab4 <__assert_func>
 800a894:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a898:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a89c:	bb2d      	cbnz	r5, 800a8ea <__d2b+0x7a>
 800a89e:	9301      	str	r3, [sp, #4]
 800a8a0:	f1b8 0300 	subs.w	r3, r8, #0
 800a8a4:	d026      	beq.n	800a8f4 <__d2b+0x84>
 800a8a6:	4668      	mov	r0, sp
 800a8a8:	9300      	str	r3, [sp, #0]
 800a8aa:	f7ff fd17 	bl	800a2dc <__lo0bits>
 800a8ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a8b2:	b1e8      	cbz	r0, 800a8f0 <__d2b+0x80>
 800a8b4:	f1c0 0320 	rsb	r3, r0, #32
 800a8b8:	fa02 f303 	lsl.w	r3, r2, r3
 800a8bc:	430b      	orrs	r3, r1
 800a8be:	40c2      	lsrs	r2, r0
 800a8c0:	6163      	str	r3, [r4, #20]
 800a8c2:	9201      	str	r2, [sp, #4]
 800a8c4:	9b01      	ldr	r3, [sp, #4]
 800a8c6:	61a3      	str	r3, [r4, #24]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	bf14      	ite	ne
 800a8cc:	2202      	movne	r2, #2
 800a8ce:	2201      	moveq	r2, #1
 800a8d0:	6122      	str	r2, [r4, #16]
 800a8d2:	b1bd      	cbz	r5, 800a904 <__d2b+0x94>
 800a8d4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a8d8:	4405      	add	r5, r0
 800a8da:	603d      	str	r5, [r7, #0]
 800a8dc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a8e0:	6030      	str	r0, [r6, #0]
 800a8e2:	4620      	mov	r0, r4
 800a8e4:	b003      	add	sp, #12
 800a8e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a8ee:	e7d6      	b.n	800a89e <__d2b+0x2e>
 800a8f0:	6161      	str	r1, [r4, #20]
 800a8f2:	e7e7      	b.n	800a8c4 <__d2b+0x54>
 800a8f4:	a801      	add	r0, sp, #4
 800a8f6:	f7ff fcf1 	bl	800a2dc <__lo0bits>
 800a8fa:	9b01      	ldr	r3, [sp, #4]
 800a8fc:	6163      	str	r3, [r4, #20]
 800a8fe:	3020      	adds	r0, #32
 800a900:	2201      	movs	r2, #1
 800a902:	e7e5      	b.n	800a8d0 <__d2b+0x60>
 800a904:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a908:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a90c:	6038      	str	r0, [r7, #0]
 800a90e:	6918      	ldr	r0, [r3, #16]
 800a910:	f7ff fcc4 	bl	800a29c <__hi0bits>
 800a914:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a918:	e7e2      	b.n	800a8e0 <__d2b+0x70>
 800a91a:	bf00      	nop
 800a91c:	0800baf4 	.word	0x0800baf4
 800a920:	0800bb65 	.word	0x0800bb65

0800a924 <__ratio>:
 800a924:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a928:	4688      	mov	r8, r1
 800a92a:	4669      	mov	r1, sp
 800a92c:	4681      	mov	r9, r0
 800a92e:	f7ff ff55 	bl	800a7dc <__b2d>
 800a932:	a901      	add	r1, sp, #4
 800a934:	4640      	mov	r0, r8
 800a936:	ec55 4b10 	vmov	r4, r5, d0
 800a93a:	f7ff ff4f 	bl	800a7dc <__b2d>
 800a93e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a942:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a946:	eba3 0c02 	sub.w	ip, r3, r2
 800a94a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a94e:	1a9b      	subs	r3, r3, r2
 800a950:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a954:	ec51 0b10 	vmov	r0, r1, d0
 800a958:	2b00      	cmp	r3, #0
 800a95a:	bfd6      	itet	le
 800a95c:	460a      	movle	r2, r1
 800a95e:	462a      	movgt	r2, r5
 800a960:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a964:	468b      	mov	fp, r1
 800a966:	462f      	mov	r7, r5
 800a968:	bfd4      	ite	le
 800a96a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a96e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a972:	4620      	mov	r0, r4
 800a974:	ee10 2a10 	vmov	r2, s0
 800a978:	465b      	mov	r3, fp
 800a97a:	4639      	mov	r1, r7
 800a97c:	f7f5 ff7e 	bl	800087c <__aeabi_ddiv>
 800a980:	ec41 0b10 	vmov	d0, r0, r1
 800a984:	b003      	add	sp, #12
 800a986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a98a <__copybits>:
 800a98a:	3901      	subs	r1, #1
 800a98c:	b570      	push	{r4, r5, r6, lr}
 800a98e:	1149      	asrs	r1, r1, #5
 800a990:	6914      	ldr	r4, [r2, #16]
 800a992:	3101      	adds	r1, #1
 800a994:	f102 0314 	add.w	r3, r2, #20
 800a998:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a99c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a9a0:	1f05      	subs	r5, r0, #4
 800a9a2:	42a3      	cmp	r3, r4
 800a9a4:	d30c      	bcc.n	800a9c0 <__copybits+0x36>
 800a9a6:	1aa3      	subs	r3, r4, r2
 800a9a8:	3b11      	subs	r3, #17
 800a9aa:	f023 0303 	bic.w	r3, r3, #3
 800a9ae:	3211      	adds	r2, #17
 800a9b0:	42a2      	cmp	r2, r4
 800a9b2:	bf88      	it	hi
 800a9b4:	2300      	movhi	r3, #0
 800a9b6:	4418      	add	r0, r3
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	4288      	cmp	r0, r1
 800a9bc:	d305      	bcc.n	800a9ca <__copybits+0x40>
 800a9be:	bd70      	pop	{r4, r5, r6, pc}
 800a9c0:	f853 6b04 	ldr.w	r6, [r3], #4
 800a9c4:	f845 6f04 	str.w	r6, [r5, #4]!
 800a9c8:	e7eb      	b.n	800a9a2 <__copybits+0x18>
 800a9ca:	f840 3b04 	str.w	r3, [r0], #4
 800a9ce:	e7f4      	b.n	800a9ba <__copybits+0x30>

0800a9d0 <__any_on>:
 800a9d0:	f100 0214 	add.w	r2, r0, #20
 800a9d4:	6900      	ldr	r0, [r0, #16]
 800a9d6:	114b      	asrs	r3, r1, #5
 800a9d8:	4298      	cmp	r0, r3
 800a9da:	b510      	push	{r4, lr}
 800a9dc:	db11      	blt.n	800aa02 <__any_on+0x32>
 800a9de:	dd0a      	ble.n	800a9f6 <__any_on+0x26>
 800a9e0:	f011 011f 	ands.w	r1, r1, #31
 800a9e4:	d007      	beq.n	800a9f6 <__any_on+0x26>
 800a9e6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a9ea:	fa24 f001 	lsr.w	r0, r4, r1
 800a9ee:	fa00 f101 	lsl.w	r1, r0, r1
 800a9f2:	428c      	cmp	r4, r1
 800a9f4:	d10b      	bne.n	800aa0e <__any_on+0x3e>
 800a9f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a9fa:	4293      	cmp	r3, r2
 800a9fc:	d803      	bhi.n	800aa06 <__any_on+0x36>
 800a9fe:	2000      	movs	r0, #0
 800aa00:	bd10      	pop	{r4, pc}
 800aa02:	4603      	mov	r3, r0
 800aa04:	e7f7      	b.n	800a9f6 <__any_on+0x26>
 800aa06:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aa0a:	2900      	cmp	r1, #0
 800aa0c:	d0f5      	beq.n	800a9fa <__any_on+0x2a>
 800aa0e:	2001      	movs	r0, #1
 800aa10:	e7f6      	b.n	800aa00 <__any_on+0x30>

0800aa12 <__ascii_wctomb>:
 800aa12:	b149      	cbz	r1, 800aa28 <__ascii_wctomb+0x16>
 800aa14:	2aff      	cmp	r2, #255	; 0xff
 800aa16:	bf85      	ittet	hi
 800aa18:	238a      	movhi	r3, #138	; 0x8a
 800aa1a:	6003      	strhi	r3, [r0, #0]
 800aa1c:	700a      	strbls	r2, [r1, #0]
 800aa1e:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800aa22:	bf98      	it	ls
 800aa24:	2001      	movls	r0, #1
 800aa26:	4770      	bx	lr
 800aa28:	4608      	mov	r0, r1
 800aa2a:	4770      	bx	lr

0800aa2c <__ssputs_r>:
 800aa2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa30:	688e      	ldr	r6, [r1, #8]
 800aa32:	461f      	mov	r7, r3
 800aa34:	42be      	cmp	r6, r7
 800aa36:	680b      	ldr	r3, [r1, #0]
 800aa38:	4682      	mov	sl, r0
 800aa3a:	460c      	mov	r4, r1
 800aa3c:	4690      	mov	r8, r2
 800aa3e:	d82c      	bhi.n	800aa9a <__ssputs_r+0x6e>
 800aa40:	898a      	ldrh	r2, [r1, #12]
 800aa42:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aa46:	d026      	beq.n	800aa96 <__ssputs_r+0x6a>
 800aa48:	6965      	ldr	r5, [r4, #20]
 800aa4a:	6909      	ldr	r1, [r1, #16]
 800aa4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa50:	eba3 0901 	sub.w	r9, r3, r1
 800aa54:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa58:	1c7b      	adds	r3, r7, #1
 800aa5a:	444b      	add	r3, r9
 800aa5c:	106d      	asrs	r5, r5, #1
 800aa5e:	429d      	cmp	r5, r3
 800aa60:	bf38      	it	cc
 800aa62:	461d      	movcc	r5, r3
 800aa64:	0553      	lsls	r3, r2, #21
 800aa66:	d527      	bpl.n	800aab8 <__ssputs_r+0x8c>
 800aa68:	4629      	mov	r1, r5
 800aa6a:	f7ff fa87 	bl	8009f7c <_malloc_r>
 800aa6e:	4606      	mov	r6, r0
 800aa70:	b360      	cbz	r0, 800aacc <__ssputs_r+0xa0>
 800aa72:	6921      	ldr	r1, [r4, #16]
 800aa74:	464a      	mov	r2, r9
 800aa76:	f7fd fffe 	bl	8008a76 <memcpy>
 800aa7a:	89a3      	ldrh	r3, [r4, #12]
 800aa7c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800aa80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa84:	81a3      	strh	r3, [r4, #12]
 800aa86:	6126      	str	r6, [r4, #16]
 800aa88:	6165      	str	r5, [r4, #20]
 800aa8a:	444e      	add	r6, r9
 800aa8c:	eba5 0509 	sub.w	r5, r5, r9
 800aa90:	6026      	str	r6, [r4, #0]
 800aa92:	60a5      	str	r5, [r4, #8]
 800aa94:	463e      	mov	r6, r7
 800aa96:	42be      	cmp	r6, r7
 800aa98:	d900      	bls.n	800aa9c <__ssputs_r+0x70>
 800aa9a:	463e      	mov	r6, r7
 800aa9c:	6820      	ldr	r0, [r4, #0]
 800aa9e:	4632      	mov	r2, r6
 800aaa0:	4641      	mov	r1, r8
 800aaa2:	f000 fb81 	bl	800b1a8 <memmove>
 800aaa6:	68a3      	ldr	r3, [r4, #8]
 800aaa8:	1b9b      	subs	r3, r3, r6
 800aaaa:	60a3      	str	r3, [r4, #8]
 800aaac:	6823      	ldr	r3, [r4, #0]
 800aaae:	4433      	add	r3, r6
 800aab0:	6023      	str	r3, [r4, #0]
 800aab2:	2000      	movs	r0, #0
 800aab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aab8:	462a      	mov	r2, r5
 800aaba:	f000 fbde 	bl	800b27a <_realloc_r>
 800aabe:	4606      	mov	r6, r0
 800aac0:	2800      	cmp	r0, #0
 800aac2:	d1e0      	bne.n	800aa86 <__ssputs_r+0x5a>
 800aac4:	6921      	ldr	r1, [r4, #16]
 800aac6:	4650      	mov	r0, sl
 800aac8:	f7fe fe8c 	bl	80097e4 <_free_r>
 800aacc:	230c      	movs	r3, #12
 800aace:	f8ca 3000 	str.w	r3, [sl]
 800aad2:	89a3      	ldrh	r3, [r4, #12]
 800aad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aad8:	81a3      	strh	r3, [r4, #12]
 800aada:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aade:	e7e9      	b.n	800aab4 <__ssputs_r+0x88>

0800aae0 <_svfiprintf_r>:
 800aae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aae4:	4698      	mov	r8, r3
 800aae6:	898b      	ldrh	r3, [r1, #12]
 800aae8:	061b      	lsls	r3, r3, #24
 800aaea:	b09d      	sub	sp, #116	; 0x74
 800aaec:	4607      	mov	r7, r0
 800aaee:	460d      	mov	r5, r1
 800aaf0:	4614      	mov	r4, r2
 800aaf2:	d50e      	bpl.n	800ab12 <_svfiprintf_r+0x32>
 800aaf4:	690b      	ldr	r3, [r1, #16]
 800aaf6:	b963      	cbnz	r3, 800ab12 <_svfiprintf_r+0x32>
 800aaf8:	2140      	movs	r1, #64	; 0x40
 800aafa:	f7ff fa3f 	bl	8009f7c <_malloc_r>
 800aafe:	6028      	str	r0, [r5, #0]
 800ab00:	6128      	str	r0, [r5, #16]
 800ab02:	b920      	cbnz	r0, 800ab0e <_svfiprintf_r+0x2e>
 800ab04:	230c      	movs	r3, #12
 800ab06:	603b      	str	r3, [r7, #0]
 800ab08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ab0c:	e0d0      	b.n	800acb0 <_svfiprintf_r+0x1d0>
 800ab0e:	2340      	movs	r3, #64	; 0x40
 800ab10:	616b      	str	r3, [r5, #20]
 800ab12:	2300      	movs	r3, #0
 800ab14:	9309      	str	r3, [sp, #36]	; 0x24
 800ab16:	2320      	movs	r3, #32
 800ab18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ab1c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab20:	2330      	movs	r3, #48	; 0x30
 800ab22:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800acc8 <_svfiprintf_r+0x1e8>
 800ab26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ab2a:	f04f 0901 	mov.w	r9, #1
 800ab2e:	4623      	mov	r3, r4
 800ab30:	469a      	mov	sl, r3
 800ab32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab36:	b10a      	cbz	r2, 800ab3c <_svfiprintf_r+0x5c>
 800ab38:	2a25      	cmp	r2, #37	; 0x25
 800ab3a:	d1f9      	bne.n	800ab30 <_svfiprintf_r+0x50>
 800ab3c:	ebba 0b04 	subs.w	fp, sl, r4
 800ab40:	d00b      	beq.n	800ab5a <_svfiprintf_r+0x7a>
 800ab42:	465b      	mov	r3, fp
 800ab44:	4622      	mov	r2, r4
 800ab46:	4629      	mov	r1, r5
 800ab48:	4638      	mov	r0, r7
 800ab4a:	f7ff ff6f 	bl	800aa2c <__ssputs_r>
 800ab4e:	3001      	adds	r0, #1
 800ab50:	f000 80a9 	beq.w	800aca6 <_svfiprintf_r+0x1c6>
 800ab54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab56:	445a      	add	r2, fp
 800ab58:	9209      	str	r2, [sp, #36]	; 0x24
 800ab5a:	f89a 3000 	ldrb.w	r3, [sl]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	f000 80a1 	beq.w	800aca6 <_svfiprintf_r+0x1c6>
 800ab64:	2300      	movs	r3, #0
 800ab66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ab6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab6e:	f10a 0a01 	add.w	sl, sl, #1
 800ab72:	9304      	str	r3, [sp, #16]
 800ab74:	9307      	str	r3, [sp, #28]
 800ab76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ab7a:	931a      	str	r3, [sp, #104]	; 0x68
 800ab7c:	4654      	mov	r4, sl
 800ab7e:	2205      	movs	r2, #5
 800ab80:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab84:	4850      	ldr	r0, [pc, #320]	; (800acc8 <_svfiprintf_r+0x1e8>)
 800ab86:	f7f5 fb3b 	bl	8000200 <memchr>
 800ab8a:	9a04      	ldr	r2, [sp, #16]
 800ab8c:	b9d8      	cbnz	r0, 800abc6 <_svfiprintf_r+0xe6>
 800ab8e:	06d0      	lsls	r0, r2, #27
 800ab90:	bf44      	itt	mi
 800ab92:	2320      	movmi	r3, #32
 800ab94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab98:	0711      	lsls	r1, r2, #28
 800ab9a:	bf44      	itt	mi
 800ab9c:	232b      	movmi	r3, #43	; 0x2b
 800ab9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aba2:	f89a 3000 	ldrb.w	r3, [sl]
 800aba6:	2b2a      	cmp	r3, #42	; 0x2a
 800aba8:	d015      	beq.n	800abd6 <_svfiprintf_r+0xf6>
 800abaa:	9a07      	ldr	r2, [sp, #28]
 800abac:	4654      	mov	r4, sl
 800abae:	2000      	movs	r0, #0
 800abb0:	f04f 0c0a 	mov.w	ip, #10
 800abb4:	4621      	mov	r1, r4
 800abb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800abba:	3b30      	subs	r3, #48	; 0x30
 800abbc:	2b09      	cmp	r3, #9
 800abbe:	d94d      	bls.n	800ac5c <_svfiprintf_r+0x17c>
 800abc0:	b1b0      	cbz	r0, 800abf0 <_svfiprintf_r+0x110>
 800abc2:	9207      	str	r2, [sp, #28]
 800abc4:	e014      	b.n	800abf0 <_svfiprintf_r+0x110>
 800abc6:	eba0 0308 	sub.w	r3, r0, r8
 800abca:	fa09 f303 	lsl.w	r3, r9, r3
 800abce:	4313      	orrs	r3, r2
 800abd0:	9304      	str	r3, [sp, #16]
 800abd2:	46a2      	mov	sl, r4
 800abd4:	e7d2      	b.n	800ab7c <_svfiprintf_r+0x9c>
 800abd6:	9b03      	ldr	r3, [sp, #12]
 800abd8:	1d19      	adds	r1, r3, #4
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	9103      	str	r1, [sp, #12]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	bfbb      	ittet	lt
 800abe2:	425b      	neglt	r3, r3
 800abe4:	f042 0202 	orrlt.w	r2, r2, #2
 800abe8:	9307      	strge	r3, [sp, #28]
 800abea:	9307      	strlt	r3, [sp, #28]
 800abec:	bfb8      	it	lt
 800abee:	9204      	strlt	r2, [sp, #16]
 800abf0:	7823      	ldrb	r3, [r4, #0]
 800abf2:	2b2e      	cmp	r3, #46	; 0x2e
 800abf4:	d10c      	bne.n	800ac10 <_svfiprintf_r+0x130>
 800abf6:	7863      	ldrb	r3, [r4, #1]
 800abf8:	2b2a      	cmp	r3, #42	; 0x2a
 800abfa:	d134      	bne.n	800ac66 <_svfiprintf_r+0x186>
 800abfc:	9b03      	ldr	r3, [sp, #12]
 800abfe:	1d1a      	adds	r2, r3, #4
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	9203      	str	r2, [sp, #12]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	bfb8      	it	lt
 800ac08:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ac0c:	3402      	adds	r4, #2
 800ac0e:	9305      	str	r3, [sp, #20]
 800ac10:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800acd8 <_svfiprintf_r+0x1f8>
 800ac14:	7821      	ldrb	r1, [r4, #0]
 800ac16:	2203      	movs	r2, #3
 800ac18:	4650      	mov	r0, sl
 800ac1a:	f7f5 faf1 	bl	8000200 <memchr>
 800ac1e:	b138      	cbz	r0, 800ac30 <_svfiprintf_r+0x150>
 800ac20:	9b04      	ldr	r3, [sp, #16]
 800ac22:	eba0 000a 	sub.w	r0, r0, sl
 800ac26:	2240      	movs	r2, #64	; 0x40
 800ac28:	4082      	lsls	r2, r0
 800ac2a:	4313      	orrs	r3, r2
 800ac2c:	3401      	adds	r4, #1
 800ac2e:	9304      	str	r3, [sp, #16]
 800ac30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac34:	4825      	ldr	r0, [pc, #148]	; (800accc <_svfiprintf_r+0x1ec>)
 800ac36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ac3a:	2206      	movs	r2, #6
 800ac3c:	f7f5 fae0 	bl	8000200 <memchr>
 800ac40:	2800      	cmp	r0, #0
 800ac42:	d038      	beq.n	800acb6 <_svfiprintf_r+0x1d6>
 800ac44:	4b22      	ldr	r3, [pc, #136]	; (800acd0 <_svfiprintf_r+0x1f0>)
 800ac46:	bb1b      	cbnz	r3, 800ac90 <_svfiprintf_r+0x1b0>
 800ac48:	9b03      	ldr	r3, [sp, #12]
 800ac4a:	3307      	adds	r3, #7
 800ac4c:	f023 0307 	bic.w	r3, r3, #7
 800ac50:	3308      	adds	r3, #8
 800ac52:	9303      	str	r3, [sp, #12]
 800ac54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac56:	4433      	add	r3, r6
 800ac58:	9309      	str	r3, [sp, #36]	; 0x24
 800ac5a:	e768      	b.n	800ab2e <_svfiprintf_r+0x4e>
 800ac5c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac60:	460c      	mov	r4, r1
 800ac62:	2001      	movs	r0, #1
 800ac64:	e7a6      	b.n	800abb4 <_svfiprintf_r+0xd4>
 800ac66:	2300      	movs	r3, #0
 800ac68:	3401      	adds	r4, #1
 800ac6a:	9305      	str	r3, [sp, #20]
 800ac6c:	4619      	mov	r1, r3
 800ac6e:	f04f 0c0a 	mov.w	ip, #10
 800ac72:	4620      	mov	r0, r4
 800ac74:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac78:	3a30      	subs	r2, #48	; 0x30
 800ac7a:	2a09      	cmp	r2, #9
 800ac7c:	d903      	bls.n	800ac86 <_svfiprintf_r+0x1a6>
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d0c6      	beq.n	800ac10 <_svfiprintf_r+0x130>
 800ac82:	9105      	str	r1, [sp, #20]
 800ac84:	e7c4      	b.n	800ac10 <_svfiprintf_r+0x130>
 800ac86:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac8a:	4604      	mov	r4, r0
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	e7f0      	b.n	800ac72 <_svfiprintf_r+0x192>
 800ac90:	ab03      	add	r3, sp, #12
 800ac92:	9300      	str	r3, [sp, #0]
 800ac94:	462a      	mov	r2, r5
 800ac96:	4b0f      	ldr	r3, [pc, #60]	; (800acd4 <_svfiprintf_r+0x1f4>)
 800ac98:	a904      	add	r1, sp, #16
 800ac9a:	4638      	mov	r0, r7
 800ac9c:	f7fc fe00 	bl	80078a0 <_printf_float>
 800aca0:	1c42      	adds	r2, r0, #1
 800aca2:	4606      	mov	r6, r0
 800aca4:	d1d6      	bne.n	800ac54 <_svfiprintf_r+0x174>
 800aca6:	89ab      	ldrh	r3, [r5, #12]
 800aca8:	065b      	lsls	r3, r3, #25
 800acaa:	f53f af2d 	bmi.w	800ab08 <_svfiprintf_r+0x28>
 800acae:	9809      	ldr	r0, [sp, #36]	; 0x24
 800acb0:	b01d      	add	sp, #116	; 0x74
 800acb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acb6:	ab03      	add	r3, sp, #12
 800acb8:	9300      	str	r3, [sp, #0]
 800acba:	462a      	mov	r2, r5
 800acbc:	4b05      	ldr	r3, [pc, #20]	; (800acd4 <_svfiprintf_r+0x1f4>)
 800acbe:	a904      	add	r1, sp, #16
 800acc0:	4638      	mov	r0, r7
 800acc2:	f7fd f891 	bl	8007de8 <_printf_i>
 800acc6:	e7eb      	b.n	800aca0 <_svfiprintf_r+0x1c0>
 800acc8:	0800bcbc 	.word	0x0800bcbc
 800accc:	0800bcc6 	.word	0x0800bcc6
 800acd0:	080078a1 	.word	0x080078a1
 800acd4:	0800aa2d 	.word	0x0800aa2d
 800acd8:	0800bcc2 	.word	0x0800bcc2

0800acdc <__sfputc_r>:
 800acdc:	6893      	ldr	r3, [r2, #8]
 800acde:	3b01      	subs	r3, #1
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	b410      	push	{r4}
 800ace4:	6093      	str	r3, [r2, #8]
 800ace6:	da08      	bge.n	800acfa <__sfputc_r+0x1e>
 800ace8:	6994      	ldr	r4, [r2, #24]
 800acea:	42a3      	cmp	r3, r4
 800acec:	db01      	blt.n	800acf2 <__sfputc_r+0x16>
 800acee:	290a      	cmp	r1, #10
 800acf0:	d103      	bne.n	800acfa <__sfputc_r+0x1e>
 800acf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800acf6:	f7fd bd3c 	b.w	8008772 <__swbuf_r>
 800acfa:	6813      	ldr	r3, [r2, #0]
 800acfc:	1c58      	adds	r0, r3, #1
 800acfe:	6010      	str	r0, [r2, #0]
 800ad00:	7019      	strb	r1, [r3, #0]
 800ad02:	4608      	mov	r0, r1
 800ad04:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad08:	4770      	bx	lr

0800ad0a <__sfputs_r>:
 800ad0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad0c:	4606      	mov	r6, r0
 800ad0e:	460f      	mov	r7, r1
 800ad10:	4614      	mov	r4, r2
 800ad12:	18d5      	adds	r5, r2, r3
 800ad14:	42ac      	cmp	r4, r5
 800ad16:	d101      	bne.n	800ad1c <__sfputs_r+0x12>
 800ad18:	2000      	movs	r0, #0
 800ad1a:	e007      	b.n	800ad2c <__sfputs_r+0x22>
 800ad1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad20:	463a      	mov	r2, r7
 800ad22:	4630      	mov	r0, r6
 800ad24:	f7ff ffda 	bl	800acdc <__sfputc_r>
 800ad28:	1c43      	adds	r3, r0, #1
 800ad2a:	d1f3      	bne.n	800ad14 <__sfputs_r+0xa>
 800ad2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ad30 <_vfiprintf_r>:
 800ad30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad34:	460d      	mov	r5, r1
 800ad36:	b09d      	sub	sp, #116	; 0x74
 800ad38:	4614      	mov	r4, r2
 800ad3a:	4698      	mov	r8, r3
 800ad3c:	4606      	mov	r6, r0
 800ad3e:	b118      	cbz	r0, 800ad48 <_vfiprintf_r+0x18>
 800ad40:	6a03      	ldr	r3, [r0, #32]
 800ad42:	b90b      	cbnz	r3, 800ad48 <_vfiprintf_r+0x18>
 800ad44:	f7fd fc0e 	bl	8008564 <__sinit>
 800ad48:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad4a:	07d9      	lsls	r1, r3, #31
 800ad4c:	d405      	bmi.n	800ad5a <_vfiprintf_r+0x2a>
 800ad4e:	89ab      	ldrh	r3, [r5, #12]
 800ad50:	059a      	lsls	r2, r3, #22
 800ad52:	d402      	bmi.n	800ad5a <_vfiprintf_r+0x2a>
 800ad54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad56:	f7fd fe8c 	bl	8008a72 <__retarget_lock_acquire_recursive>
 800ad5a:	89ab      	ldrh	r3, [r5, #12]
 800ad5c:	071b      	lsls	r3, r3, #28
 800ad5e:	d501      	bpl.n	800ad64 <_vfiprintf_r+0x34>
 800ad60:	692b      	ldr	r3, [r5, #16]
 800ad62:	b99b      	cbnz	r3, 800ad8c <_vfiprintf_r+0x5c>
 800ad64:	4629      	mov	r1, r5
 800ad66:	4630      	mov	r0, r6
 800ad68:	f7fd fd40 	bl	80087ec <__swsetup_r>
 800ad6c:	b170      	cbz	r0, 800ad8c <_vfiprintf_r+0x5c>
 800ad6e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad70:	07dc      	lsls	r4, r3, #31
 800ad72:	d504      	bpl.n	800ad7e <_vfiprintf_r+0x4e>
 800ad74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ad78:	b01d      	add	sp, #116	; 0x74
 800ad7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad7e:	89ab      	ldrh	r3, [r5, #12]
 800ad80:	0598      	lsls	r0, r3, #22
 800ad82:	d4f7      	bmi.n	800ad74 <_vfiprintf_r+0x44>
 800ad84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad86:	f7fd fe75 	bl	8008a74 <__retarget_lock_release_recursive>
 800ad8a:	e7f3      	b.n	800ad74 <_vfiprintf_r+0x44>
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	9309      	str	r3, [sp, #36]	; 0x24
 800ad90:	2320      	movs	r3, #32
 800ad92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ad96:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad9a:	2330      	movs	r3, #48	; 0x30
 800ad9c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800af50 <_vfiprintf_r+0x220>
 800ada0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ada4:	f04f 0901 	mov.w	r9, #1
 800ada8:	4623      	mov	r3, r4
 800adaa:	469a      	mov	sl, r3
 800adac:	f813 2b01 	ldrb.w	r2, [r3], #1
 800adb0:	b10a      	cbz	r2, 800adb6 <_vfiprintf_r+0x86>
 800adb2:	2a25      	cmp	r2, #37	; 0x25
 800adb4:	d1f9      	bne.n	800adaa <_vfiprintf_r+0x7a>
 800adb6:	ebba 0b04 	subs.w	fp, sl, r4
 800adba:	d00b      	beq.n	800add4 <_vfiprintf_r+0xa4>
 800adbc:	465b      	mov	r3, fp
 800adbe:	4622      	mov	r2, r4
 800adc0:	4629      	mov	r1, r5
 800adc2:	4630      	mov	r0, r6
 800adc4:	f7ff ffa1 	bl	800ad0a <__sfputs_r>
 800adc8:	3001      	adds	r0, #1
 800adca:	f000 80a9 	beq.w	800af20 <_vfiprintf_r+0x1f0>
 800adce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800add0:	445a      	add	r2, fp
 800add2:	9209      	str	r2, [sp, #36]	; 0x24
 800add4:	f89a 3000 	ldrb.w	r3, [sl]
 800add8:	2b00      	cmp	r3, #0
 800adda:	f000 80a1 	beq.w	800af20 <_vfiprintf_r+0x1f0>
 800adde:	2300      	movs	r3, #0
 800ade0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ade4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ade8:	f10a 0a01 	add.w	sl, sl, #1
 800adec:	9304      	str	r3, [sp, #16]
 800adee:	9307      	str	r3, [sp, #28]
 800adf0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800adf4:	931a      	str	r3, [sp, #104]	; 0x68
 800adf6:	4654      	mov	r4, sl
 800adf8:	2205      	movs	r2, #5
 800adfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adfe:	4854      	ldr	r0, [pc, #336]	; (800af50 <_vfiprintf_r+0x220>)
 800ae00:	f7f5 f9fe 	bl	8000200 <memchr>
 800ae04:	9a04      	ldr	r2, [sp, #16]
 800ae06:	b9d8      	cbnz	r0, 800ae40 <_vfiprintf_r+0x110>
 800ae08:	06d1      	lsls	r1, r2, #27
 800ae0a:	bf44      	itt	mi
 800ae0c:	2320      	movmi	r3, #32
 800ae0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae12:	0713      	lsls	r3, r2, #28
 800ae14:	bf44      	itt	mi
 800ae16:	232b      	movmi	r3, #43	; 0x2b
 800ae18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae1c:	f89a 3000 	ldrb.w	r3, [sl]
 800ae20:	2b2a      	cmp	r3, #42	; 0x2a
 800ae22:	d015      	beq.n	800ae50 <_vfiprintf_r+0x120>
 800ae24:	9a07      	ldr	r2, [sp, #28]
 800ae26:	4654      	mov	r4, sl
 800ae28:	2000      	movs	r0, #0
 800ae2a:	f04f 0c0a 	mov.w	ip, #10
 800ae2e:	4621      	mov	r1, r4
 800ae30:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae34:	3b30      	subs	r3, #48	; 0x30
 800ae36:	2b09      	cmp	r3, #9
 800ae38:	d94d      	bls.n	800aed6 <_vfiprintf_r+0x1a6>
 800ae3a:	b1b0      	cbz	r0, 800ae6a <_vfiprintf_r+0x13a>
 800ae3c:	9207      	str	r2, [sp, #28]
 800ae3e:	e014      	b.n	800ae6a <_vfiprintf_r+0x13a>
 800ae40:	eba0 0308 	sub.w	r3, r0, r8
 800ae44:	fa09 f303 	lsl.w	r3, r9, r3
 800ae48:	4313      	orrs	r3, r2
 800ae4a:	9304      	str	r3, [sp, #16]
 800ae4c:	46a2      	mov	sl, r4
 800ae4e:	e7d2      	b.n	800adf6 <_vfiprintf_r+0xc6>
 800ae50:	9b03      	ldr	r3, [sp, #12]
 800ae52:	1d19      	adds	r1, r3, #4
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	9103      	str	r1, [sp, #12]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	bfbb      	ittet	lt
 800ae5c:	425b      	neglt	r3, r3
 800ae5e:	f042 0202 	orrlt.w	r2, r2, #2
 800ae62:	9307      	strge	r3, [sp, #28]
 800ae64:	9307      	strlt	r3, [sp, #28]
 800ae66:	bfb8      	it	lt
 800ae68:	9204      	strlt	r2, [sp, #16]
 800ae6a:	7823      	ldrb	r3, [r4, #0]
 800ae6c:	2b2e      	cmp	r3, #46	; 0x2e
 800ae6e:	d10c      	bne.n	800ae8a <_vfiprintf_r+0x15a>
 800ae70:	7863      	ldrb	r3, [r4, #1]
 800ae72:	2b2a      	cmp	r3, #42	; 0x2a
 800ae74:	d134      	bne.n	800aee0 <_vfiprintf_r+0x1b0>
 800ae76:	9b03      	ldr	r3, [sp, #12]
 800ae78:	1d1a      	adds	r2, r3, #4
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	9203      	str	r2, [sp, #12]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	bfb8      	it	lt
 800ae82:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ae86:	3402      	adds	r4, #2
 800ae88:	9305      	str	r3, [sp, #20]
 800ae8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800af60 <_vfiprintf_r+0x230>
 800ae8e:	7821      	ldrb	r1, [r4, #0]
 800ae90:	2203      	movs	r2, #3
 800ae92:	4650      	mov	r0, sl
 800ae94:	f7f5 f9b4 	bl	8000200 <memchr>
 800ae98:	b138      	cbz	r0, 800aeaa <_vfiprintf_r+0x17a>
 800ae9a:	9b04      	ldr	r3, [sp, #16]
 800ae9c:	eba0 000a 	sub.w	r0, r0, sl
 800aea0:	2240      	movs	r2, #64	; 0x40
 800aea2:	4082      	lsls	r2, r0
 800aea4:	4313      	orrs	r3, r2
 800aea6:	3401      	adds	r4, #1
 800aea8:	9304      	str	r3, [sp, #16]
 800aeaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aeae:	4829      	ldr	r0, [pc, #164]	; (800af54 <_vfiprintf_r+0x224>)
 800aeb0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aeb4:	2206      	movs	r2, #6
 800aeb6:	f7f5 f9a3 	bl	8000200 <memchr>
 800aeba:	2800      	cmp	r0, #0
 800aebc:	d03f      	beq.n	800af3e <_vfiprintf_r+0x20e>
 800aebe:	4b26      	ldr	r3, [pc, #152]	; (800af58 <_vfiprintf_r+0x228>)
 800aec0:	bb1b      	cbnz	r3, 800af0a <_vfiprintf_r+0x1da>
 800aec2:	9b03      	ldr	r3, [sp, #12]
 800aec4:	3307      	adds	r3, #7
 800aec6:	f023 0307 	bic.w	r3, r3, #7
 800aeca:	3308      	adds	r3, #8
 800aecc:	9303      	str	r3, [sp, #12]
 800aece:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aed0:	443b      	add	r3, r7
 800aed2:	9309      	str	r3, [sp, #36]	; 0x24
 800aed4:	e768      	b.n	800ada8 <_vfiprintf_r+0x78>
 800aed6:	fb0c 3202 	mla	r2, ip, r2, r3
 800aeda:	460c      	mov	r4, r1
 800aedc:	2001      	movs	r0, #1
 800aede:	e7a6      	b.n	800ae2e <_vfiprintf_r+0xfe>
 800aee0:	2300      	movs	r3, #0
 800aee2:	3401      	adds	r4, #1
 800aee4:	9305      	str	r3, [sp, #20]
 800aee6:	4619      	mov	r1, r3
 800aee8:	f04f 0c0a 	mov.w	ip, #10
 800aeec:	4620      	mov	r0, r4
 800aeee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aef2:	3a30      	subs	r2, #48	; 0x30
 800aef4:	2a09      	cmp	r2, #9
 800aef6:	d903      	bls.n	800af00 <_vfiprintf_r+0x1d0>
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d0c6      	beq.n	800ae8a <_vfiprintf_r+0x15a>
 800aefc:	9105      	str	r1, [sp, #20]
 800aefe:	e7c4      	b.n	800ae8a <_vfiprintf_r+0x15a>
 800af00:	fb0c 2101 	mla	r1, ip, r1, r2
 800af04:	4604      	mov	r4, r0
 800af06:	2301      	movs	r3, #1
 800af08:	e7f0      	b.n	800aeec <_vfiprintf_r+0x1bc>
 800af0a:	ab03      	add	r3, sp, #12
 800af0c:	9300      	str	r3, [sp, #0]
 800af0e:	462a      	mov	r2, r5
 800af10:	4b12      	ldr	r3, [pc, #72]	; (800af5c <_vfiprintf_r+0x22c>)
 800af12:	a904      	add	r1, sp, #16
 800af14:	4630      	mov	r0, r6
 800af16:	f7fc fcc3 	bl	80078a0 <_printf_float>
 800af1a:	4607      	mov	r7, r0
 800af1c:	1c78      	adds	r0, r7, #1
 800af1e:	d1d6      	bne.n	800aece <_vfiprintf_r+0x19e>
 800af20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af22:	07d9      	lsls	r1, r3, #31
 800af24:	d405      	bmi.n	800af32 <_vfiprintf_r+0x202>
 800af26:	89ab      	ldrh	r3, [r5, #12]
 800af28:	059a      	lsls	r2, r3, #22
 800af2a:	d402      	bmi.n	800af32 <_vfiprintf_r+0x202>
 800af2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800af2e:	f7fd fda1 	bl	8008a74 <__retarget_lock_release_recursive>
 800af32:	89ab      	ldrh	r3, [r5, #12]
 800af34:	065b      	lsls	r3, r3, #25
 800af36:	f53f af1d 	bmi.w	800ad74 <_vfiprintf_r+0x44>
 800af3a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af3c:	e71c      	b.n	800ad78 <_vfiprintf_r+0x48>
 800af3e:	ab03      	add	r3, sp, #12
 800af40:	9300      	str	r3, [sp, #0]
 800af42:	462a      	mov	r2, r5
 800af44:	4b05      	ldr	r3, [pc, #20]	; (800af5c <_vfiprintf_r+0x22c>)
 800af46:	a904      	add	r1, sp, #16
 800af48:	4630      	mov	r0, r6
 800af4a:	f7fc ff4d 	bl	8007de8 <_printf_i>
 800af4e:	e7e4      	b.n	800af1a <_vfiprintf_r+0x1ea>
 800af50:	0800bcbc 	.word	0x0800bcbc
 800af54:	0800bcc6 	.word	0x0800bcc6
 800af58:	080078a1 	.word	0x080078a1
 800af5c:	0800ad0b 	.word	0x0800ad0b
 800af60:	0800bcc2 	.word	0x0800bcc2

0800af64 <__sflush_r>:
 800af64:	898a      	ldrh	r2, [r1, #12]
 800af66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af6a:	4605      	mov	r5, r0
 800af6c:	0710      	lsls	r0, r2, #28
 800af6e:	460c      	mov	r4, r1
 800af70:	d458      	bmi.n	800b024 <__sflush_r+0xc0>
 800af72:	684b      	ldr	r3, [r1, #4]
 800af74:	2b00      	cmp	r3, #0
 800af76:	dc05      	bgt.n	800af84 <__sflush_r+0x20>
 800af78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	dc02      	bgt.n	800af84 <__sflush_r+0x20>
 800af7e:	2000      	movs	r0, #0
 800af80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800af86:	2e00      	cmp	r6, #0
 800af88:	d0f9      	beq.n	800af7e <__sflush_r+0x1a>
 800af8a:	2300      	movs	r3, #0
 800af8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800af90:	682f      	ldr	r7, [r5, #0]
 800af92:	6a21      	ldr	r1, [r4, #32]
 800af94:	602b      	str	r3, [r5, #0]
 800af96:	d032      	beq.n	800affe <__sflush_r+0x9a>
 800af98:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800af9a:	89a3      	ldrh	r3, [r4, #12]
 800af9c:	075a      	lsls	r2, r3, #29
 800af9e:	d505      	bpl.n	800afac <__sflush_r+0x48>
 800afa0:	6863      	ldr	r3, [r4, #4]
 800afa2:	1ac0      	subs	r0, r0, r3
 800afa4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800afa6:	b10b      	cbz	r3, 800afac <__sflush_r+0x48>
 800afa8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800afaa:	1ac0      	subs	r0, r0, r3
 800afac:	2300      	movs	r3, #0
 800afae:	4602      	mov	r2, r0
 800afb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800afb2:	6a21      	ldr	r1, [r4, #32]
 800afb4:	4628      	mov	r0, r5
 800afb6:	47b0      	blx	r6
 800afb8:	1c43      	adds	r3, r0, #1
 800afba:	89a3      	ldrh	r3, [r4, #12]
 800afbc:	d106      	bne.n	800afcc <__sflush_r+0x68>
 800afbe:	6829      	ldr	r1, [r5, #0]
 800afc0:	291d      	cmp	r1, #29
 800afc2:	d82b      	bhi.n	800b01c <__sflush_r+0xb8>
 800afc4:	4a29      	ldr	r2, [pc, #164]	; (800b06c <__sflush_r+0x108>)
 800afc6:	410a      	asrs	r2, r1
 800afc8:	07d6      	lsls	r6, r2, #31
 800afca:	d427      	bmi.n	800b01c <__sflush_r+0xb8>
 800afcc:	2200      	movs	r2, #0
 800afce:	6062      	str	r2, [r4, #4]
 800afd0:	04d9      	lsls	r1, r3, #19
 800afd2:	6922      	ldr	r2, [r4, #16]
 800afd4:	6022      	str	r2, [r4, #0]
 800afd6:	d504      	bpl.n	800afe2 <__sflush_r+0x7e>
 800afd8:	1c42      	adds	r2, r0, #1
 800afda:	d101      	bne.n	800afe0 <__sflush_r+0x7c>
 800afdc:	682b      	ldr	r3, [r5, #0]
 800afde:	b903      	cbnz	r3, 800afe2 <__sflush_r+0x7e>
 800afe0:	6560      	str	r0, [r4, #84]	; 0x54
 800afe2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800afe4:	602f      	str	r7, [r5, #0]
 800afe6:	2900      	cmp	r1, #0
 800afe8:	d0c9      	beq.n	800af7e <__sflush_r+0x1a>
 800afea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800afee:	4299      	cmp	r1, r3
 800aff0:	d002      	beq.n	800aff8 <__sflush_r+0x94>
 800aff2:	4628      	mov	r0, r5
 800aff4:	f7fe fbf6 	bl	80097e4 <_free_r>
 800aff8:	2000      	movs	r0, #0
 800affa:	6360      	str	r0, [r4, #52]	; 0x34
 800affc:	e7c0      	b.n	800af80 <__sflush_r+0x1c>
 800affe:	2301      	movs	r3, #1
 800b000:	4628      	mov	r0, r5
 800b002:	47b0      	blx	r6
 800b004:	1c41      	adds	r1, r0, #1
 800b006:	d1c8      	bne.n	800af9a <__sflush_r+0x36>
 800b008:	682b      	ldr	r3, [r5, #0]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d0c5      	beq.n	800af9a <__sflush_r+0x36>
 800b00e:	2b1d      	cmp	r3, #29
 800b010:	d001      	beq.n	800b016 <__sflush_r+0xb2>
 800b012:	2b16      	cmp	r3, #22
 800b014:	d101      	bne.n	800b01a <__sflush_r+0xb6>
 800b016:	602f      	str	r7, [r5, #0]
 800b018:	e7b1      	b.n	800af7e <__sflush_r+0x1a>
 800b01a:	89a3      	ldrh	r3, [r4, #12]
 800b01c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b020:	81a3      	strh	r3, [r4, #12]
 800b022:	e7ad      	b.n	800af80 <__sflush_r+0x1c>
 800b024:	690f      	ldr	r7, [r1, #16]
 800b026:	2f00      	cmp	r7, #0
 800b028:	d0a9      	beq.n	800af7e <__sflush_r+0x1a>
 800b02a:	0793      	lsls	r3, r2, #30
 800b02c:	680e      	ldr	r6, [r1, #0]
 800b02e:	bf08      	it	eq
 800b030:	694b      	ldreq	r3, [r1, #20]
 800b032:	600f      	str	r7, [r1, #0]
 800b034:	bf18      	it	ne
 800b036:	2300      	movne	r3, #0
 800b038:	eba6 0807 	sub.w	r8, r6, r7
 800b03c:	608b      	str	r3, [r1, #8]
 800b03e:	f1b8 0f00 	cmp.w	r8, #0
 800b042:	dd9c      	ble.n	800af7e <__sflush_r+0x1a>
 800b044:	6a21      	ldr	r1, [r4, #32]
 800b046:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b048:	4643      	mov	r3, r8
 800b04a:	463a      	mov	r2, r7
 800b04c:	4628      	mov	r0, r5
 800b04e:	47b0      	blx	r6
 800b050:	2800      	cmp	r0, #0
 800b052:	dc06      	bgt.n	800b062 <__sflush_r+0xfe>
 800b054:	89a3      	ldrh	r3, [r4, #12]
 800b056:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b05a:	81a3      	strh	r3, [r4, #12]
 800b05c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b060:	e78e      	b.n	800af80 <__sflush_r+0x1c>
 800b062:	4407      	add	r7, r0
 800b064:	eba8 0800 	sub.w	r8, r8, r0
 800b068:	e7e9      	b.n	800b03e <__sflush_r+0xda>
 800b06a:	bf00      	nop
 800b06c:	dfbffffe 	.word	0xdfbffffe

0800b070 <_fflush_r>:
 800b070:	b538      	push	{r3, r4, r5, lr}
 800b072:	690b      	ldr	r3, [r1, #16]
 800b074:	4605      	mov	r5, r0
 800b076:	460c      	mov	r4, r1
 800b078:	b913      	cbnz	r3, 800b080 <_fflush_r+0x10>
 800b07a:	2500      	movs	r5, #0
 800b07c:	4628      	mov	r0, r5
 800b07e:	bd38      	pop	{r3, r4, r5, pc}
 800b080:	b118      	cbz	r0, 800b08a <_fflush_r+0x1a>
 800b082:	6a03      	ldr	r3, [r0, #32]
 800b084:	b90b      	cbnz	r3, 800b08a <_fflush_r+0x1a>
 800b086:	f7fd fa6d 	bl	8008564 <__sinit>
 800b08a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d0f3      	beq.n	800b07a <_fflush_r+0xa>
 800b092:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b094:	07d0      	lsls	r0, r2, #31
 800b096:	d404      	bmi.n	800b0a2 <_fflush_r+0x32>
 800b098:	0599      	lsls	r1, r3, #22
 800b09a:	d402      	bmi.n	800b0a2 <_fflush_r+0x32>
 800b09c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b09e:	f7fd fce8 	bl	8008a72 <__retarget_lock_acquire_recursive>
 800b0a2:	4628      	mov	r0, r5
 800b0a4:	4621      	mov	r1, r4
 800b0a6:	f7ff ff5d 	bl	800af64 <__sflush_r>
 800b0aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b0ac:	07da      	lsls	r2, r3, #31
 800b0ae:	4605      	mov	r5, r0
 800b0b0:	d4e4      	bmi.n	800b07c <_fflush_r+0xc>
 800b0b2:	89a3      	ldrh	r3, [r4, #12]
 800b0b4:	059b      	lsls	r3, r3, #22
 800b0b6:	d4e1      	bmi.n	800b07c <_fflush_r+0xc>
 800b0b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b0ba:	f7fd fcdb 	bl	8008a74 <__retarget_lock_release_recursive>
 800b0be:	e7dd      	b.n	800b07c <_fflush_r+0xc>

0800b0c0 <fiprintf>:
 800b0c0:	b40e      	push	{r1, r2, r3}
 800b0c2:	b503      	push	{r0, r1, lr}
 800b0c4:	4601      	mov	r1, r0
 800b0c6:	ab03      	add	r3, sp, #12
 800b0c8:	4805      	ldr	r0, [pc, #20]	; (800b0e0 <fiprintf+0x20>)
 800b0ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0ce:	6800      	ldr	r0, [r0, #0]
 800b0d0:	9301      	str	r3, [sp, #4]
 800b0d2:	f7ff fe2d 	bl	800ad30 <_vfiprintf_r>
 800b0d6:	b002      	add	sp, #8
 800b0d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b0dc:	b003      	add	sp, #12
 800b0de:	4770      	bx	lr
 800b0e0:	200001d0 	.word	0x200001d0

0800b0e4 <__swhatbuf_r>:
 800b0e4:	b570      	push	{r4, r5, r6, lr}
 800b0e6:	460c      	mov	r4, r1
 800b0e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0ec:	2900      	cmp	r1, #0
 800b0ee:	b096      	sub	sp, #88	; 0x58
 800b0f0:	4615      	mov	r5, r2
 800b0f2:	461e      	mov	r6, r3
 800b0f4:	da0d      	bge.n	800b112 <__swhatbuf_r+0x2e>
 800b0f6:	89a3      	ldrh	r3, [r4, #12]
 800b0f8:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b0fc:	f04f 0100 	mov.w	r1, #0
 800b100:	bf0c      	ite	eq
 800b102:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b106:	2340      	movne	r3, #64	; 0x40
 800b108:	2000      	movs	r0, #0
 800b10a:	6031      	str	r1, [r6, #0]
 800b10c:	602b      	str	r3, [r5, #0]
 800b10e:	b016      	add	sp, #88	; 0x58
 800b110:	bd70      	pop	{r4, r5, r6, pc}
 800b112:	466a      	mov	r2, sp
 800b114:	f000 f862 	bl	800b1dc <_fstat_r>
 800b118:	2800      	cmp	r0, #0
 800b11a:	dbec      	blt.n	800b0f6 <__swhatbuf_r+0x12>
 800b11c:	9901      	ldr	r1, [sp, #4]
 800b11e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b122:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b126:	4259      	negs	r1, r3
 800b128:	4159      	adcs	r1, r3
 800b12a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b12e:	e7eb      	b.n	800b108 <__swhatbuf_r+0x24>

0800b130 <__smakebuf_r>:
 800b130:	898b      	ldrh	r3, [r1, #12]
 800b132:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b134:	079d      	lsls	r5, r3, #30
 800b136:	4606      	mov	r6, r0
 800b138:	460c      	mov	r4, r1
 800b13a:	d507      	bpl.n	800b14c <__smakebuf_r+0x1c>
 800b13c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b140:	6023      	str	r3, [r4, #0]
 800b142:	6123      	str	r3, [r4, #16]
 800b144:	2301      	movs	r3, #1
 800b146:	6163      	str	r3, [r4, #20]
 800b148:	b002      	add	sp, #8
 800b14a:	bd70      	pop	{r4, r5, r6, pc}
 800b14c:	ab01      	add	r3, sp, #4
 800b14e:	466a      	mov	r2, sp
 800b150:	f7ff ffc8 	bl	800b0e4 <__swhatbuf_r>
 800b154:	9900      	ldr	r1, [sp, #0]
 800b156:	4605      	mov	r5, r0
 800b158:	4630      	mov	r0, r6
 800b15a:	f7fe ff0f 	bl	8009f7c <_malloc_r>
 800b15e:	b948      	cbnz	r0, 800b174 <__smakebuf_r+0x44>
 800b160:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b164:	059a      	lsls	r2, r3, #22
 800b166:	d4ef      	bmi.n	800b148 <__smakebuf_r+0x18>
 800b168:	f023 0303 	bic.w	r3, r3, #3
 800b16c:	f043 0302 	orr.w	r3, r3, #2
 800b170:	81a3      	strh	r3, [r4, #12]
 800b172:	e7e3      	b.n	800b13c <__smakebuf_r+0xc>
 800b174:	89a3      	ldrh	r3, [r4, #12]
 800b176:	6020      	str	r0, [r4, #0]
 800b178:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b17c:	81a3      	strh	r3, [r4, #12]
 800b17e:	9b00      	ldr	r3, [sp, #0]
 800b180:	6163      	str	r3, [r4, #20]
 800b182:	9b01      	ldr	r3, [sp, #4]
 800b184:	6120      	str	r0, [r4, #16]
 800b186:	b15b      	cbz	r3, 800b1a0 <__smakebuf_r+0x70>
 800b188:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b18c:	4630      	mov	r0, r6
 800b18e:	f000 f837 	bl	800b200 <_isatty_r>
 800b192:	b128      	cbz	r0, 800b1a0 <__smakebuf_r+0x70>
 800b194:	89a3      	ldrh	r3, [r4, #12]
 800b196:	f023 0303 	bic.w	r3, r3, #3
 800b19a:	f043 0301 	orr.w	r3, r3, #1
 800b19e:	81a3      	strh	r3, [r4, #12]
 800b1a0:	89a3      	ldrh	r3, [r4, #12]
 800b1a2:	431d      	orrs	r5, r3
 800b1a4:	81a5      	strh	r5, [r4, #12]
 800b1a6:	e7cf      	b.n	800b148 <__smakebuf_r+0x18>

0800b1a8 <memmove>:
 800b1a8:	4288      	cmp	r0, r1
 800b1aa:	b510      	push	{r4, lr}
 800b1ac:	eb01 0402 	add.w	r4, r1, r2
 800b1b0:	d902      	bls.n	800b1b8 <memmove+0x10>
 800b1b2:	4284      	cmp	r4, r0
 800b1b4:	4623      	mov	r3, r4
 800b1b6:	d807      	bhi.n	800b1c8 <memmove+0x20>
 800b1b8:	1e43      	subs	r3, r0, #1
 800b1ba:	42a1      	cmp	r1, r4
 800b1bc:	d008      	beq.n	800b1d0 <memmove+0x28>
 800b1be:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b1c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b1c6:	e7f8      	b.n	800b1ba <memmove+0x12>
 800b1c8:	4402      	add	r2, r0
 800b1ca:	4601      	mov	r1, r0
 800b1cc:	428a      	cmp	r2, r1
 800b1ce:	d100      	bne.n	800b1d2 <memmove+0x2a>
 800b1d0:	bd10      	pop	{r4, pc}
 800b1d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b1d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b1da:	e7f7      	b.n	800b1cc <memmove+0x24>

0800b1dc <_fstat_r>:
 800b1dc:	b538      	push	{r3, r4, r5, lr}
 800b1de:	4d07      	ldr	r5, [pc, #28]	; (800b1fc <_fstat_r+0x20>)
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	4604      	mov	r4, r0
 800b1e4:	4608      	mov	r0, r1
 800b1e6:	4611      	mov	r1, r2
 800b1e8:	602b      	str	r3, [r5, #0]
 800b1ea:	f7f7 fc5a 	bl	8002aa2 <_fstat>
 800b1ee:	1c43      	adds	r3, r0, #1
 800b1f0:	d102      	bne.n	800b1f8 <_fstat_r+0x1c>
 800b1f2:	682b      	ldr	r3, [r5, #0]
 800b1f4:	b103      	cbz	r3, 800b1f8 <_fstat_r+0x1c>
 800b1f6:	6023      	str	r3, [r4, #0]
 800b1f8:	bd38      	pop	{r3, r4, r5, pc}
 800b1fa:	bf00      	nop
 800b1fc:	20000674 	.word	0x20000674

0800b200 <_isatty_r>:
 800b200:	b538      	push	{r3, r4, r5, lr}
 800b202:	4d06      	ldr	r5, [pc, #24]	; (800b21c <_isatty_r+0x1c>)
 800b204:	2300      	movs	r3, #0
 800b206:	4604      	mov	r4, r0
 800b208:	4608      	mov	r0, r1
 800b20a:	602b      	str	r3, [r5, #0]
 800b20c:	f7f7 fc59 	bl	8002ac2 <_isatty>
 800b210:	1c43      	adds	r3, r0, #1
 800b212:	d102      	bne.n	800b21a <_isatty_r+0x1a>
 800b214:	682b      	ldr	r3, [r5, #0]
 800b216:	b103      	cbz	r3, 800b21a <_isatty_r+0x1a>
 800b218:	6023      	str	r3, [r4, #0]
 800b21a:	bd38      	pop	{r3, r4, r5, pc}
 800b21c:	20000674 	.word	0x20000674

0800b220 <_sbrk_r>:
 800b220:	b538      	push	{r3, r4, r5, lr}
 800b222:	4d06      	ldr	r5, [pc, #24]	; (800b23c <_sbrk_r+0x1c>)
 800b224:	2300      	movs	r3, #0
 800b226:	4604      	mov	r4, r0
 800b228:	4608      	mov	r0, r1
 800b22a:	602b      	str	r3, [r5, #0]
 800b22c:	f7f7 fc62 	bl	8002af4 <_sbrk>
 800b230:	1c43      	adds	r3, r0, #1
 800b232:	d102      	bne.n	800b23a <_sbrk_r+0x1a>
 800b234:	682b      	ldr	r3, [r5, #0]
 800b236:	b103      	cbz	r3, 800b23a <_sbrk_r+0x1a>
 800b238:	6023      	str	r3, [r4, #0]
 800b23a:	bd38      	pop	{r3, r4, r5, pc}
 800b23c:	20000674 	.word	0x20000674

0800b240 <abort>:
 800b240:	b508      	push	{r3, lr}
 800b242:	2006      	movs	r0, #6
 800b244:	f000 f870 	bl	800b328 <raise>
 800b248:	2001      	movs	r0, #1
 800b24a:	f7f7 fbdb 	bl	8002a04 <_exit>

0800b24e <_calloc_r>:
 800b24e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b250:	fba1 2402 	umull	r2, r4, r1, r2
 800b254:	b94c      	cbnz	r4, 800b26a <_calloc_r+0x1c>
 800b256:	4611      	mov	r1, r2
 800b258:	9201      	str	r2, [sp, #4]
 800b25a:	f7fe fe8f 	bl	8009f7c <_malloc_r>
 800b25e:	9a01      	ldr	r2, [sp, #4]
 800b260:	4605      	mov	r5, r0
 800b262:	b930      	cbnz	r0, 800b272 <_calloc_r+0x24>
 800b264:	4628      	mov	r0, r5
 800b266:	b003      	add	sp, #12
 800b268:	bd30      	pop	{r4, r5, pc}
 800b26a:	220c      	movs	r2, #12
 800b26c:	6002      	str	r2, [r0, #0]
 800b26e:	2500      	movs	r5, #0
 800b270:	e7f8      	b.n	800b264 <_calloc_r+0x16>
 800b272:	4621      	mov	r1, r4
 800b274:	f7fd fb12 	bl	800889c <memset>
 800b278:	e7f4      	b.n	800b264 <_calloc_r+0x16>

0800b27a <_realloc_r>:
 800b27a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b27e:	4680      	mov	r8, r0
 800b280:	4614      	mov	r4, r2
 800b282:	460e      	mov	r6, r1
 800b284:	b921      	cbnz	r1, 800b290 <_realloc_r+0x16>
 800b286:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b28a:	4611      	mov	r1, r2
 800b28c:	f7fe be76 	b.w	8009f7c <_malloc_r>
 800b290:	b92a      	cbnz	r2, 800b29e <_realloc_r+0x24>
 800b292:	f7fe faa7 	bl	80097e4 <_free_r>
 800b296:	4625      	mov	r5, r4
 800b298:	4628      	mov	r0, r5
 800b29a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b29e:	f000 f85f 	bl	800b360 <_malloc_usable_size_r>
 800b2a2:	4284      	cmp	r4, r0
 800b2a4:	4607      	mov	r7, r0
 800b2a6:	d802      	bhi.n	800b2ae <_realloc_r+0x34>
 800b2a8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b2ac:	d812      	bhi.n	800b2d4 <_realloc_r+0x5a>
 800b2ae:	4621      	mov	r1, r4
 800b2b0:	4640      	mov	r0, r8
 800b2b2:	f7fe fe63 	bl	8009f7c <_malloc_r>
 800b2b6:	4605      	mov	r5, r0
 800b2b8:	2800      	cmp	r0, #0
 800b2ba:	d0ed      	beq.n	800b298 <_realloc_r+0x1e>
 800b2bc:	42bc      	cmp	r4, r7
 800b2be:	4622      	mov	r2, r4
 800b2c0:	4631      	mov	r1, r6
 800b2c2:	bf28      	it	cs
 800b2c4:	463a      	movcs	r2, r7
 800b2c6:	f7fd fbd6 	bl	8008a76 <memcpy>
 800b2ca:	4631      	mov	r1, r6
 800b2cc:	4640      	mov	r0, r8
 800b2ce:	f7fe fa89 	bl	80097e4 <_free_r>
 800b2d2:	e7e1      	b.n	800b298 <_realloc_r+0x1e>
 800b2d4:	4635      	mov	r5, r6
 800b2d6:	e7df      	b.n	800b298 <_realloc_r+0x1e>

0800b2d8 <_raise_r>:
 800b2d8:	291f      	cmp	r1, #31
 800b2da:	b538      	push	{r3, r4, r5, lr}
 800b2dc:	4604      	mov	r4, r0
 800b2de:	460d      	mov	r5, r1
 800b2e0:	d904      	bls.n	800b2ec <_raise_r+0x14>
 800b2e2:	2316      	movs	r3, #22
 800b2e4:	6003      	str	r3, [r0, #0]
 800b2e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b2ea:	bd38      	pop	{r3, r4, r5, pc}
 800b2ec:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b2ee:	b112      	cbz	r2, 800b2f6 <_raise_r+0x1e>
 800b2f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b2f4:	b94b      	cbnz	r3, 800b30a <_raise_r+0x32>
 800b2f6:	4620      	mov	r0, r4
 800b2f8:	f000 f830 	bl	800b35c <_getpid_r>
 800b2fc:	462a      	mov	r2, r5
 800b2fe:	4601      	mov	r1, r0
 800b300:	4620      	mov	r0, r4
 800b302:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b306:	f000 b817 	b.w	800b338 <_kill_r>
 800b30a:	2b01      	cmp	r3, #1
 800b30c:	d00a      	beq.n	800b324 <_raise_r+0x4c>
 800b30e:	1c59      	adds	r1, r3, #1
 800b310:	d103      	bne.n	800b31a <_raise_r+0x42>
 800b312:	2316      	movs	r3, #22
 800b314:	6003      	str	r3, [r0, #0]
 800b316:	2001      	movs	r0, #1
 800b318:	e7e7      	b.n	800b2ea <_raise_r+0x12>
 800b31a:	2400      	movs	r4, #0
 800b31c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b320:	4628      	mov	r0, r5
 800b322:	4798      	blx	r3
 800b324:	2000      	movs	r0, #0
 800b326:	e7e0      	b.n	800b2ea <_raise_r+0x12>

0800b328 <raise>:
 800b328:	4b02      	ldr	r3, [pc, #8]	; (800b334 <raise+0xc>)
 800b32a:	4601      	mov	r1, r0
 800b32c:	6818      	ldr	r0, [r3, #0]
 800b32e:	f7ff bfd3 	b.w	800b2d8 <_raise_r>
 800b332:	bf00      	nop
 800b334:	200001d0 	.word	0x200001d0

0800b338 <_kill_r>:
 800b338:	b538      	push	{r3, r4, r5, lr}
 800b33a:	4d07      	ldr	r5, [pc, #28]	; (800b358 <_kill_r+0x20>)
 800b33c:	2300      	movs	r3, #0
 800b33e:	4604      	mov	r4, r0
 800b340:	4608      	mov	r0, r1
 800b342:	4611      	mov	r1, r2
 800b344:	602b      	str	r3, [r5, #0]
 800b346:	f7f7 fb4d 	bl	80029e4 <_kill>
 800b34a:	1c43      	adds	r3, r0, #1
 800b34c:	d102      	bne.n	800b354 <_kill_r+0x1c>
 800b34e:	682b      	ldr	r3, [r5, #0]
 800b350:	b103      	cbz	r3, 800b354 <_kill_r+0x1c>
 800b352:	6023      	str	r3, [r4, #0]
 800b354:	bd38      	pop	{r3, r4, r5, pc}
 800b356:	bf00      	nop
 800b358:	20000674 	.word	0x20000674

0800b35c <_getpid_r>:
 800b35c:	f7f7 bb3a 	b.w	80029d4 <_getpid>

0800b360 <_malloc_usable_size_r>:
 800b360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b364:	1f18      	subs	r0, r3, #4
 800b366:	2b00      	cmp	r3, #0
 800b368:	bfbc      	itt	lt
 800b36a:	580b      	ldrlt	r3, [r1, r0]
 800b36c:	18c0      	addlt	r0, r0, r3
 800b36e:	4770      	bx	lr

0800b370 <_init>:
 800b370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b372:	bf00      	nop
 800b374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b376:	bc08      	pop	{r3}
 800b378:	469e      	mov	lr, r3
 800b37a:	4770      	bx	lr

0800b37c <_fini>:
 800b37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b37e:	bf00      	nop
 800b380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b382:	bc08      	pop	{r3}
 800b384:	469e      	mov	lr, r3
 800b386:	4770      	bx	lr
