#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01019ff8 .scope module, "testBench" "testBench" 2 3;
 .timescale 0 0;
v01014c10_0 .net "SRclock", 0 0, v0101ead0_0;  1 drivers
v01014c68_0 .net "dataBus", 7 0, L_0101c240;  1 drivers
v01014cc0_0 .net "dataIn", 0 0, v01018230_0;  1 drivers
S_01018160 .scope module, "aTester" "Tester" 2 8, 2 19 0, S_01019ff8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "dataIn"
    .port_info 1 /OUTPUT 1 "SRclock"
    .port_info 2 /INPUT 8 "dataBus"
P_02773b58 .param/l "stimDelay" 0 2 24, +C4<00000000000000000000000000010100>;
v0101ead0_0 .var "SRclock", 0 0;
v0101e4b8_0 .net "dataBus", 7 0, L_0101c240;  alias, 1 drivers
v01018230_0 .var "dataIn", 0 0;
v01018288_0 .var/i "i", 31 0;
S_0101be30 .scope module, "t" "shiftBufferReceive" 2 7, 3 1 0, S_01019ff8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "dataIn"
    .port_info 1 /INPUT 1 "SRclock"
    .port_info 2 /OUTPUT 8 "dataBus"
L_0101c240 .functor BUFZ 8, v01014bb8_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0101bf00_0 .net "SRclock", 0 0, v0101ead0_0;  alias, 1 drivers
v0101bf58_0 .net "dataBus", 7 0, L_0101c240;  alias, 1 drivers
v01014b60_0 .net "dataIn", 0 0, v01018230_0;  alias, 1 drivers
v01014bb8_0 .var "temp", 7 0;
E_027737e8 .event posedge, v0101ead0_0;
    .scope S_0101be30;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v01014bb8_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0101be30;
T_1 ;
    %wait E_027737e8;
    %load/vec4 v01014bb8_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v01014bb8_0, 0, 8;
    %load/vec4 v01014b60_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v01014bb8_0, 4, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_01018160;
T_2 ;
    %vpi_call 2 30 "$display", "\011\011 clk rst \011 done \011 Time " {0 0 0};
    %vpi_call 2 31 "$monitor", "\011\011 %b\011 %b \011 %b", v01018230_0, v0101ead0_0, v0101e4b8_0, $time {0 0 0};
    %end;
    .thread T_2;
    .scope S_01018160;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0101ead0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01018230_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0101ead0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01018230_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0101ead0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01018230_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0101ead0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01018230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v01018288_0, 0, 32;
T_3.0 ;
    %load/vec4 v01018288_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0101ead0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01018230_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0101ead0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0101ead0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01018230_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0101ead0_0, 0, 1;
    %load/vec4 v01018288_0;
    %addi 1, 0, 32;
    %store/vec4 v01018288_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %delay 40, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_01019ff8;
T_4 ;
    %vpi_call 2 14 "$dumpfile", "vvp/shiftReceive.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000001, S_0101be30 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shiftBufferReceive_test.v";
    "./../shiftBufferReceive.sv";
