Flow report for hex_display
Sat May 04 22:07:15 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Sat May 04 22:07:15 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; hex_display                                     ;
; Top-level Entity Name              ; Block1                                          ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C35F672C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 755 / 33,216 ( 2 % )                            ;
;     Total combinational functions  ; 428 / 33,216 ( 1 % )                            ;
;     Dedicated logic registers      ; 615 / 33,216 ( 2 % )                            ;
; Total registers                    ; 615                                             ;
; Total pins                         ; 10 / 475 ( 2 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,304 / 483,840 ( < 1 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/04/2019 22:06:40 ;
; Main task         ; Compilation         ;
; Revision Name     ; hex_display         ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                   ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------------+
; Assignment Name                      ; Value                                                                                                                                                                                    ; Default Value ; Entity Name ; Section Id         ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------------+
; COMPILER_SIGNATURE_ID                ; 119580873204943.155700040002888                                                                                                                                                          ; --            ; --          ; --                 ;
; EDA_DESIGN_INSTANCE_NAME             ; i1                                                                                                                                                                                       ; --            ; --          ; hex_display_tester ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; hex_display_tester                                                                                                                                                                       ; --            ; --          ; eda_simulation     ;
; EDA_OUTPUT_DATA_FORMAT               ; Vhdl                                                                                                                                                                                     ; --            ; --          ; eda_simulation     ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (VHDL)                                                                                                                                                                   ; <None>        ; --          ; --                 ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                                                                                                                                          ; --            ; --          ; eda_simulation     ;
; EDA_TEST_BENCH_FILE                  ; simulation/modelsim/hex_display.vht                                                                                                                                                      ; --            ; --          ; hex_display_tester ;
; EDA_TEST_BENCH_MODULE_NAME           ; hex_display_vhd_tst                                                                                                                                                                      ; --            ; --          ; hex_display_tester ;
; EDA_TEST_BENCH_NAME                  ; hex_display_tester                                                                                                                                                                       ; --            ; --          ; eda_simulation     ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 5000 ns                                                                                                                                                                                  ; --            ; --          ; hex_display_tester ;
; ENABLE_SIGNALTAP                     ; On                                                                                                                                                                                       ; --            ; --          ; --                 ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                                                                                                                                       ; --            ; --          ; --                 ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                                                                                                                                        ; --            ; --          ; --                 ;
; PARTITION_COLOR                      ; 16764057                                                                                                                                                                                 ; --            ; Block1      ; Top                ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; PLACEMENT_AND_ROUTING                                                                                                                                                                    ; --            ; Block1      ; Top                ;
; PARTITION_NETLIST_TYPE               ; POST_FIT                                                                                                                                                                                 ; --            ; Block1      ; Top                ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                                                                                                                                                                      ; --            ; --          ; --                 ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                    ; --            ; --          ; --                 ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                                                                                                                                                                             ; --            ; --          ; --                 ;
; SLD_FILE                             ; F:/Uppsala/VHDL/VHDL/VHDL/Lab10_SW/Q2/Block1_auto_stripped.stp                                                                                                                           ; --            ; --          ; --                 ;
; SLD_NODE_CREATOR_ID                  ; 110                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_ENTITY_NAME                 ; sld_signaltap                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_INFO=805334528                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SEGMENT_SIZE=128                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                               ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SAMPLE_DEPTH=128                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                     ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                             ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                            ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_GAP_RECORD=1                                                                                                                                                       ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_PIPELINE=1                                                                                                                                                         ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION=0                                                                                                                                        ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_DATA_BITS=17                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_BITS=17                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_BITS=17                                                                                                                                                            ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_FLOW_USE_GENERATED=1                                                                                                                                                           ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_BITS=2                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_FLOW_MGR_ENTITY=sld_reserved_hex_display_auto_signaltap_0_flow_mgr_c90c                                                                                                        ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_BUFFER_FULL_STOP=0                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_CURRENT_RESOURCE_WIDTH=0                                                                                                                                                             ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_CRC_LOWORD=45713                                                                                                                                                                ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK_LENGTH=165                                                                                                                                                            ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=103                                                                                                                                          ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_MODE=START_STOP                                                                                                                                                    ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_CRC_HIWORD=25026                                                                                                                                                                ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY=basic,1,basic,1,                                                                                                                         ; --            ; --          ; auto_signaltap_0   ;
; TOP_LEVEL_ENTITY                     ; Block1                                                                                                                                                                                   ; hex_display   ; --          ; --                 ;
; USE_SIGNALTAP_FILE                   ; Block1.stp                                                                                                                                                                               ; --            ; --          ; --                 ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:10     ; 1.0                     ; 4701 MB             ; 00:00:10                           ;
; Partition Merge           ; 00:00:03     ; 1.0                     ; 4644 MB             ; 00:00:02                           ;
; Fitter                    ; 00:00:09     ; 1.3                     ; 5042 MB             ; 00:00:11                           ;
; Assembler                 ; 00:00:04     ; 1.0                     ; 4597 MB             ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 4598 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4561 MB             ; 00:00:02                           ;
; Total                     ; 00:00:30     ; --                      ; --                  ; 00:00:30                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; Arijeet          ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; Arijeet          ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; Arijeet          ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; Arijeet          ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; Arijeet          ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Arijeet          ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off hex_display -c hex_display
quartus_cdb --read_settings_files=off --write_settings_files=off hex_display -c hex_display --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off hex_display -c hex_display
quartus_asm --read_settings_files=off --write_settings_files=off hex_display -c hex_display
quartus_sta hex_display -c hex_display
quartus_eda --read_settings_files=off --write_settings_files=off hex_display -c hex_display



