
*** Running vivado
    with args -log audio_testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source audio_testbench.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source audio_testbench.tcl -notrace
Command: synth_design -top audio_testbench -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2584 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 389.938 ; gain = 96.281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'audio_testbench' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/audio_testbench.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/audio_testbench.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/audio_testbench.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/audio_testbench.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/audio_testbench.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/audio_testbench.vhd:84]
INFO: [Synth 8-3491] module 'audio_top' declared at 'C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/audio_top.vhd:45' bound to instance 'i_audio' of component 'audio_top' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/audio_testbench.vhd:97]
INFO: [Synth 8-638] synthesizing module 'audio_top' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/audio_top.vhd:74]
INFO: [Synth 8-3491] module 'clocking' declared at 'C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/clocking.vhd:30' bound to instance 'i_clocking' of component 'clocking' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/audio_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'clocking' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/clocking.vhd:42]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFG' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/clocking.vhd:57]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/clocking.vhd:68]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/clocking.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'clocking' (1#1) [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/clocking.vhd:42]
INFO: [Synth 8-3491] module 'adau1761_izedboard' declared at 'C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/adau1761_izedboard.vhd:26' bound to instance 'Inst_adau1761_izedboard' of component 'adau1761_izedboard' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/audio_top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'adau1761_izedboard' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/adau1761_izedboard.vhd:47]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'i_i2s_sda_obuf' to cell 'IOBUF' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/adau1761_izedboard.vhd:132]
INFO: [Synth 8-3491] module 'i2c' declared at 'C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/i2c.vhd:9' bound to instance 'Inst_i2c' of component 'i2c' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/adau1761_izedboard.vhd:140]
INFO: [Synth 8-638] synthesizing module 'i2c' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'adau1761_configuraiton_data' declared at 'C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/adau1761_configuraiton_data.vhd:13' bound to instance 'Inst_adau1761_configuraiton_data' of component 'adau1761_configuraiton_data' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/i2c.vhd:56]
INFO: [Synth 8-638] synthesizing module 'adau1761_configuraiton_data' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/adau1761_configuraiton_data.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_configuraiton_data' (2#1) [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/adau1761_configuraiton_data.vhd:19]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-3491] module 'i3c2' declared at 'C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/i3c2.vhd:18' bound to instance 'Inst_i3c2' of component 'i3c2' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/i2c.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i3c2' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/i3c2.vhd:38]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-256] done synthesizing module 'i3c2' (3#1) [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/i3c2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'i2c' (4#1) [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'ADAU1761_interface' declared at 'C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/ADAU1761_interface.vhd:11' bound to instance 'i_ADAU1761_interface' of component 'ADAU1761_interface' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/adau1761_izedboard.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADAU1761_interface' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADAU1761_interface' (5#1) [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-3491] module 'i2s_data_interface' declared at 'C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/i2s_data_interface.vhd:13' bound to instance 'Inst_i2s_data_interface' of component 'i2s_data_interface' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/adau1761_izedboard.vhd:155]
INFO: [Synth 8-638] synthesizing module 'i2s_data_interface' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'i2s_data_interface' (6#1) [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adau1761_izedboard' (7#1) [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/adau1761_izedboard.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'audio_top' (8#1) [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/audio_top.vhd:74]
ERROR: [Synth 8-690] width mismatch in assignment; target has 25 bits, source has 24 bits [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/audio_testbench.vhd:160]
ERROR: [Synth 8-285] failed synthesizing module 'audio_testbench' [C:/Users/yangjiel/Desktop/zedboard_audio-master/hdl/audio_testbench.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 432.020 ; gain = 138.363
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 17:50:31 2018...
