//////////////////////////////////////////////////////////////
//                                                          //
// This testbench has been generated by the Verilog         //
// testbench generator                .                     //
// Copyright (c) 2012-2022 EDAUtils LLP                 //
// Contact help@edautils.com  for support/info.//
//                                                          //
//                                                          //
//////////////////////////////////////////////////////////////
//
//
// Generated by : protim on 4/24/25, 4:25 AM
//
//
module testbench;
	reg [0:115] indata_array;
	reg bench_reset;
	wire [63:0]bench_A;
	wire [50:0]bench_B;
	wire [31:0]bench_Qout;
	wire bench_clk;



	assign bench_A = indata_array[0:63];
	assign bench_B = indata_array[64:114];
	assign bench_clk = indata_array[115:115];

	initial
	begin
    $dumpfile("83.vcd");
    $dumpvars(1, testbench);
		#10 bench_reset = 1'b0;
	end

	always
	begin
		#5  indata_array = $random;
	end

	divide64x32x51x18 inst(
        .reset(bench_reset), 
        .A(bench_A), 
        .B(bench_B), 
        .Qout(bench_Qout), 
        .clk(bench_clk)
    );

	initial
	begin
		$monitor($time, " bench_reset = %b, A = %b , B = %b , clk = %b , Qout = %b  ",
			bench_reset, bench_A, bench_B, bench_clk, bench_Qout);
	end

	initial
	begin
		#199 $finish;
	end

endmodule
