# do top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+/home/pwner/emb_sys/lab_7/part_3 {/home/pwner/emb_sys/lab_7/part_3/top.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module top
# 
# Top level modules:
# 	top
# vlog -vlog01compat -work work +incdir+/home/pwner/emb_sys/lab_7/part_3 {/home/pwner/emb_sys/lab_7/part_3/shift_register.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module shift_register
# 
# Top level modules:
# 	shift_register
# 
# vlog -vlog01compat -work work +incdir+/home/pwner/emb_sys/lab_7/part_3 {/home/pwner/emb_sys/lab_7/part_3/shift_reg_tb.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module shift_reg_tb
# 
# Top level modules:
# 	shift_reg_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  shift_reg_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps shift_reg_tb 
# Loading work.shift_reg_tb
# Loading work.top
# Loading work.shift_register
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << starting simulation >> 
#                    0 w=x, z=1 
#                   10 w=0, z=1 
#                  140 w=1, z=0 
#                  190 w=0, z=0 
#                  220 w=0, z=1 
#                  400 w=1, z=1 
#                  420 w=1, z=0 
# Break in Module shift_reg_tb at /home/pwner/emb_sys/lab_7/part_3/shift_reg_tb.v line 63
# Simulation Breakpoint: Break in Module shift_reg_tb at /home/pwner/emb_sys/lab_7/part_3/shift_reg_tb.v line 63
# MACRO ./top_run_msim_rtl_verilog.do PAUSED at line 18
add wave -position end  sim:/shift_reg_tb/dut/bit_shift_zeros
add wave -position end  sim:/shift_reg_tb/dut/bit_shift_ones
restart
run -all
#                    0 << starting simulation >> 
#                    0 w=x, z=1 
#                   10 w=0, z=1 
#                  140 w=1, z=0 
#                  190 w=0, z=0 
#                  220 w=0, z=1 
#                  400 w=1, z=1 
#                  420 w=1, z=0 
# Break in Module shift_reg_tb at /home/pwner/emb_sys/lab_7/part_3/shift_reg_tb.v line 63
run
#                  650 w=0, z=0 
#                  660 w=0, z=1 
