-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity infer_layer_4_weights_V_25_rom is 
    generic(
             DWIDTH     : integer := 16; 
             AWIDTH     : integer := 9; 
             MEM_SIZE    : integer := 288
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of infer_layer_4_weights_V_25_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "0000011101111001", 1 => "0000000111100001", 2 => "0000110000100000", 
    3 => "1110010010101110", 4 => "1110011110000001", 5 => "0000011101111011", 
    6 => "1110011000001100", 7 => "0000010101110010", 8 => "1111011001101100", 
    9 => "1110010111110101", 10 => "1110101111000110", 11 => "0000100011101010", 
    12 => "1110110110010011", 13 => "0000101110110011", 14 => "1110011011011110", 
    15 => "0000000011111000", 16 => "1111000010110001", 17 => "1111010100101001", 
    18 => "0001011100111000", 19 => "0001010000001010", 20 => "0000100001000100", 
    21 => "0000000110000001", 22 => "0000100010011001", 23 => "1110100000100000", 
    24 => "0000101111000011", 25 => "0000100100101001", 26 => "1111001010011011", 
    27 => "0001011001001011", 28 => "0000011001010100", 29 => "1111101000000101", 
    30 => "1111111001001111", 31 => "1111101111111011", 32 => "1111010011001001", 
    33 => "0000001101101101", 34 => "1110110110011000", 35 => "1110010100110010", 
    36 => "0000000011100000", 37 => "1111100001001001", 38 => "0001011111100011", 
    39 => "0000100110010010", 40 => "1111010111111001", 41 => "0001010001011001", 
    42 => "1110100111001111", 43 => "0000000010110001", 44 => "1110101010101111", 
    45 => "0000000011010000", 46 => "1110110101001111", 47 => "1110011011001100", 
    48 => "1111010111100010", 49 => "0000101011011111", 50 => "1111001111101000", 
    51 => "1110101011001110", 52 => "0000001011010110", 53 => "1111001000011101", 
    54 => "1110011111100001", 55 => "1110100011011110", 56 => "0000011000001110", 
    57 => "1111001011010010", 58 => "0001011110001001", 59 => "0000001000100100", 
    60 => "0001000110010101", 61 => "1111101010010111", 62 => "1111000010000111", 
    63 => "1110111010011111", 64 => "1110111100000101", 65 => "1110011000101111", 
    66 => "0001100101101011", 67 => "0000111010101011", 68 => "1110110110000000", 
    69 => "1111111010100100", 70 => "0000010100000000", 71 => "0001000001000001", 
    72 => "1110011000100000", 73 => "0001001001100001", 74 => "0000111011111100", 
    75 => "1110101000010100", 76 => "0000100001110000", 77 => "1110100010011011", 
    78 => "0000101100110000", 79 => "0000111110000111", 80 => "0001010001101101", 
    81 => "1110001111100000", 82 => "0001000110001001", 83 => "1110010010101111", 
    84 => "0000110110001101", 85 => "0001001011011101", 86 => "0001000110010000", 
    87 => "0001011010011100", 88 => "1110011101100000", 89 => "1111000010100011", 
    90 => "1111100011001001", 91 => "0000110101101111", 92 => "0000110011101101", 
    93 => "1110110011000000", 94 => "0000111010010110", 95 => "1111001111011110", 
    96 => "1111101110001011", 97 => "1111100111000010", 98 => "0001001001000111", 
    99 => "1110100011000011", 100 => "0001000011110110", 101 => "1110110111101000", 
    102 => "1111100011111011", 103 => "1111100010111011", 104 => "0000110101100011", 
    105 => "1110110001010001", 106 => "0001100110010000", 107 => "0000000111100101", 
    108 => "1111100010101011", 109 => "1111001100010110", 110 => "1110101100110001", 
    111 => "0001001011011001", 112 => "1110110111000000", 113 => "1111110001001001", 
    114 => "0001010111001100", 115 => "0000001111101111", 116 => "0000001010100101", 
    117 => "1110010010001100", 118 => "0000010000101111", 119 => "0000100100001001", 
    120 => "0001011101001101", 121 => "1111001100100001", 122 => "0001001110101010", 
    123 => "0000001010111000", 124 => "1110010111110001", 125 => "1111010001101110", 
    126 => "1111111111111000", 127 => "1111101001101110", 128 => "0000111110011000", 
    129 => "1111110010011000", 130 => "1111000110100111", 131 => "0000001000010011", 
    132 => "0000000001110110", 133 => "0000101101000000", 134 => "1110101001100101", 
    135 => "1111011001001011", 136 => "0000100101111110", 137 => "0000010000000110", 
    138 => "1110110011001100", 139 => "0000111000000011", 140 => "1110110110111101", 
    141 => "0001011101001001", 142 => "1110101010000100", 143 => "1111110000001010", 
    144 => "0001000100101111", 145 => "1111000111000000", 146 => "0000001000111000", 
    147 => "0000000000010110", 148 => "1111110100101101", 149 => "1110011001110001", 
    150 => "1110100000100111", 151 => "0000010001110100", 152 => "1111101110110111", 
    153 => "0000010000110010", 154 => "0000001000111101", 155 => "0000010101010110", 
    156 => "0000001111001101", 157 => "0001000100011101", 158 => "1111000101110101", 
    159 => "0000010001100111", 160 => "1110101111001010", 161 => "0000001001111000", 
    162 => "1111110011101111", 163 => "1111100010000100", 164 => "0000011110100000", 
    165 => "0000011000111110", 166 => "0000101100001011", 167 => "0000101000100010", 
    168 => "1111111100110111", 169 => "1111000101110000", 170 => "1111010110111010", 
    171 => "1110111010001111", 172 => "1111011010110101", 173 => "0001011110010111", 
    174 => "0000000010010001", 175 => "0000010100111111", 176 => "1111001111010110", 
    177 => "1111111111011100", 178 => "1111000001111110", 179 => "1111100110111010", 
    180 => "0001001000111010", 181 => "0000100110011011", 182 => "0000111011000010", 
    183 => "1111011111000100", 184 => "0001100110110100", 185 => "1110100110000011", 
    186 => "1111011000110111", 187 => "1110011101111100", 188 => "0001000010010011", 
    189 => "1110001110000111", 190 => "1111000001101001", 191 => "0001001000000111", 
    192 => "0000110110001011", 193 => "0000110010100000", 194 => "1111010100110011", 
    195 => "1111011010001000", 196 => "1110110011001010", 197 => "0000110000110111", 
    198 => "1110111001110010", 199 => "0001011101110111", 200 => "1111110110001001", 
    201 => "1110110110001000", 202 => "1111100011100100", 203 => "1110100110011011", 
    204 => "0000111100110010", 205 => "1110101100110010", 206 => "0001011111010011", 
    207 => "1110110011000000", 208 => "1111110100000000", 209 => "1111010000110001", 
    210 => "1110110111100100", 211 => "1111000001011011", 212 => "1111001111100101", 
    213 => "0000011101001010", 214 => "1111001101011000", 215 => "1111011101011100", 
    216 => "0001001011001111", 217 => "0000011101011011", 218 => "0000001011010000", 
    219 => "0001001010100010", 220 => "0000100010011110", 221 => "1111000100111110", 
    222 => "1111100101000101", 223 => "0000100010000110", 224 => "0001001110111001", 
    225 => "1110111001111011", 226 => "0001000000010101", 227 => "1110100010100111", 
    228 => "1111100100001011", 229 => "1111100100001100", 230 => "1111001111011100", 
    231 => "0000011001111111", 232 => "0000010100000000", 233 => "0000111011111110", 
    234 => "1111000011100001", 235 => "1111101011110011", 236 => "1111111101011001", 
    237 => "1110010010001011", 238 => "1110110110111000", 239 => "1111001010110110", 
    240 => "0000001100111110", 241 => "0000000101010000", 242 => "0000110100111010", 
    243 => "1111110000100101", 244 => "1111011001110111", 245 => "0000111101000110", 
    246 => "1111011111010100", 247 => "1110111110111100", 248 => "1110101100011110", 
    249 => "0001000111110010", 250 => "0001100111010110", 251 => "1111011000110011", 
    252 => "1110100011110111", 253 => "0000000110110101", 254 => "0000110110110100", 
    255 => "0000111001100101", 256 => "1110111011000000", 257 => "0000101101000111", 
    258 => "0000001000001001", 259 => "1111001010001101", 260 => "0000001001001110", 
    261 => "1111100101000001", 262 => "0000011011010110", 263 => "0000100000111100", 
    264 => "0000010011111110", 265 => "0000011011011110", 266 => "0001011000011000", 
    267 => "1111111001001000", 268 => "1110110111110101", 269 => "0000010000110101", 
    270 => "0000010100011011", 271 => "1110010100000011", 272 => "1110101000010010", 
    273 => "0001000110100001", 274 => "1111100001001111", 275 => "1111001100011101", 
    276 => "0000111001111001", 277 => "0000100110110010", 278 => "0001010010100110", 
    279 => "0000000001010000", 280 => "1111010001101011", 281 => "0001000011011001", 
    282 => "0001011011010101", 283 => "0000011110100111", 284 => "1111000000100011", 
    285 => "1111110010010001", 286 => "1111000010000010", 287 => "0001010111100101" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity infer_layer_4_weights_V_25 is
    generic (
        DataWidth : INTEGER := 16;
        AddressRange : INTEGER := 288;
        AddressWidth : INTEGER := 9);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of infer_layer_4_weights_V_25 is
    component infer_layer_4_weights_V_25_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    infer_layer_4_weights_V_25_rom_U :  component infer_layer_4_weights_V_25_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


