dw_mci_rockchip_priv_data	,	V_9
quirks	,	V_50
ENOMEM	,	V_42
dw_mci_rockchip_init	,	F_22
dev_get_drvdata	,	F_27
"rockchip,default-sample-phase"	,	L_8
of_match_node	,	F_24
DIV_ROUND_UP	,	F_14
dev_info	,	F_15
ios	,	V_8
kmalloc_array	,	F_11
dev	,	V_18
len	,	V_43
current_speed	,	V_19
"ciu_sample not available\n"	,	L_12
bus_width	,	V_13
drv_clk	,	V_47
"ciu_drv not available\n"	,	L_10
EIO	,	V_39
dw_mci_rockchip_resume	,	F_29
dw_mci_slot	,	V_22
mmc_ios	,	V_7
of_node	,	V_46
GFP_KERNEL	,	V_41
dw_mci_rockchip_match	,	V_59
device	,	V_61
"Good phase range %d-%d (%d len)\n"	,	L_5
ENODEV	,	V_58
pdata	,	V_49
kfree	,	F_17
device_node	,	V_44
of_property_read_u32	,	F_20
clk_set_phase	,	F_8
cmdr	,	V_3
mmc_send_tuning	,	F_13
ciu_clk	,	V_17
longest_range	,	V_37
DW_MCI_QUIRK_BROKEN_DTO	,	V_51
i	,	V_27
"ciu-drive"	,	L_9
dw_mci_drv_data	,	V_54
"ciu-sample"	,	L_11
v	,	V_28
dw_mci_rk3288_setup_clock	,	F_2
middle_phase	,	V_38
platform_device	,	V_52
sample_clk	,	V_20
TUNING_ITERATION_TO_PHASE	,	F_12
data	,	V_60
dev_dbg	,	F_16
opcode	,	V_24
NUM_PHASES	,	V_40
"All phases work, using default phase %d."	,	L_4
pdev	,	V_53
"Best phase range %d-%d (%d len)\n"	,	L_6
u32	,	T_1
host	,	V_2
SDMMC_CMD_USE_HOLD_REG	,	V_4
priv	,	V_10
longest_range_len	,	V_36
"failed to set rate %uHz\n"	,	L_1
dw_mci_rk3288_execute_tuning	,	F_9
dw_mci_rockchip_probe	,	F_23
dw_mci_suspend	,	F_28
ret	,	V_11
drv_data	,	V_55
timing	,	V_15
dw_mci_rockchip_prepare_command	,	F_1
clk_get_rate	,	F_6
range_t	,	V_31
dw_mci	,	V_1
MMC_TIMING_MMC_DDR52	,	V_16
clk_set_rate	,	F_4
"All phases bad!"	,	L_3
devm_kzalloc	,	F_19
mmc	,	V_26
np	,	V_45
first_v	,	V_30
ranges	,	V_34
RK3288_CLKGEN_DIV	,	V_6
range_count	,	V_35
slot	,	V_23
dw_mci_pltfm_register	,	F_25
dev_err	,	F_10
bus_hz	,	V_5
cclkin	,	V_12
default_sample_phase	,	V_21
end	,	V_33
of_device_id	,	V_56
MMC_BUS_WIDTH_8	,	V_14
sdio_id0	,	V_48
devm_clk_get	,	F_21
dw_mci_rk3288_set_ios	,	F_3
mmc_host	,	V_25
start	,	V_32
match	,	V_57
dev_warn	,	F_5
dw_mci_rk3288_parse_dt	,	F_18
dw_mci_resume	,	F_30
dw_mci_rockchip_suspend	,	F_26
"Tuning clock (sample_clk) not defined.\n"	,	L_2
"Successfully tuned phase to %d\n"	,	L_7
prev_v	,	V_29
IS_ERR	,	F_7
