// Seed: 4043488993
module module_0 (
    output tri  id_0,
    output wor  id_1,
    output wire id_2
);
  wire id_4, id_5;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output wand id_2,
    input tri1 id_3,
    output wand id_4
    , id_16,
    output tri0 id_5,
    output tri1 id_6,
    input wor id_7,
    output tri id_8,
    output wire id_9
    , id_17,
    input uwire id_10,
    input wand id_11,
    output tri0 id_12,
    input tri0 id_13,
    input tri0 id_14
);
  assign id_12 = 1;
  always @(posedge id_16 or posedge (1));
  assign id_5  = id_16 == 1;
  assign id_17 = 1;
  wire id_18;
  `define pp_19 0
  always disable id_20;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6
  );
endmodule
