{"vcs1":{"timestamp_begin":1750887564.847114704, "rt":0.28, "ut":0.16, "st":0.06}}
{"vcselab":{"timestamp_begin":1750887565.198214468, "rt":0.20, "ut":0.11, "st":0.06}}
{"link":{"timestamp_begin":1750887565.453944895, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750887564.540718969}
{"VCS_COMP_START_TIME": 1750887564.540718969}
{"VCS_COMP_END_TIME": 1750887565.802575611}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2421331}}
{"stitch_vcselab": {"peak_mem": 2421371}}
