# Instruction Cache
A simple instruction cache model in verilog

## Features
- Total size - 128 bytes (32 words)
- 2 way associative
- 2 words per block
- LRU replacement policy

## References
1. H. S. Mahmood and S. S. Omran, "Pipelined MIPS processor with cache controller using VHDL implementation for educational purposes," 2013 International Conference on Electrical Communication, Computer, Power, and Control Engineering (ICECCPCE), 2013, pp. 82-87, doi: 10.1109/ICECCPCE.2013.6998739.
