
Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031b8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08003340  08003340  00013340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080033d0  080033d0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080033d0  080033d0  000133d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080033d8  080033d8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080033d8  080033d8  000133d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080033dc  080033dc  000133dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080033e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  20000070  08003450  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e8  08003450  000200e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009aa0  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001b6f  00000000  00000000  00029b40  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007b0  00000000  00000000  0002b6b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006b8  00000000  00000000  0002be60  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021656  00000000  00000000  0002c518  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007d7a  00000000  00000000  0004db6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c33f3  00000000  00000000  000558e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00118cdb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002298  00000000  00000000  00118d58  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003328 	.word	0x08003328

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	08003328 	.word	0x08003328

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <KeyControlInit>:
	函数作用: 初始化按键控制参数
*/

// Function body
void KeyControlInit()
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
	old_tick=HAL_GetTick();
 80004cc:	f000 fbcc 	bl	8000c68 <HAL_GetTick>
 80004d0:	4603      	mov	r3, r0
 80004d2:	b2da      	uxtb	r2, r3
 80004d4:	4b01      	ldr	r3, [pc, #4]	; (80004dc <KeyControlInit+0x14>)
 80004d6:	701a      	strb	r2, [r3, #0]
}
 80004d8:	bf00      	nop
 80004da:	bd80      	pop	{r7, pc}
 80004dc:	2000008c 	.word	0x2000008c

080004e0 <KeyControl>:
	函数作用: 阻塞式、非阻塞式 按键控制KEY_1
*/

// Function body
void KeyControl()
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
#if WORK_MODE ==0 //阻塞式
	if(HAL_GPIO_ReadPin(KEY_1_GPIO_Port, KEY_1_Pin)==KEY_PRESS)
 80004e4:	2110      	movs	r1, #16
 80004e6:	4810      	ldr	r0, [pc, #64]	; (8000528 <KeyControl+0x48>)
 80004e8:	f000 feba 	bl	8001260 <HAL_GPIO_ReadPin>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d117      	bne.n	8000522 <KeyControl+0x42>
	{
		HAL_Delay(10);
 80004f2:	200a      	movs	r0, #10
 80004f4:	f000 fbc4 	bl	8000c80 <HAL_Delay>
		if(HAL_GPIO_ReadPin(KEY_1_GPIO_Port, KEY_1_Pin)==KEY_PRESS)
 80004f8:	2110      	movs	r1, #16
 80004fa:	480b      	ldr	r0, [pc, #44]	; (8000528 <KeyControl+0x48>)
 80004fc:	f000 feb0 	bl	8001260 <HAL_GPIO_ReadPin>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	d10d      	bne.n	8000522 <KeyControl+0x42>
		{
			while(HAL_GPIO_ReadPin(KEY_1_GPIO_Port, KEY_1_Pin)==KEY_PRESS);
 8000506:	bf00      	nop
 8000508:	2110      	movs	r1, #16
 800050a:	4807      	ldr	r0, [pc, #28]	; (8000528 <KeyControl+0x48>)
 800050c:	f000 fea8 	bl	8001260 <HAL_GPIO_ReadPin>
 8000510:	4603      	mov	r3, r0
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0f8      	beq.n	8000508 <KeyControl+0x28>
			LED1_TOGGLE;
 8000516:	4b05      	ldr	r3, [pc, #20]	; (800052c <KeyControl+0x4c>)
 8000518:	695b      	ldr	r3, [r3, #20]
 800051a:	4a04      	ldr	r2, [pc, #16]	; (800052c <KeyControl+0x4c>)
 800051c:	f483 7300 	eor.w	r3, r3, #512	; 0x200
 8000520:	6153      	str	r3, [r2, #20]
			}
		}
		else if(status==2)	status=0;
	}
#endif
}
 8000522:	bf00      	nop
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	40021000 	.word	0x40021000
 800052c:	40021400 	.word	0x40021400

08000530 <IRQKeyControl>:
	函数作用: 中断方式按键控制
*/

// Function body
void IRQKeyControl()
{
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0
	LED2_TOGGLE;
 8000534:	4b05      	ldr	r3, [pc, #20]	; (800054c <IRQKeyControl+0x1c>)
 8000536:	695b      	ldr	r3, [r3, #20]
 8000538:	4a04      	ldr	r2, [pc, #16]	; (800054c <IRQKeyControl+0x1c>)
 800053a:	f483 6380 	eor.w	r3, r3, #1024	; 0x400
 800053e:	6153      	str	r3, [r2, #20]
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop
 800054c:	40021400 	.word	0x40021400

08000550 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b08a      	sub	sp, #40	; 0x28
 8000554:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000556:	f107 0314 	add.w	r3, r7, #20
 800055a:	2200      	movs	r2, #0
 800055c:	601a      	str	r2, [r3, #0]
 800055e:	605a      	str	r2, [r3, #4]
 8000560:	609a      	str	r2, [r3, #8]
 8000562:	60da      	str	r2, [r3, #12]
 8000564:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000566:	2300      	movs	r3, #0
 8000568:	613b      	str	r3, [r7, #16]
 800056a:	4b3e      	ldr	r3, [pc, #248]	; (8000664 <MX_GPIO_Init+0x114>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800056e:	4a3d      	ldr	r2, [pc, #244]	; (8000664 <MX_GPIO_Init+0x114>)
 8000570:	f043 0310 	orr.w	r3, r3, #16
 8000574:	6313      	str	r3, [r2, #48]	; 0x30
 8000576:	4b3b      	ldr	r3, [pc, #236]	; (8000664 <MX_GPIO_Init+0x114>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800057a:	f003 0310 	and.w	r3, r3, #16
 800057e:	613b      	str	r3, [r7, #16]
 8000580:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000582:	2300      	movs	r3, #0
 8000584:	60fb      	str	r3, [r7, #12]
 8000586:	4b37      	ldr	r3, [pc, #220]	; (8000664 <MX_GPIO_Init+0x114>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058a:	4a36      	ldr	r2, [pc, #216]	; (8000664 <MX_GPIO_Init+0x114>)
 800058c:	f043 0320 	orr.w	r3, r3, #32
 8000590:	6313      	str	r3, [r2, #48]	; 0x30
 8000592:	4b34      	ldr	r3, [pc, #208]	; (8000664 <MX_GPIO_Init+0x114>)
 8000594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000596:	f003 0320 	and.w	r3, r3, #32
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800059e:	2300      	movs	r3, #0
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	4b30      	ldr	r3, [pc, #192]	; (8000664 <MX_GPIO_Init+0x114>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a6:	4a2f      	ldr	r2, [pc, #188]	; (8000664 <MX_GPIO_Init+0x114>)
 80005a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005ac:	6313      	str	r3, [r2, #48]	; 0x30
 80005ae:	4b2d      	ldr	r3, [pc, #180]	; (8000664 <MX_GPIO_Init+0x114>)
 80005b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005b6:	60bb      	str	r3, [r7, #8]
 80005b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ba:	2300      	movs	r3, #0
 80005bc:	607b      	str	r3, [r7, #4]
 80005be:	4b29      	ldr	r3, [pc, #164]	; (8000664 <MX_GPIO_Init+0x114>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c2:	4a28      	ldr	r2, [pc, #160]	; (8000664 <MX_GPIO_Init+0x114>)
 80005c4:	f043 0301 	orr.w	r3, r3, #1
 80005c8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ca:	4b26      	ldr	r3, [pc, #152]	; (8000664 <MX_GPIO_Init+0x114>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ce:	f003 0301 	and.w	r3, r3, #1
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005d6:	2300      	movs	r3, #0
 80005d8:	603b      	str	r3, [r7, #0]
 80005da:	4b22      	ldr	r3, [pc, #136]	; (8000664 <MX_GPIO_Init+0x114>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005de:	4a21      	ldr	r2, [pc, #132]	; (8000664 <MX_GPIO_Init+0x114>)
 80005e0:	f043 0302 	orr.w	r3, r3, #2
 80005e4:	6313      	str	r3, [r2, #48]	; 0x30
 80005e6:	4b1f      	ldr	r3, [pc, #124]	; (8000664 <MX_GPIO_Init+0x114>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ea:	f003 0302 	and.w	r3, r3, #2
 80005ee:	603b      	str	r3, [r7, #0]
 80005f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED_1_Pin|LED_2_Pin, GPIO_PIN_SET);
 80005f2:	2201      	movs	r2, #1
 80005f4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80005f8:	481b      	ldr	r0, [pc, #108]	; (8000668 <MX_GPIO_Init+0x118>)
 80005fa:	f000 fe49 	bl	8001290 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_2_Pin;
 80005fe:	2308      	movs	r3, #8
 8000600:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000602:	4b1a      	ldr	r3, [pc, #104]	; (800066c <MX_GPIO_Init+0x11c>)
 8000604:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000606:	2301      	movs	r3, #1
 8000608:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_2_GPIO_Port, &GPIO_InitStruct);
 800060a:	f107 0314 	add.w	r3, r7, #20
 800060e:	4619      	mov	r1, r3
 8000610:	4817      	ldr	r0, [pc, #92]	; (8000670 <MX_GPIO_Init+0x120>)
 8000612:	f000 fc8b 	bl	8000f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_1_Pin;
 8000616:	2310      	movs	r3, #16
 8000618:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800061a:	2300      	movs	r3, #0
 800061c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800061e:	2301      	movs	r3, #1
 8000620:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_1_GPIO_Port, &GPIO_InitStruct);
 8000622:	f107 0314 	add.w	r3, r7, #20
 8000626:	4619      	mov	r1, r3
 8000628:	4811      	ldr	r0, [pc, #68]	; (8000670 <MX_GPIO_Init+0x120>)
 800062a:	f000 fc7f 	bl	8000f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin;
 800062e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000632:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000634:	2301      	movs	r3, #1
 8000636:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000638:	2300      	movs	r3, #0
 800063a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800063c:	2300      	movs	r3, #0
 800063e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000640:	f107 0314 	add.w	r3, r7, #20
 8000644:	4619      	mov	r1, r3
 8000646:	4808      	ldr	r0, [pc, #32]	; (8000668 <MX_GPIO_Init+0x118>)
 8000648:	f000 fc70 	bl	8000f2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800064c:	2200      	movs	r2, #0
 800064e:	2100      	movs	r1, #0
 8000650:	2009      	movs	r0, #9
 8000652:	f000 fc12 	bl	8000e7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000656:	2009      	movs	r0, #9
 8000658:	f000 fc2b 	bl	8000eb2 <HAL_NVIC_EnableIRQ>

}
 800065c:	bf00      	nop
 800065e:	3728      	adds	r7, #40	; 0x28
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	40023800 	.word	0x40023800
 8000668:	40021400 	.word	0x40021400
 800066c:	10210000 	.word	0x10210000
 8000670:	40021000 	.word	0x40021000

08000674 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000678:	f000 fa90 	bl	8000b9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800067c:	f000 f826 	bl	80006cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000680:	f7ff ff66 	bl	8000550 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000684:	f000 f9e6 	bl	8000a54 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("串口发送正常\r\n");
 8000688:	480d      	ldr	r0, [pc, #52]	; (80006c0 <main+0x4c>)
 800068a:	f002 fa41 	bl	8002b10 <puts>
  HAL_Delay(500);
 800068e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000692:	f000 faf5 	bl	8000c80 <HAL_Delay>
  printf("串口发送正常\r\n");
 8000696:	480a      	ldr	r0, [pc, #40]	; (80006c0 <main+0x4c>)
 8000698:	f002 fa3a 	bl	8002b10 <puts>
  HAL_Delay(500);
 800069c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006a0:	f000 faee 	bl	8000c80 <HAL_Delay>
  printf("串口发送正常\r\n");
 80006a4:	4806      	ldr	r0, [pc, #24]	; (80006c0 <main+0x4c>)
 80006a6:	f002 fa33 	bl	8002b10 <puts>

  HAL_UART_Receive_IT(&huart1, &receive_char, 1);
 80006aa:	2201      	movs	r2, #1
 80006ac:	4905      	ldr	r1, [pc, #20]	; (80006c4 <main+0x50>)
 80006ae:	4806      	ldr	r0, [pc, #24]	; (80006c8 <main+0x54>)
 80006b0:	f001 fb4e 	bl	8001d50 <HAL_UART_Receive_IT>


  KeyControlInit();
 80006b4:	f7ff ff08 	bl	80004c8 <KeyControlInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	KeyControl();
 80006b8:	f7ff ff12 	bl	80004e0 <KeyControl>
 80006bc:	e7fc      	b.n	80006b8 <main+0x44>
 80006be:	bf00      	nop
 80006c0:	08003340 	.word	0x08003340
 80006c4:	2000009c 	.word	0x2000009c
 80006c8:	200000a0 	.word	0x200000a0

080006cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b094      	sub	sp, #80	; 0x50
 80006d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d2:	f107 0320 	add.w	r3, r7, #32
 80006d6:	2230      	movs	r2, #48	; 0x30
 80006d8:	2100      	movs	r1, #0
 80006da:	4618      	mov	r0, r3
 80006dc:	f002 f9b4 	bl	8002a48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e0:	f107 030c 	add.w	r3, r7, #12
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
 80006e8:	605a      	str	r2, [r3, #4]
 80006ea:	609a      	str	r2, [r3, #8]
 80006ec:	60da      	str	r2, [r3, #12]
 80006ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f0:	2300      	movs	r3, #0
 80006f2:	60bb      	str	r3, [r7, #8]
 80006f4:	4b29      	ldr	r3, [pc, #164]	; (800079c <SystemClock_Config+0xd0>)
 80006f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f8:	4a28      	ldr	r2, [pc, #160]	; (800079c <SystemClock_Config+0xd0>)
 80006fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006fe:	6413      	str	r3, [r2, #64]	; 0x40
 8000700:	4b26      	ldr	r3, [pc, #152]	; (800079c <SystemClock_Config+0xd0>)
 8000702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000704:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000708:	60bb      	str	r3, [r7, #8]
 800070a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800070c:	2300      	movs	r3, #0
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	4b23      	ldr	r3, [pc, #140]	; (80007a0 <SystemClock_Config+0xd4>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a22      	ldr	r2, [pc, #136]	; (80007a0 <SystemClock_Config+0xd4>)
 8000716:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800071a:	6013      	str	r3, [r2, #0]
 800071c:	4b20      	ldr	r3, [pc, #128]	; (80007a0 <SystemClock_Config+0xd4>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000724:	607b      	str	r3, [r7, #4]
 8000726:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000728:	230a      	movs	r3, #10
 800072a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800072c:	2301      	movs	r3, #1
 800072e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000730:	2310      	movs	r3, #16
 8000732:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000734:	2301      	movs	r3, #1
 8000736:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000738:	2302      	movs	r3, #2
 800073a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800073c:	2300      	movs	r3, #0
 800073e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000740:	2308      	movs	r3, #8
 8000742:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000744:	23a8      	movs	r3, #168	; 0xa8
 8000746:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000748:	2302      	movs	r3, #2
 800074a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800074c:	2304      	movs	r3, #4
 800074e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000750:	f107 0320 	add.w	r3, r7, #32
 8000754:	4618      	mov	r0, r3
 8000756:	f000 fdd9 	bl	800130c <HAL_RCC_OscConfig>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000760:	f000 f842 	bl	80007e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000764:	230f      	movs	r3, #15
 8000766:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000768:	2302      	movs	r3, #2
 800076a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800076c:	2300      	movs	r3, #0
 800076e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000770:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000774:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000776:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800077a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800077c:	f107 030c 	add.w	r3, r7, #12
 8000780:	2105      	movs	r1, #5
 8000782:	4618      	mov	r0, r3
 8000784:	f001 f832 	bl	80017ec <HAL_RCC_ClockConfig>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800078e:	f000 f82b 	bl	80007e8 <Error_Handler>
  }
}
 8000792:	bf00      	nop
 8000794:	3750      	adds	r7, #80	; 0x50
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	40023800 	.word	0x40023800
 80007a0:	40007000 	.word	0x40007000

080007a4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
	if (huart->Instance==USART1)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a0a      	ldr	r2, [pc, #40]	; (80007dc <HAL_UART_RxCpltCallback+0x38>)
 80007b2:	4293      	cmp	r3, r2
 80007b4:	d10e      	bne.n	80007d4 <HAL_UART_RxCpltCallback+0x30>
	{

		/*接收数据的处理*/

		//原封不动的回传
		HAL_UART_Transmit(&huart1, &receive_char, 1, 0xff);
 80007b6:	23ff      	movs	r3, #255	; 0xff
 80007b8:	2201      	movs	r2, #1
 80007ba:	4909      	ldr	r1, [pc, #36]	; (80007e0 <HAL_UART_RxCpltCallback+0x3c>)
 80007bc:	4809      	ldr	r0, [pc, #36]	; (80007e4 <HAL_UART_RxCpltCallback+0x40>)
 80007be:	f001 fa2e 	bl	8001c1e <HAL_UART_Transmit>

		//-----------------------------------

		while(HAL_UART_Receive_IT(&huart1, &receive_char, 1)!=HAL_OK);
 80007c2:	bf00      	nop
 80007c4:	2201      	movs	r2, #1
 80007c6:	4906      	ldr	r1, [pc, #24]	; (80007e0 <HAL_UART_RxCpltCallback+0x3c>)
 80007c8:	4806      	ldr	r0, [pc, #24]	; (80007e4 <HAL_UART_RxCpltCallback+0x40>)
 80007ca:	f001 fac1 	bl	8001d50 <HAL_UART_Receive_IT>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d1f7      	bne.n	80007c4 <HAL_UART_RxCpltCallback+0x20>
	}
}
 80007d4:	bf00      	nop
 80007d6:	3708      	adds	r7, #8
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	40011000 	.word	0x40011000
 80007e0:	2000009c 	.word	0x2000009c
 80007e4:	200000a0 	.word	0x200000a0

080007e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007ec:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007ee:	e7fe      	b.n	80007ee <Error_Handler+0x6>

080007f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	607b      	str	r3, [r7, #4]
 80007fa:	4b10      	ldr	r3, [pc, #64]	; (800083c <HAL_MspInit+0x4c>)
 80007fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007fe:	4a0f      	ldr	r2, [pc, #60]	; (800083c <HAL_MspInit+0x4c>)
 8000800:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000804:	6453      	str	r3, [r2, #68]	; 0x44
 8000806:	4b0d      	ldr	r3, [pc, #52]	; (800083c <HAL_MspInit+0x4c>)
 8000808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800080a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	603b      	str	r3, [r7, #0]
 8000816:	4b09      	ldr	r3, [pc, #36]	; (800083c <HAL_MspInit+0x4c>)
 8000818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800081a:	4a08      	ldr	r2, [pc, #32]	; (800083c <HAL_MspInit+0x4c>)
 800081c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000820:	6413      	str	r3, [r2, #64]	; 0x40
 8000822:	4b06      	ldr	r3, [pc, #24]	; (800083c <HAL_MspInit+0x4c>)
 8000824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800082a:	603b      	str	r3, [r7, #0]
 800082c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800082e:	bf00      	nop
 8000830:	370c      	adds	r7, #12
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop
 800083c:	40023800 	.word	0x40023800

08000840 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000844:	e7fe      	b.n	8000844 <NMI_Handler+0x4>

08000846 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000846:	b480      	push	{r7}
 8000848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800084a:	e7fe      	b.n	800084a <HardFault_Handler+0x4>

0800084c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000850:	e7fe      	b.n	8000850 <MemManage_Handler+0x4>

08000852 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000852:	b480      	push	{r7}
 8000854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000856:	e7fe      	b.n	8000856 <BusFault_Handler+0x4>

08000858 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800085c:	e7fe      	b.n	800085c <UsageFault_Handler+0x4>

0800085e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800085e:	b480      	push	{r7}
 8000860:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000862:	bf00      	nop
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr

0800086c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000870:	bf00      	nop
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr

0800087a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800087a:	b480      	push	{r7}
 800087c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800087e:	bf00      	nop
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr

08000888 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800088c:	f000 f9d8 	bl	8000c40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000890:	bf00      	nop
 8000892:	bd80      	pop	{r7, pc}

08000894 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8000898:	2008      	movs	r0, #8
 800089a:	f000 fd13 	bl	80012c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
  IRQKeyControl();
 800089e:	f7ff fe47 	bl	8000530 <IRQKeyControl>
  /* USER CODE END EXTI3_IRQn 1 */
}
 80008a2:	bf00      	nop
 80008a4:	bd80      	pop	{r7, pc}
	...

080008a8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80008ac:	4802      	ldr	r0, [pc, #8]	; (80008b8 <USART1_IRQHandler+0x10>)
 80008ae:	f001 faa5 	bl	8001dfc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80008b2:	bf00      	nop
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	200000a0 	.word	0x200000a0

080008bc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b086      	sub	sp, #24
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008c8:	2300      	movs	r3, #0
 80008ca:	617b      	str	r3, [r7, #20]
 80008cc:	e00a      	b.n	80008e4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80008ce:	f3af 8000 	nop.w
 80008d2:	4601      	mov	r1, r0
 80008d4:	68bb      	ldr	r3, [r7, #8]
 80008d6:	1c5a      	adds	r2, r3, #1
 80008d8:	60ba      	str	r2, [r7, #8]
 80008da:	b2ca      	uxtb	r2, r1
 80008dc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	3301      	adds	r3, #1
 80008e2:	617b      	str	r3, [r7, #20]
 80008e4:	697a      	ldr	r2, [r7, #20]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	dbf0      	blt.n	80008ce <_read+0x12>
	}

return len;
 80008ec:	687b      	ldr	r3, [r7, #4]
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	3718      	adds	r7, #24
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}

080008f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	b086      	sub	sp, #24
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	60f8      	str	r0, [r7, #12]
 80008fe:	60b9      	str	r1, [r7, #8]
 8000900:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000902:	2300      	movs	r3, #0
 8000904:	617b      	str	r3, [r7, #20]
 8000906:	e009      	b.n	800091c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	1c5a      	adds	r2, r3, #1
 800090c:	60ba      	str	r2, [r7, #8]
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	4618      	mov	r0, r3
 8000912:	f000 f88d 	bl	8000a30 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	3301      	adds	r3, #1
 800091a:	617b      	str	r3, [r7, #20]
 800091c:	697a      	ldr	r2, [r7, #20]
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	429a      	cmp	r2, r3
 8000922:	dbf1      	blt.n	8000908 <_write+0x12>
	}
	return len;
 8000924:	687b      	ldr	r3, [r7, #4]
}
 8000926:	4618      	mov	r0, r3
 8000928:	3718      	adds	r7, #24
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}

0800092e <_close>:

int _close(int file)
{
 800092e:	b480      	push	{r7}
 8000930:	b083      	sub	sp, #12
 8000932:	af00      	add	r7, sp, #0
 8000934:	6078      	str	r0, [r7, #4]
	return -1;
 8000936:	f04f 33ff 	mov.w	r3, #4294967295
}
 800093a:	4618      	mov	r0, r3
 800093c:	370c      	adds	r7, #12
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr

08000946 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000946:	b480      	push	{r7}
 8000948:	b083      	sub	sp, #12
 800094a:	af00      	add	r7, sp, #0
 800094c:	6078      	str	r0, [r7, #4]
 800094e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000956:	605a      	str	r2, [r3, #4]
	return 0;
 8000958:	2300      	movs	r3, #0
}
 800095a:	4618      	mov	r0, r3
 800095c:	370c      	adds	r7, #12
 800095e:	46bd      	mov	sp, r7
 8000960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000964:	4770      	bx	lr

08000966 <_isatty>:

int _isatty(int file)
{
 8000966:	b480      	push	{r7}
 8000968:	b083      	sub	sp, #12
 800096a:	af00      	add	r7, sp, #0
 800096c:	6078      	str	r0, [r7, #4]
	return 1;
 800096e:	2301      	movs	r3, #1
}
 8000970:	4618      	mov	r0, r3
 8000972:	370c      	adds	r7, #12
 8000974:	46bd      	mov	sp, r7
 8000976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097a:	4770      	bx	lr

0800097c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800097c:	b480      	push	{r7}
 800097e:	b085      	sub	sp, #20
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
	return 0;
 8000988:	2300      	movs	r3, #0
}
 800098a:	4618      	mov	r0, r3
 800098c:	3714      	adds	r7, #20
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr
	...

08000998 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b086      	sub	sp, #24
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a0:	4a14      	ldr	r2, [pc, #80]	; (80009f4 <_sbrk+0x5c>)
 80009a2:	4b15      	ldr	r3, [pc, #84]	; (80009f8 <_sbrk+0x60>)
 80009a4:	1ad3      	subs	r3, r2, r3
 80009a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009ac:	4b13      	ldr	r3, [pc, #76]	; (80009fc <_sbrk+0x64>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d102      	bne.n	80009ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009b4:	4b11      	ldr	r3, [pc, #68]	; (80009fc <_sbrk+0x64>)
 80009b6:	4a12      	ldr	r2, [pc, #72]	; (8000a00 <_sbrk+0x68>)
 80009b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009ba:	4b10      	ldr	r3, [pc, #64]	; (80009fc <_sbrk+0x64>)
 80009bc:	681a      	ldr	r2, [r3, #0]
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	4413      	add	r3, r2
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d207      	bcs.n	80009d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009c8:	f002 f814 	bl	80029f4 <__errno>
 80009cc:	4602      	mov	r2, r0
 80009ce:	230c      	movs	r3, #12
 80009d0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80009d2:	f04f 33ff 	mov.w	r3, #4294967295
 80009d6:	e009      	b.n	80009ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009d8:	4b08      	ldr	r3, [pc, #32]	; (80009fc <_sbrk+0x64>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009de:	4b07      	ldr	r3, [pc, #28]	; (80009fc <_sbrk+0x64>)
 80009e0:	681a      	ldr	r2, [r3, #0]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4413      	add	r3, r2
 80009e6:	4a05      	ldr	r2, [pc, #20]	; (80009fc <_sbrk+0x64>)
 80009e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009ea:	68fb      	ldr	r3, [r7, #12]
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	3718      	adds	r7, #24
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	20020000 	.word	0x20020000
 80009f8:	00000400 	.word	0x00000400
 80009fc:	20000090 	.word	0x20000090
 8000a00:	200000e8 	.word	0x200000e8

08000a04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a08:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <SystemInit+0x28>)
 8000a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a0e:	4a07      	ldr	r2, [pc, #28]	; (8000a2c <SystemInit+0x28>)
 8000a10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a18:	4b04      	ldr	r3, [pc, #16]	; (8000a2c <SystemInit+0x28>)
 8000a1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a1e:	609a      	str	r2, [r3, #8]
#endif
}
 8000a20:	bf00      	nop
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	e000ed00 	.word	0xe000ed00

08000a30 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  //具体哪个串口可以更改huart1为其它串口
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1,0xffff);
 8000a38:	1d39      	adds	r1, r7, #4
 8000a3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a3e:	2201      	movs	r2, #1
 8000a40:	4803      	ldr	r0, [pc, #12]	; (8000a50 <__io_putchar+0x20>)
 8000a42:	f001 f8ec 	bl	8001c1e <HAL_UART_Transmit>
  return ch;
 8000a46:	687b      	ldr	r3, [r7, #4]
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	3708      	adds	r7, #8
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	200000a0 	.word	0x200000a0

08000a54 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000a58:	4b11      	ldr	r3, [pc, #68]	; (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a5a:	4a12      	ldr	r2, [pc, #72]	; (8000aa4 <MX_USART1_UART_Init+0x50>)
 8000a5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a5e:	4b10      	ldr	r3, [pc, #64]	; (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a66:	4b0e      	ldr	r3, [pc, #56]	; (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a6c:	4b0c      	ldr	r3, [pc, #48]	; (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a72:	4b0b      	ldr	r3, [pc, #44]	; (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a78:	4b09      	ldr	r3, [pc, #36]	; (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a7a:	220c      	movs	r2, #12
 8000a7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a7e:	4b08      	ldr	r3, [pc, #32]	; (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a84:	4b06      	ldr	r3, [pc, #24]	; (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a8a:	4805      	ldr	r0, [pc, #20]	; (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a8c:	f001 f87a 	bl	8001b84 <HAL_UART_Init>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a96:	f7ff fea7 	bl	80007e8 <Error_Handler>
  }

}
 8000a9a:	bf00      	nop
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	200000a0 	.word	0x200000a0
 8000aa4:	40011000 	.word	0x40011000

08000aa8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b08a      	sub	sp, #40	; 0x28
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab0:	f107 0314 	add.w	r3, r7, #20
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	601a      	str	r2, [r3, #0]
 8000ab8:	605a      	str	r2, [r3, #4]
 8000aba:	609a      	str	r2, [r3, #8]
 8000abc:	60da      	str	r2, [r3, #12]
 8000abe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4a1d      	ldr	r2, [pc, #116]	; (8000b3c <HAL_UART_MspInit+0x94>)
 8000ac6:	4293      	cmp	r3, r2
 8000ac8:	d134      	bne.n	8000b34 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000aca:	2300      	movs	r3, #0
 8000acc:	613b      	str	r3, [r7, #16]
 8000ace:	4b1c      	ldr	r3, [pc, #112]	; (8000b40 <HAL_UART_MspInit+0x98>)
 8000ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ad2:	4a1b      	ldr	r2, [pc, #108]	; (8000b40 <HAL_UART_MspInit+0x98>)
 8000ad4:	f043 0310 	orr.w	r3, r3, #16
 8000ad8:	6453      	str	r3, [r2, #68]	; 0x44
 8000ada:	4b19      	ldr	r3, [pc, #100]	; (8000b40 <HAL_UART_MspInit+0x98>)
 8000adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ade:	f003 0310 	and.w	r3, r3, #16
 8000ae2:	613b      	str	r3, [r7, #16]
 8000ae4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	60fb      	str	r3, [r7, #12]
 8000aea:	4b15      	ldr	r3, [pc, #84]	; (8000b40 <HAL_UART_MspInit+0x98>)
 8000aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aee:	4a14      	ldr	r2, [pc, #80]	; (8000b40 <HAL_UART_MspInit+0x98>)
 8000af0:	f043 0301 	orr.w	r3, r3, #1
 8000af4:	6313      	str	r3, [r2, #48]	; 0x30
 8000af6:	4b12      	ldr	r3, [pc, #72]	; (8000b40 <HAL_UART_MspInit+0x98>)
 8000af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afa:	f003 0301 	and.w	r3, r3, #1
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b02:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000b06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b10:	2303      	movs	r3, #3
 8000b12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b14:	2307      	movs	r3, #7
 8000b16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4809      	ldr	r0, [pc, #36]	; (8000b44 <HAL_UART_MspInit+0x9c>)
 8000b20:	f000 fa04 	bl	8000f2c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000b24:	2200      	movs	r2, #0
 8000b26:	2100      	movs	r1, #0
 8000b28:	2025      	movs	r0, #37	; 0x25
 8000b2a:	f000 f9a6 	bl	8000e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b2e:	2025      	movs	r0, #37	; 0x25
 8000b30:	f000 f9bf 	bl	8000eb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000b34:	bf00      	nop
 8000b36:	3728      	adds	r7, #40	; 0x28
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40011000 	.word	0x40011000
 8000b40:	40023800 	.word	0x40023800
 8000b44:	40020000 	.word	0x40020000

08000b48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b80 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000b4c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000b4e:	e003      	b.n	8000b58 <LoopCopyDataInit>

08000b50 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000b50:	4b0c      	ldr	r3, [pc, #48]	; (8000b84 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000b52:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000b54:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000b56:	3104      	adds	r1, #4

08000b58 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000b58:	480b      	ldr	r0, [pc, #44]	; (8000b88 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000b5a:	4b0c      	ldr	r3, [pc, #48]	; (8000b8c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000b5c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000b5e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000b60:	d3f6      	bcc.n	8000b50 <CopyDataInit>
  ldr  r2, =_sbss
 8000b62:	4a0b      	ldr	r2, [pc, #44]	; (8000b90 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000b64:	e002      	b.n	8000b6c <LoopFillZerobss>

08000b66 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000b66:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000b68:	f842 3b04 	str.w	r3, [r2], #4

08000b6c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000b6c:	4b09      	ldr	r3, [pc, #36]	; (8000b94 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000b6e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000b70:	d3f9      	bcc.n	8000b66 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b72:	f7ff ff47 	bl	8000a04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b76:	f001 ff43 	bl	8002a00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b7a:	f7ff fd7b 	bl	8000674 <main>
  bx  lr    
 8000b7e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b80:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000b84:	080033e0 	.word	0x080033e0
  ldr  r0, =_sdata
 8000b88:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000b8c:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000b90:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000b94:	200000e8 	.word	0x200000e8

08000b98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b98:	e7fe      	b.n	8000b98 <ADC_IRQHandler>
	...

08000b9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ba0:	4b0e      	ldr	r3, [pc, #56]	; (8000bdc <HAL_Init+0x40>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a0d      	ldr	r2, [pc, #52]	; (8000bdc <HAL_Init+0x40>)
 8000ba6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000baa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bac:	4b0b      	ldr	r3, [pc, #44]	; (8000bdc <HAL_Init+0x40>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a0a      	ldr	r2, [pc, #40]	; (8000bdc <HAL_Init+0x40>)
 8000bb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bb8:	4b08      	ldr	r3, [pc, #32]	; (8000bdc <HAL_Init+0x40>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a07      	ldr	r2, [pc, #28]	; (8000bdc <HAL_Init+0x40>)
 8000bbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bc4:	2003      	movs	r0, #3
 8000bc6:	f000 f94d 	bl	8000e64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bca:	2000      	movs	r0, #0
 8000bcc:	f000 f808 	bl	8000be0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bd0:	f7ff fe0e 	bl	80007f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bd4:	2300      	movs	r3, #0
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40023c00 	.word	0x40023c00

08000be0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000be8:	4b12      	ldr	r3, [pc, #72]	; (8000c34 <HAL_InitTick+0x54>)
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	4b12      	ldr	r3, [pc, #72]	; (8000c38 <HAL_InitTick+0x58>)
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f000 f965 	bl	8000ece <HAL_SYSTICK_Config>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e00e      	b.n	8000c2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2b0f      	cmp	r3, #15
 8000c12:	d80a      	bhi.n	8000c2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c14:	2200      	movs	r2, #0
 8000c16:	6879      	ldr	r1, [r7, #4]
 8000c18:	f04f 30ff 	mov.w	r0, #4294967295
 8000c1c:	f000 f92d 	bl	8000e7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c20:	4a06      	ldr	r2, [pc, #24]	; (8000c3c <HAL_InitTick+0x5c>)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c26:	2300      	movs	r3, #0
 8000c28:	e000      	b.n	8000c2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c2a:	2301      	movs	r3, #1
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3708      	adds	r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	20000000 	.word	0x20000000
 8000c38:	20000008 	.word	0x20000008
 8000c3c:	20000004 	.word	0x20000004

08000c40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c44:	4b06      	ldr	r3, [pc, #24]	; (8000c60 <HAL_IncTick+0x20>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <HAL_IncTick+0x24>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4413      	add	r3, r2
 8000c50:	4a04      	ldr	r2, [pc, #16]	; (8000c64 <HAL_IncTick+0x24>)
 8000c52:	6013      	str	r3, [r2, #0]
}
 8000c54:	bf00      	nop
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	20000008 	.word	0x20000008
 8000c64:	200000e0 	.word	0x200000e0

08000c68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c6c:	4b03      	ldr	r3, [pc, #12]	; (8000c7c <HAL_GetTick+0x14>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	200000e0 	.word	0x200000e0

08000c80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c88:	f7ff ffee 	bl	8000c68 <HAL_GetTick>
 8000c8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c98:	d005      	beq.n	8000ca6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c9a:	4b09      	ldr	r3, [pc, #36]	; (8000cc0 <HAL_Delay+0x40>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ca6:	bf00      	nop
 8000ca8:	f7ff ffde 	bl	8000c68 <HAL_GetTick>
 8000cac:	4602      	mov	r2, r0
 8000cae:	68bb      	ldr	r3, [r7, #8]
 8000cb0:	1ad3      	subs	r3, r2, r3
 8000cb2:	68fa      	ldr	r2, [r7, #12]
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	d8f7      	bhi.n	8000ca8 <HAL_Delay+0x28>
  {
  }
}
 8000cb8:	bf00      	nop
 8000cba:	3710      	adds	r7, #16
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	20000008 	.word	0x20000008

08000cc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b085      	sub	sp, #20
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	f003 0307 	and.w	r3, r3, #7
 8000cd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cd4:	4b0c      	ldr	r3, [pc, #48]	; (8000d08 <__NVIC_SetPriorityGrouping+0x44>)
 8000cd6:	68db      	ldr	r3, [r3, #12]
 8000cd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cda:	68ba      	ldr	r2, [r7, #8]
 8000cdc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cf0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cf4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cf6:	4a04      	ldr	r2, [pc, #16]	; (8000d08 <__NVIC_SetPriorityGrouping+0x44>)
 8000cf8:	68bb      	ldr	r3, [r7, #8]
 8000cfa:	60d3      	str	r3, [r2, #12]
}
 8000cfc:	bf00      	nop
 8000cfe:	3714      	adds	r7, #20
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	e000ed00 	.word	0xe000ed00

08000d0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d10:	4b04      	ldr	r3, [pc, #16]	; (8000d24 <__NVIC_GetPriorityGrouping+0x18>)
 8000d12:	68db      	ldr	r3, [r3, #12]
 8000d14:	0a1b      	lsrs	r3, r3, #8
 8000d16:	f003 0307 	and.w	r3, r3, #7
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	e000ed00 	.word	0xe000ed00

08000d28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	db0b      	blt.n	8000d52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d3a:	79fb      	ldrb	r3, [r7, #7]
 8000d3c:	f003 021f 	and.w	r2, r3, #31
 8000d40:	4907      	ldr	r1, [pc, #28]	; (8000d60 <__NVIC_EnableIRQ+0x38>)
 8000d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d46:	095b      	lsrs	r3, r3, #5
 8000d48:	2001      	movs	r0, #1
 8000d4a:	fa00 f202 	lsl.w	r2, r0, r2
 8000d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d52:	bf00      	nop
 8000d54:	370c      	adds	r7, #12
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	e000e100 	.word	0xe000e100

08000d64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b083      	sub	sp, #12
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	6039      	str	r1, [r7, #0]
 8000d6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	db0a      	blt.n	8000d8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	b2da      	uxtb	r2, r3
 8000d7c:	490c      	ldr	r1, [pc, #48]	; (8000db0 <__NVIC_SetPriority+0x4c>)
 8000d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d82:	0112      	lsls	r2, r2, #4
 8000d84:	b2d2      	uxtb	r2, r2
 8000d86:	440b      	add	r3, r1
 8000d88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d8c:	e00a      	b.n	8000da4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	b2da      	uxtb	r2, r3
 8000d92:	4908      	ldr	r1, [pc, #32]	; (8000db4 <__NVIC_SetPriority+0x50>)
 8000d94:	79fb      	ldrb	r3, [r7, #7]
 8000d96:	f003 030f 	and.w	r3, r3, #15
 8000d9a:	3b04      	subs	r3, #4
 8000d9c:	0112      	lsls	r2, r2, #4
 8000d9e:	b2d2      	uxtb	r2, r2
 8000da0:	440b      	add	r3, r1
 8000da2:	761a      	strb	r2, [r3, #24]
}
 8000da4:	bf00      	nop
 8000da6:	370c      	adds	r7, #12
 8000da8:	46bd      	mov	sp, r7
 8000daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dae:	4770      	bx	lr
 8000db0:	e000e100 	.word	0xe000e100
 8000db4:	e000ed00 	.word	0xe000ed00

08000db8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b089      	sub	sp, #36	; 0x24
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	60f8      	str	r0, [r7, #12]
 8000dc0:	60b9      	str	r1, [r7, #8]
 8000dc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	f003 0307 	and.w	r3, r3, #7
 8000dca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dcc:	69fb      	ldr	r3, [r7, #28]
 8000dce:	f1c3 0307 	rsb	r3, r3, #7
 8000dd2:	2b04      	cmp	r3, #4
 8000dd4:	bf28      	it	cs
 8000dd6:	2304      	movcs	r3, #4
 8000dd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dda:	69fb      	ldr	r3, [r7, #28]
 8000ddc:	3304      	adds	r3, #4
 8000dde:	2b06      	cmp	r3, #6
 8000de0:	d902      	bls.n	8000de8 <NVIC_EncodePriority+0x30>
 8000de2:	69fb      	ldr	r3, [r7, #28]
 8000de4:	3b03      	subs	r3, #3
 8000de6:	e000      	b.n	8000dea <NVIC_EncodePriority+0x32>
 8000de8:	2300      	movs	r3, #0
 8000dea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dec:	f04f 32ff 	mov.w	r2, #4294967295
 8000df0:	69bb      	ldr	r3, [r7, #24]
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	43da      	mvns	r2, r3
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	401a      	ands	r2, r3
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e00:	f04f 31ff 	mov.w	r1, #4294967295
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	fa01 f303 	lsl.w	r3, r1, r3
 8000e0a:	43d9      	mvns	r1, r3
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e10:	4313      	orrs	r3, r2
         );
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3724      	adds	r7, #36	; 0x24
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
	...

08000e20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	3b01      	subs	r3, #1
 8000e2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e30:	d301      	bcc.n	8000e36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e32:	2301      	movs	r3, #1
 8000e34:	e00f      	b.n	8000e56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e36:	4a0a      	ldr	r2, [pc, #40]	; (8000e60 <SysTick_Config+0x40>)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	3b01      	subs	r3, #1
 8000e3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e3e:	210f      	movs	r1, #15
 8000e40:	f04f 30ff 	mov.w	r0, #4294967295
 8000e44:	f7ff ff8e 	bl	8000d64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e48:	4b05      	ldr	r3, [pc, #20]	; (8000e60 <SysTick_Config+0x40>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e4e:	4b04      	ldr	r3, [pc, #16]	; (8000e60 <SysTick_Config+0x40>)
 8000e50:	2207      	movs	r2, #7
 8000e52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e54:	2300      	movs	r3, #0
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	e000e010 	.word	0xe000e010

08000e64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f7ff ff29 	bl	8000cc4 <__NVIC_SetPriorityGrouping>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b086      	sub	sp, #24
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	4603      	mov	r3, r0
 8000e82:	60b9      	str	r1, [r7, #8]
 8000e84:	607a      	str	r2, [r7, #4]
 8000e86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e8c:	f7ff ff3e 	bl	8000d0c <__NVIC_GetPriorityGrouping>
 8000e90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e92:	687a      	ldr	r2, [r7, #4]
 8000e94:	68b9      	ldr	r1, [r7, #8]
 8000e96:	6978      	ldr	r0, [r7, #20]
 8000e98:	f7ff ff8e 	bl	8000db8 <NVIC_EncodePriority>
 8000e9c:	4602      	mov	r2, r0
 8000e9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ea2:	4611      	mov	r1, r2
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff ff5d 	bl	8000d64 <__NVIC_SetPriority>
}
 8000eaa:	bf00      	nop
 8000eac:	3718      	adds	r7, #24
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}

08000eb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b082      	sub	sp, #8
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	4603      	mov	r3, r0
 8000eba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ebc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff ff31 	bl	8000d28 <__NVIC_EnableIRQ>
}
 8000ec6:	bf00      	nop
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b082      	sub	sp, #8
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f7ff ffa2 	bl	8000e20 <SysTick_Config>
 8000edc:	4603      	mov	r3, r0
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000ee6:	b480      	push	{r7}
 8000ee8:	b083      	sub	sp, #12
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	2b02      	cmp	r3, #2
 8000ef8:	d004      	beq.n	8000f04 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2280      	movs	r2, #128	; 0x80
 8000efe:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000f00:	2301      	movs	r3, #1
 8000f02:	e00c      	b.n	8000f1e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2205      	movs	r2, #5
 8000f08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f022 0201 	bic.w	r2, r2, #1
 8000f1a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000f1c:	2300      	movs	r3, #0
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	370c      	adds	r7, #12
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
	...

08000f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b089      	sub	sp, #36	; 0x24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f36:	2300      	movs	r3, #0
 8000f38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f42:	2300      	movs	r3, #0
 8000f44:	61fb      	str	r3, [r7, #28]
 8000f46:	e16b      	b.n	8001220 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f48:	2201      	movs	r2, #1
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	697a      	ldr	r2, [r7, #20]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f5c:	693a      	ldr	r2, [r7, #16]
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	f040 815a 	bne.w	800121a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d00b      	beq.n	8000f86 <HAL_GPIO_Init+0x5a>
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	2b02      	cmp	r3, #2
 8000f74:	d007      	beq.n	8000f86 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f7a:	2b11      	cmp	r3, #17
 8000f7c:	d003      	beq.n	8000f86 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	2b12      	cmp	r3, #18
 8000f84:	d130      	bne.n	8000fe8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	689b      	ldr	r3, [r3, #8]
 8000f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	2203      	movs	r2, #3
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	43db      	mvns	r3, r3
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	68da      	ldr	r2, [r3, #12]
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	69ba      	ldr	r2, [r7, #24]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	091b      	lsrs	r3, r3, #4
 8000fd2:	f003 0201 	and.w	r2, r3, #1
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	69ba      	ldr	r2, [r7, #24]
 8000fe6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	005b      	lsls	r3, r3, #1
 8000ff2:	2203      	movs	r2, #3
 8000ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff8:	43db      	mvns	r3, r3
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	689a      	ldr	r2, [r3, #8]
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	4313      	orrs	r3, r2
 8001010:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	2b02      	cmp	r3, #2
 800101e:	d003      	beq.n	8001028 <HAL_GPIO_Init+0xfc>
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	2b12      	cmp	r3, #18
 8001026:	d123      	bne.n	8001070 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001028:	69fb      	ldr	r3, [r7, #28]
 800102a:	08da      	lsrs	r2, r3, #3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	3208      	adds	r2, #8
 8001030:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001034:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	f003 0307 	and.w	r3, r3, #7
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	220f      	movs	r2, #15
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	43db      	mvns	r3, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4013      	ands	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	691a      	ldr	r2, [r3, #16]
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	4313      	orrs	r3, r2
 8001060:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	08da      	lsrs	r2, r3, #3
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	3208      	adds	r2, #8
 800106a:	69b9      	ldr	r1, [r7, #24]
 800106c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	2203      	movs	r2, #3
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	43db      	mvns	r3, r3
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	4013      	ands	r3, r2
 8001086:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f003 0203 	and.w	r2, r3, #3
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	69ba      	ldr	r2, [r7, #24]
 800109a:	4313      	orrs	r3, r2
 800109c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	69ba      	ldr	r2, [r7, #24]
 80010a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	f000 80b4 	beq.w	800121a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
 80010b6:	4b5f      	ldr	r3, [pc, #380]	; (8001234 <HAL_GPIO_Init+0x308>)
 80010b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ba:	4a5e      	ldr	r2, [pc, #376]	; (8001234 <HAL_GPIO_Init+0x308>)
 80010bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010c0:	6453      	str	r3, [r2, #68]	; 0x44
 80010c2:	4b5c      	ldr	r3, [pc, #368]	; (8001234 <HAL_GPIO_Init+0x308>)
 80010c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010ce:	4a5a      	ldr	r2, [pc, #360]	; (8001238 <HAL_GPIO_Init+0x30c>)
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	089b      	lsrs	r3, r3, #2
 80010d4:	3302      	adds	r3, #2
 80010d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	f003 0303 	and.w	r3, r3, #3
 80010e2:	009b      	lsls	r3, r3, #2
 80010e4:	220f      	movs	r2, #15
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	43db      	mvns	r3, r3
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	4013      	ands	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a51      	ldr	r2, [pc, #324]	; (800123c <HAL_GPIO_Init+0x310>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d02b      	beq.n	8001152 <HAL_GPIO_Init+0x226>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a50      	ldr	r2, [pc, #320]	; (8001240 <HAL_GPIO_Init+0x314>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d025      	beq.n	800114e <HAL_GPIO_Init+0x222>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a4f      	ldr	r2, [pc, #316]	; (8001244 <HAL_GPIO_Init+0x318>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d01f      	beq.n	800114a <HAL_GPIO_Init+0x21e>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a4e      	ldr	r2, [pc, #312]	; (8001248 <HAL_GPIO_Init+0x31c>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d019      	beq.n	8001146 <HAL_GPIO_Init+0x21a>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a4d      	ldr	r2, [pc, #308]	; (800124c <HAL_GPIO_Init+0x320>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d013      	beq.n	8001142 <HAL_GPIO_Init+0x216>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a4c      	ldr	r2, [pc, #304]	; (8001250 <HAL_GPIO_Init+0x324>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d00d      	beq.n	800113e <HAL_GPIO_Init+0x212>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a4b      	ldr	r2, [pc, #300]	; (8001254 <HAL_GPIO_Init+0x328>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d007      	beq.n	800113a <HAL_GPIO_Init+0x20e>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a4a      	ldr	r2, [pc, #296]	; (8001258 <HAL_GPIO_Init+0x32c>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d101      	bne.n	8001136 <HAL_GPIO_Init+0x20a>
 8001132:	2307      	movs	r3, #7
 8001134:	e00e      	b.n	8001154 <HAL_GPIO_Init+0x228>
 8001136:	2308      	movs	r3, #8
 8001138:	e00c      	b.n	8001154 <HAL_GPIO_Init+0x228>
 800113a:	2306      	movs	r3, #6
 800113c:	e00a      	b.n	8001154 <HAL_GPIO_Init+0x228>
 800113e:	2305      	movs	r3, #5
 8001140:	e008      	b.n	8001154 <HAL_GPIO_Init+0x228>
 8001142:	2304      	movs	r3, #4
 8001144:	e006      	b.n	8001154 <HAL_GPIO_Init+0x228>
 8001146:	2303      	movs	r3, #3
 8001148:	e004      	b.n	8001154 <HAL_GPIO_Init+0x228>
 800114a:	2302      	movs	r3, #2
 800114c:	e002      	b.n	8001154 <HAL_GPIO_Init+0x228>
 800114e:	2301      	movs	r3, #1
 8001150:	e000      	b.n	8001154 <HAL_GPIO_Init+0x228>
 8001152:	2300      	movs	r3, #0
 8001154:	69fa      	ldr	r2, [r7, #28]
 8001156:	f002 0203 	and.w	r2, r2, #3
 800115a:	0092      	lsls	r2, r2, #2
 800115c:	4093      	lsls	r3, r2
 800115e:	69ba      	ldr	r2, [r7, #24]
 8001160:	4313      	orrs	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001164:	4934      	ldr	r1, [pc, #208]	; (8001238 <HAL_GPIO_Init+0x30c>)
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	089b      	lsrs	r3, r3, #2
 800116a:	3302      	adds	r3, #2
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001172:	4b3a      	ldr	r3, [pc, #232]	; (800125c <HAL_GPIO_Init+0x330>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	43db      	mvns	r3, r3
 800117c:	69ba      	ldr	r2, [r7, #24]
 800117e:	4013      	ands	r3, r2
 8001180:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d003      	beq.n	8001196 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	4313      	orrs	r3, r2
 8001194:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001196:	4a31      	ldr	r2, [pc, #196]	; (800125c <HAL_GPIO_Init+0x330>)
 8001198:	69bb      	ldr	r3, [r7, #24]
 800119a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800119c:	4b2f      	ldr	r3, [pc, #188]	; (800125c <HAL_GPIO_Init+0x330>)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	43db      	mvns	r3, r3
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	4013      	ands	r3, r2
 80011aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d003      	beq.n	80011c0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	4313      	orrs	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011c0:	4a26      	ldr	r2, [pc, #152]	; (800125c <HAL_GPIO_Init+0x330>)
 80011c2:	69bb      	ldr	r3, [r7, #24]
 80011c4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011c6:	4b25      	ldr	r3, [pc, #148]	; (800125c <HAL_GPIO_Init+0x330>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	43db      	mvns	r3, r3
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	4013      	ands	r3, r2
 80011d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d003      	beq.n	80011ea <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ea:	4a1c      	ldr	r2, [pc, #112]	; (800125c <HAL_GPIO_Init+0x330>)
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011f0:	4b1a      	ldr	r3, [pc, #104]	; (800125c <HAL_GPIO_Init+0x330>)
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	43db      	mvns	r3, r3
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	4013      	ands	r3, r2
 80011fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001208:	2b00      	cmp	r3, #0
 800120a:	d003      	beq.n	8001214 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	4313      	orrs	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001214:	4a11      	ldr	r2, [pc, #68]	; (800125c <HAL_GPIO_Init+0x330>)
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	3301      	adds	r3, #1
 800121e:	61fb      	str	r3, [r7, #28]
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	2b0f      	cmp	r3, #15
 8001224:	f67f ae90 	bls.w	8000f48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001228:	bf00      	nop
 800122a:	3724      	adds	r7, #36	; 0x24
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr
 8001234:	40023800 	.word	0x40023800
 8001238:	40013800 	.word	0x40013800
 800123c:	40020000 	.word	0x40020000
 8001240:	40020400 	.word	0x40020400
 8001244:	40020800 	.word	0x40020800
 8001248:	40020c00 	.word	0x40020c00
 800124c:	40021000 	.word	0x40021000
 8001250:	40021400 	.word	0x40021400
 8001254:	40021800 	.word	0x40021800
 8001258:	40021c00 	.word	0x40021c00
 800125c:	40013c00 	.word	0x40013c00

08001260 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001260:	b480      	push	{r7}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	460b      	mov	r3, r1
 800126a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	691a      	ldr	r2, [r3, #16]
 8001270:	887b      	ldrh	r3, [r7, #2]
 8001272:	4013      	ands	r3, r2
 8001274:	2b00      	cmp	r3, #0
 8001276:	d002      	beq.n	800127e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001278:	2301      	movs	r3, #1
 800127a:	73fb      	strb	r3, [r7, #15]
 800127c:	e001      	b.n	8001282 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800127e:	2300      	movs	r3, #0
 8001280:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001282:	7bfb      	ldrb	r3, [r7, #15]
}
 8001284:	4618      	mov	r0, r3
 8001286:	3714      	adds	r7, #20
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	460b      	mov	r3, r1
 800129a:	807b      	strh	r3, [r7, #2]
 800129c:	4613      	mov	r3, r2
 800129e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012a0:	787b      	ldrb	r3, [r7, #1]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d003      	beq.n	80012ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012a6:	887a      	ldrh	r2, [r7, #2]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012ac:	e003      	b.n	80012b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012ae:	887b      	ldrh	r3, [r7, #2]
 80012b0:	041a      	lsls	r2, r3, #16
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	619a      	str	r2, [r3, #24]
}
 80012b6:	bf00      	nop
 80012b8:	370c      	adds	r7, #12
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
	...

080012c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80012ce:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80012d0:	695a      	ldr	r2, [r3, #20]
 80012d2:	88fb      	ldrh	r3, [r7, #6]
 80012d4:	4013      	ands	r3, r2
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d006      	beq.n	80012e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80012da:	4a05      	ldr	r2, [pc, #20]	; (80012f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80012dc:	88fb      	ldrh	r3, [r7, #6]
 80012de:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80012e0:	88fb      	ldrh	r3, [r7, #6]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f000 f806 	bl	80012f4 <HAL_GPIO_EXTI_Callback>
  }
}
 80012e8:	bf00      	nop
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	40013c00 	.word	0x40013c00

080012f4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80012fe:	bf00      	nop
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
	...

0800130c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d101      	bne.n	800131e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
 800131c:	e25b      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	2b00      	cmp	r3, #0
 8001328:	d075      	beq.n	8001416 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800132a:	4ba3      	ldr	r3, [pc, #652]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	f003 030c 	and.w	r3, r3, #12
 8001332:	2b04      	cmp	r3, #4
 8001334:	d00c      	beq.n	8001350 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001336:	4ba0      	ldr	r3, [pc, #640]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800133e:	2b08      	cmp	r3, #8
 8001340:	d112      	bne.n	8001368 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001342:	4b9d      	ldr	r3, [pc, #628]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800134a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800134e:	d10b      	bne.n	8001368 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001350:	4b99      	ldr	r3, [pc, #612]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001358:	2b00      	cmp	r3, #0
 800135a:	d05b      	beq.n	8001414 <HAL_RCC_OscConfig+0x108>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d157      	bne.n	8001414 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001364:	2301      	movs	r3, #1
 8001366:	e236      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001370:	d106      	bne.n	8001380 <HAL_RCC_OscConfig+0x74>
 8001372:	4b91      	ldr	r3, [pc, #580]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a90      	ldr	r2, [pc, #576]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 8001378:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800137c:	6013      	str	r3, [r2, #0]
 800137e:	e01d      	b.n	80013bc <HAL_RCC_OscConfig+0xb0>
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001388:	d10c      	bne.n	80013a4 <HAL_RCC_OscConfig+0x98>
 800138a:	4b8b      	ldr	r3, [pc, #556]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a8a      	ldr	r2, [pc, #552]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 8001390:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001394:	6013      	str	r3, [r2, #0]
 8001396:	4b88      	ldr	r3, [pc, #544]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a87      	ldr	r2, [pc, #540]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 800139c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013a0:	6013      	str	r3, [r2, #0]
 80013a2:	e00b      	b.n	80013bc <HAL_RCC_OscConfig+0xb0>
 80013a4:	4b84      	ldr	r3, [pc, #528]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a83      	ldr	r2, [pc, #524]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 80013aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013ae:	6013      	str	r3, [r2, #0]
 80013b0:	4b81      	ldr	r3, [pc, #516]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a80      	ldr	r2, [pc, #512]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 80013b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d013      	beq.n	80013ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c4:	f7ff fc50 	bl	8000c68 <HAL_GetTick>
 80013c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013ca:	e008      	b.n	80013de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013cc:	f7ff fc4c 	bl	8000c68 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b64      	cmp	r3, #100	; 0x64
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e1fb      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013de:	4b76      	ldr	r3, [pc, #472]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d0f0      	beq.n	80013cc <HAL_RCC_OscConfig+0xc0>
 80013ea:	e014      	b.n	8001416 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ec:	f7ff fc3c 	bl	8000c68 <HAL_GetTick>
 80013f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013f2:	e008      	b.n	8001406 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013f4:	f7ff fc38 	bl	8000c68 <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b64      	cmp	r3, #100	; 0x64
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e1e7      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001406:	4b6c      	ldr	r3, [pc, #432]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d1f0      	bne.n	80013f4 <HAL_RCC_OscConfig+0xe8>
 8001412:	e000      	b.n	8001416 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001414:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	2b00      	cmp	r3, #0
 8001420:	d063      	beq.n	80014ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001422:	4b65      	ldr	r3, [pc, #404]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	f003 030c 	and.w	r3, r3, #12
 800142a:	2b00      	cmp	r3, #0
 800142c:	d00b      	beq.n	8001446 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800142e:	4b62      	ldr	r3, [pc, #392]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001436:	2b08      	cmp	r3, #8
 8001438:	d11c      	bne.n	8001474 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800143a:	4b5f      	ldr	r3, [pc, #380]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d116      	bne.n	8001474 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001446:	4b5c      	ldr	r3, [pc, #368]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0302 	and.w	r3, r3, #2
 800144e:	2b00      	cmp	r3, #0
 8001450:	d005      	beq.n	800145e <HAL_RCC_OscConfig+0x152>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	68db      	ldr	r3, [r3, #12]
 8001456:	2b01      	cmp	r3, #1
 8001458:	d001      	beq.n	800145e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e1bb      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800145e:	4b56      	ldr	r3, [pc, #344]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	691b      	ldr	r3, [r3, #16]
 800146a:	00db      	lsls	r3, r3, #3
 800146c:	4952      	ldr	r1, [pc, #328]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 800146e:	4313      	orrs	r3, r2
 8001470:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001472:	e03a      	b.n	80014ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d020      	beq.n	80014be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800147c:	4b4f      	ldr	r3, [pc, #316]	; (80015bc <HAL_RCC_OscConfig+0x2b0>)
 800147e:	2201      	movs	r2, #1
 8001480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001482:	f7ff fbf1 	bl	8000c68 <HAL_GetTick>
 8001486:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001488:	e008      	b.n	800149c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800148a:	f7ff fbed 	bl	8000c68 <HAL_GetTick>
 800148e:	4602      	mov	r2, r0
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e19c      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800149c:	4b46      	ldr	r3, [pc, #280]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 0302 	and.w	r3, r3, #2
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d0f0      	beq.n	800148a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014a8:	4b43      	ldr	r3, [pc, #268]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	691b      	ldr	r3, [r3, #16]
 80014b4:	00db      	lsls	r3, r3, #3
 80014b6:	4940      	ldr	r1, [pc, #256]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 80014b8:	4313      	orrs	r3, r2
 80014ba:	600b      	str	r3, [r1, #0]
 80014bc:	e015      	b.n	80014ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014be:	4b3f      	ldr	r3, [pc, #252]	; (80015bc <HAL_RCC_OscConfig+0x2b0>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014c4:	f7ff fbd0 	bl	8000c68 <HAL_GetTick>
 80014c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014ca:	e008      	b.n	80014de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014cc:	f7ff fbcc 	bl	8000c68 <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d901      	bls.n	80014de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014da:	2303      	movs	r3, #3
 80014dc:	e17b      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014de:	4b36      	ldr	r3, [pc, #216]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 0302 	and.w	r3, r3, #2
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d1f0      	bne.n	80014cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f003 0308 	and.w	r3, r3, #8
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d030      	beq.n	8001558 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	695b      	ldr	r3, [r3, #20]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d016      	beq.n	800152c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014fe:	4b30      	ldr	r3, [pc, #192]	; (80015c0 <HAL_RCC_OscConfig+0x2b4>)
 8001500:	2201      	movs	r2, #1
 8001502:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001504:	f7ff fbb0 	bl	8000c68 <HAL_GetTick>
 8001508:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800150a:	e008      	b.n	800151e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800150c:	f7ff fbac 	bl	8000c68 <HAL_GetTick>
 8001510:	4602      	mov	r2, r0
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	2b02      	cmp	r3, #2
 8001518:	d901      	bls.n	800151e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e15b      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800151e:	4b26      	ldr	r3, [pc, #152]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 8001520:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001522:	f003 0302 	and.w	r3, r3, #2
 8001526:	2b00      	cmp	r3, #0
 8001528:	d0f0      	beq.n	800150c <HAL_RCC_OscConfig+0x200>
 800152a:	e015      	b.n	8001558 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800152c:	4b24      	ldr	r3, [pc, #144]	; (80015c0 <HAL_RCC_OscConfig+0x2b4>)
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001532:	f7ff fb99 	bl	8000c68 <HAL_GetTick>
 8001536:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001538:	e008      	b.n	800154c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800153a:	f7ff fb95 	bl	8000c68 <HAL_GetTick>
 800153e:	4602      	mov	r2, r0
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	2b02      	cmp	r3, #2
 8001546:	d901      	bls.n	800154c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001548:	2303      	movs	r3, #3
 800154a:	e144      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800154c:	4b1a      	ldr	r3, [pc, #104]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 800154e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001550:	f003 0302 	and.w	r3, r3, #2
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1f0      	bne.n	800153a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f003 0304 	and.w	r3, r3, #4
 8001560:	2b00      	cmp	r3, #0
 8001562:	f000 80a0 	beq.w	80016a6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001566:	2300      	movs	r3, #0
 8001568:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800156a:	4b13      	ldr	r3, [pc, #76]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 800156c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d10f      	bne.n	8001596 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	60bb      	str	r3, [r7, #8]
 800157a:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 800157c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157e:	4a0e      	ldr	r2, [pc, #56]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 8001580:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001584:	6413      	str	r3, [r2, #64]	; 0x40
 8001586:	4b0c      	ldr	r3, [pc, #48]	; (80015b8 <HAL_RCC_OscConfig+0x2ac>)
 8001588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158e:	60bb      	str	r3, [r7, #8]
 8001590:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001592:	2301      	movs	r3, #1
 8001594:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001596:	4b0b      	ldr	r3, [pc, #44]	; (80015c4 <HAL_RCC_OscConfig+0x2b8>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d121      	bne.n	80015e6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015a2:	4b08      	ldr	r3, [pc, #32]	; (80015c4 <HAL_RCC_OscConfig+0x2b8>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a07      	ldr	r2, [pc, #28]	; (80015c4 <HAL_RCC_OscConfig+0x2b8>)
 80015a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015ae:	f7ff fb5b 	bl	8000c68 <HAL_GetTick>
 80015b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015b4:	e011      	b.n	80015da <HAL_RCC_OscConfig+0x2ce>
 80015b6:	bf00      	nop
 80015b8:	40023800 	.word	0x40023800
 80015bc:	42470000 	.word	0x42470000
 80015c0:	42470e80 	.word	0x42470e80
 80015c4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015c8:	f7ff fb4e 	bl	8000c68 <HAL_GetTick>
 80015cc:	4602      	mov	r2, r0
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d901      	bls.n	80015da <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e0fd      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015da:	4b81      	ldr	r3, [pc, #516]	; (80017e0 <HAL_RCC_OscConfig+0x4d4>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d0f0      	beq.n	80015c8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d106      	bne.n	80015fc <HAL_RCC_OscConfig+0x2f0>
 80015ee:	4b7d      	ldr	r3, [pc, #500]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 80015f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015f2:	4a7c      	ldr	r2, [pc, #496]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	6713      	str	r3, [r2, #112]	; 0x70
 80015fa:	e01c      	b.n	8001636 <HAL_RCC_OscConfig+0x32a>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	2b05      	cmp	r3, #5
 8001602:	d10c      	bne.n	800161e <HAL_RCC_OscConfig+0x312>
 8001604:	4b77      	ldr	r3, [pc, #476]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 8001606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001608:	4a76      	ldr	r2, [pc, #472]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 800160a:	f043 0304 	orr.w	r3, r3, #4
 800160e:	6713      	str	r3, [r2, #112]	; 0x70
 8001610:	4b74      	ldr	r3, [pc, #464]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 8001612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001614:	4a73      	ldr	r2, [pc, #460]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 8001616:	f043 0301 	orr.w	r3, r3, #1
 800161a:	6713      	str	r3, [r2, #112]	; 0x70
 800161c:	e00b      	b.n	8001636 <HAL_RCC_OscConfig+0x32a>
 800161e:	4b71      	ldr	r3, [pc, #452]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 8001620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001622:	4a70      	ldr	r2, [pc, #448]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 8001624:	f023 0301 	bic.w	r3, r3, #1
 8001628:	6713      	str	r3, [r2, #112]	; 0x70
 800162a:	4b6e      	ldr	r3, [pc, #440]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 800162c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800162e:	4a6d      	ldr	r2, [pc, #436]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 8001630:	f023 0304 	bic.w	r3, r3, #4
 8001634:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d015      	beq.n	800166a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800163e:	f7ff fb13 	bl	8000c68 <HAL_GetTick>
 8001642:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001644:	e00a      	b.n	800165c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001646:	f7ff fb0f 	bl	8000c68 <HAL_GetTick>
 800164a:	4602      	mov	r2, r0
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	f241 3288 	movw	r2, #5000	; 0x1388
 8001654:	4293      	cmp	r3, r2
 8001656:	d901      	bls.n	800165c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e0bc      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800165c:	4b61      	ldr	r3, [pc, #388]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 800165e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001660:	f003 0302 	and.w	r3, r3, #2
 8001664:	2b00      	cmp	r3, #0
 8001666:	d0ee      	beq.n	8001646 <HAL_RCC_OscConfig+0x33a>
 8001668:	e014      	b.n	8001694 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800166a:	f7ff fafd 	bl	8000c68 <HAL_GetTick>
 800166e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001670:	e00a      	b.n	8001688 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001672:	f7ff faf9 	bl	8000c68 <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001680:	4293      	cmp	r3, r2
 8001682:	d901      	bls.n	8001688 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e0a6      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001688:	4b56      	ldr	r3, [pc, #344]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 800168a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800168c:	f003 0302 	and.w	r3, r3, #2
 8001690:	2b00      	cmp	r3, #0
 8001692:	d1ee      	bne.n	8001672 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001694:	7dfb      	ldrb	r3, [r7, #23]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d105      	bne.n	80016a6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800169a:	4b52      	ldr	r3, [pc, #328]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 800169c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169e:	4a51      	ldr	r2, [pc, #324]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 80016a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016a4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	f000 8092 	beq.w	80017d4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016b0:	4b4c      	ldr	r3, [pc, #304]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	f003 030c 	and.w	r3, r3, #12
 80016b8:	2b08      	cmp	r3, #8
 80016ba:	d05c      	beq.n	8001776 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	d141      	bne.n	8001748 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016c4:	4b48      	ldr	r3, [pc, #288]	; (80017e8 <HAL_RCC_OscConfig+0x4dc>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ca:	f7ff facd 	bl	8000c68 <HAL_GetTick>
 80016ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016d0:	e008      	b.n	80016e4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016d2:	f7ff fac9 	bl	8000c68 <HAL_GetTick>
 80016d6:	4602      	mov	r2, r0
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d901      	bls.n	80016e4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80016e0:	2303      	movs	r3, #3
 80016e2:	e078      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016e4:	4b3f      	ldr	r3, [pc, #252]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d1f0      	bne.n	80016d2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	69da      	ldr	r2, [r3, #28]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6a1b      	ldr	r3, [r3, #32]
 80016f8:	431a      	orrs	r2, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fe:	019b      	lsls	r3, r3, #6
 8001700:	431a      	orrs	r2, r3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001706:	085b      	lsrs	r3, r3, #1
 8001708:	3b01      	subs	r3, #1
 800170a:	041b      	lsls	r3, r3, #16
 800170c:	431a      	orrs	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001712:	061b      	lsls	r3, r3, #24
 8001714:	4933      	ldr	r1, [pc, #204]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 8001716:	4313      	orrs	r3, r2
 8001718:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800171a:	4b33      	ldr	r3, [pc, #204]	; (80017e8 <HAL_RCC_OscConfig+0x4dc>)
 800171c:	2201      	movs	r2, #1
 800171e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001720:	f7ff faa2 	bl	8000c68 <HAL_GetTick>
 8001724:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001726:	e008      	b.n	800173a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001728:	f7ff fa9e 	bl	8000c68 <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	2b02      	cmp	r3, #2
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e04d      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800173a:	4b2a      	ldr	r3, [pc, #168]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d0f0      	beq.n	8001728 <HAL_RCC_OscConfig+0x41c>
 8001746:	e045      	b.n	80017d4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001748:	4b27      	ldr	r3, [pc, #156]	; (80017e8 <HAL_RCC_OscConfig+0x4dc>)
 800174a:	2200      	movs	r2, #0
 800174c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800174e:	f7ff fa8b 	bl	8000c68 <HAL_GetTick>
 8001752:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001754:	e008      	b.n	8001768 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001756:	f7ff fa87 	bl	8000c68 <HAL_GetTick>
 800175a:	4602      	mov	r2, r0
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	2b02      	cmp	r3, #2
 8001762:	d901      	bls.n	8001768 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001764:	2303      	movs	r3, #3
 8001766:	e036      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001768:	4b1e      	ldr	r3, [pc, #120]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001770:	2b00      	cmp	r3, #0
 8001772:	d1f0      	bne.n	8001756 <HAL_RCC_OscConfig+0x44a>
 8001774:	e02e      	b.n	80017d4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	699b      	ldr	r3, [r3, #24]
 800177a:	2b01      	cmp	r3, #1
 800177c:	d101      	bne.n	8001782 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e029      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001782:	4b18      	ldr	r3, [pc, #96]	; (80017e4 <HAL_RCC_OscConfig+0x4d8>)
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	69db      	ldr	r3, [r3, #28]
 8001792:	429a      	cmp	r2, r3
 8001794:	d11c      	bne.n	80017d0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d115      	bne.n	80017d0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80017a4:	68fa      	ldr	r2, [r7, #12]
 80017a6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80017aa:	4013      	ands	r3, r2
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d10d      	bne.n	80017d0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80017be:	429a      	cmp	r2, r3
 80017c0:	d106      	bne.n	80017d0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d001      	beq.n	80017d4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e000      	b.n	80017d6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80017d4:	2300      	movs	r3, #0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3718      	adds	r7, #24
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40007000 	.word	0x40007000
 80017e4:	40023800 	.word	0x40023800
 80017e8:	42470060 	.word	0x42470060

080017ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d101      	bne.n	8001800 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e0cc      	b.n	800199a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001800:	4b68      	ldr	r3, [pc, #416]	; (80019a4 <HAL_RCC_ClockConfig+0x1b8>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 030f 	and.w	r3, r3, #15
 8001808:	683a      	ldr	r2, [r7, #0]
 800180a:	429a      	cmp	r2, r3
 800180c:	d90c      	bls.n	8001828 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800180e:	4b65      	ldr	r3, [pc, #404]	; (80019a4 <HAL_RCC_ClockConfig+0x1b8>)
 8001810:	683a      	ldr	r2, [r7, #0]
 8001812:	b2d2      	uxtb	r2, r2
 8001814:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001816:	4b63      	ldr	r3, [pc, #396]	; (80019a4 <HAL_RCC_ClockConfig+0x1b8>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 030f 	and.w	r3, r3, #15
 800181e:	683a      	ldr	r2, [r7, #0]
 8001820:	429a      	cmp	r2, r3
 8001822:	d001      	beq.n	8001828 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001824:	2301      	movs	r3, #1
 8001826:	e0b8      	b.n	800199a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 0302 	and.w	r3, r3, #2
 8001830:	2b00      	cmp	r3, #0
 8001832:	d020      	beq.n	8001876 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0304 	and.w	r3, r3, #4
 800183c:	2b00      	cmp	r3, #0
 800183e:	d005      	beq.n	800184c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001840:	4b59      	ldr	r3, [pc, #356]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	4a58      	ldr	r2, [pc, #352]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001846:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800184a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f003 0308 	and.w	r3, r3, #8
 8001854:	2b00      	cmp	r3, #0
 8001856:	d005      	beq.n	8001864 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001858:	4b53      	ldr	r3, [pc, #332]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	4a52      	ldr	r2, [pc, #328]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 800185e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001862:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001864:	4b50      	ldr	r3, [pc, #320]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	494d      	ldr	r1, [pc, #308]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001872:	4313      	orrs	r3, r2
 8001874:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	2b00      	cmp	r3, #0
 8001880:	d044      	beq.n	800190c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d107      	bne.n	800189a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800188a:	4b47      	ldr	r3, [pc, #284]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d119      	bne.n	80018ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e07f      	b.n	800199a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	2b02      	cmp	r3, #2
 80018a0:	d003      	beq.n	80018aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018a6:	2b03      	cmp	r3, #3
 80018a8:	d107      	bne.n	80018ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018aa:	4b3f      	ldr	r3, [pc, #252]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d109      	bne.n	80018ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e06f      	b.n	800199a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018ba:	4b3b      	ldr	r3, [pc, #236]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d101      	bne.n	80018ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e067      	b.n	800199a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018ca:	4b37      	ldr	r3, [pc, #220]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	f023 0203 	bic.w	r2, r3, #3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	4934      	ldr	r1, [pc, #208]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 80018d8:	4313      	orrs	r3, r2
 80018da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018dc:	f7ff f9c4 	bl	8000c68 <HAL_GetTick>
 80018e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018e2:	e00a      	b.n	80018fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018e4:	f7ff f9c0 	bl	8000c68 <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e04f      	b.n	800199a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018fa:	4b2b      	ldr	r3, [pc, #172]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f003 020c 	and.w	r2, r3, #12
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	429a      	cmp	r2, r3
 800190a:	d1eb      	bne.n	80018e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800190c:	4b25      	ldr	r3, [pc, #148]	; (80019a4 <HAL_RCC_ClockConfig+0x1b8>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 030f 	and.w	r3, r3, #15
 8001914:	683a      	ldr	r2, [r7, #0]
 8001916:	429a      	cmp	r2, r3
 8001918:	d20c      	bcs.n	8001934 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800191a:	4b22      	ldr	r3, [pc, #136]	; (80019a4 <HAL_RCC_ClockConfig+0x1b8>)
 800191c:	683a      	ldr	r2, [r7, #0]
 800191e:	b2d2      	uxtb	r2, r2
 8001920:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001922:	4b20      	ldr	r3, [pc, #128]	; (80019a4 <HAL_RCC_ClockConfig+0x1b8>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 030f 	and.w	r3, r3, #15
 800192a:	683a      	ldr	r2, [r7, #0]
 800192c:	429a      	cmp	r2, r3
 800192e:	d001      	beq.n	8001934 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001930:	2301      	movs	r3, #1
 8001932:	e032      	b.n	800199a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f003 0304 	and.w	r3, r3, #4
 800193c:	2b00      	cmp	r3, #0
 800193e:	d008      	beq.n	8001952 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001940:	4b19      	ldr	r3, [pc, #100]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	4916      	ldr	r1, [pc, #88]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 800194e:	4313      	orrs	r3, r2
 8001950:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 0308 	and.w	r3, r3, #8
 800195a:	2b00      	cmp	r3, #0
 800195c:	d009      	beq.n	8001972 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800195e:	4b12      	ldr	r3, [pc, #72]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	691b      	ldr	r3, [r3, #16]
 800196a:	00db      	lsls	r3, r3, #3
 800196c:	490e      	ldr	r1, [pc, #56]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 800196e:	4313      	orrs	r3, r2
 8001970:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001972:	f000 f821 	bl	80019b8 <HAL_RCC_GetSysClockFreq>
 8001976:	4601      	mov	r1, r0
 8001978:	4b0b      	ldr	r3, [pc, #44]	; (80019a8 <HAL_RCC_ClockConfig+0x1bc>)
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	091b      	lsrs	r3, r3, #4
 800197e:	f003 030f 	and.w	r3, r3, #15
 8001982:	4a0a      	ldr	r2, [pc, #40]	; (80019ac <HAL_RCC_ClockConfig+0x1c0>)
 8001984:	5cd3      	ldrb	r3, [r2, r3]
 8001986:	fa21 f303 	lsr.w	r3, r1, r3
 800198a:	4a09      	ldr	r2, [pc, #36]	; (80019b0 <HAL_RCC_ClockConfig+0x1c4>)
 800198c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800198e:	4b09      	ldr	r3, [pc, #36]	; (80019b4 <HAL_RCC_ClockConfig+0x1c8>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff f924 	bl	8000be0 <HAL_InitTick>

  return HAL_OK;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	3710      	adds	r7, #16
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40023c00 	.word	0x40023c00
 80019a8:	40023800 	.word	0x40023800
 80019ac:	08003354 	.word	0x08003354
 80019b0:	20000000 	.word	0x20000000
 80019b4:	20000004 	.word	0x20000004

080019b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80019be:	2300      	movs	r3, #0
 80019c0:	607b      	str	r3, [r7, #4]
 80019c2:	2300      	movs	r3, #0
 80019c4:	60fb      	str	r3, [r7, #12]
 80019c6:	2300      	movs	r3, #0
 80019c8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80019ca:	2300      	movs	r3, #0
 80019cc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019ce:	4b50      	ldr	r3, [pc, #320]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x158>)
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	f003 030c 	and.w	r3, r3, #12
 80019d6:	2b04      	cmp	r3, #4
 80019d8:	d007      	beq.n	80019ea <HAL_RCC_GetSysClockFreq+0x32>
 80019da:	2b08      	cmp	r3, #8
 80019dc:	d008      	beq.n	80019f0 <HAL_RCC_GetSysClockFreq+0x38>
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f040 808d 	bne.w	8001afe <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019e4:	4b4b      	ldr	r3, [pc, #300]	; (8001b14 <HAL_RCC_GetSysClockFreq+0x15c>)
 80019e6:	60bb      	str	r3, [r7, #8]
       break;
 80019e8:	e08c      	b.n	8001b04 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019ea:	4b4b      	ldr	r3, [pc, #300]	; (8001b18 <HAL_RCC_GetSysClockFreq+0x160>)
 80019ec:	60bb      	str	r3, [r7, #8]
      break;
 80019ee:	e089      	b.n	8001b04 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019f0:	4b47      	ldr	r3, [pc, #284]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x158>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019f8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019fa:	4b45      	ldr	r3, [pc, #276]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x158>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d023      	beq.n	8001a4e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a06:	4b42      	ldr	r3, [pc, #264]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x158>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	099b      	lsrs	r3, r3, #6
 8001a0c:	f04f 0400 	mov.w	r4, #0
 8001a10:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001a14:	f04f 0200 	mov.w	r2, #0
 8001a18:	ea03 0501 	and.w	r5, r3, r1
 8001a1c:	ea04 0602 	and.w	r6, r4, r2
 8001a20:	4a3d      	ldr	r2, [pc, #244]	; (8001b18 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a22:	fb02 f106 	mul.w	r1, r2, r6
 8001a26:	2200      	movs	r2, #0
 8001a28:	fb02 f205 	mul.w	r2, r2, r5
 8001a2c:	440a      	add	r2, r1
 8001a2e:	493a      	ldr	r1, [pc, #232]	; (8001b18 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a30:	fba5 0101 	umull	r0, r1, r5, r1
 8001a34:	1853      	adds	r3, r2, r1
 8001a36:	4619      	mov	r1, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f04f 0400 	mov.w	r4, #0
 8001a3e:	461a      	mov	r2, r3
 8001a40:	4623      	mov	r3, r4
 8001a42:	f7fe fbc1 	bl	80001c8 <__aeabi_uldivmod>
 8001a46:	4603      	mov	r3, r0
 8001a48:	460c      	mov	r4, r1
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	e049      	b.n	8001ae2 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a4e:	4b30      	ldr	r3, [pc, #192]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x158>)
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	099b      	lsrs	r3, r3, #6
 8001a54:	f04f 0400 	mov.w	r4, #0
 8001a58:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001a5c:	f04f 0200 	mov.w	r2, #0
 8001a60:	ea03 0501 	and.w	r5, r3, r1
 8001a64:	ea04 0602 	and.w	r6, r4, r2
 8001a68:	4629      	mov	r1, r5
 8001a6a:	4632      	mov	r2, r6
 8001a6c:	f04f 0300 	mov.w	r3, #0
 8001a70:	f04f 0400 	mov.w	r4, #0
 8001a74:	0154      	lsls	r4, r2, #5
 8001a76:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001a7a:	014b      	lsls	r3, r1, #5
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	4622      	mov	r2, r4
 8001a80:	1b49      	subs	r1, r1, r5
 8001a82:	eb62 0206 	sbc.w	r2, r2, r6
 8001a86:	f04f 0300 	mov.w	r3, #0
 8001a8a:	f04f 0400 	mov.w	r4, #0
 8001a8e:	0194      	lsls	r4, r2, #6
 8001a90:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001a94:	018b      	lsls	r3, r1, #6
 8001a96:	1a5b      	subs	r3, r3, r1
 8001a98:	eb64 0402 	sbc.w	r4, r4, r2
 8001a9c:	f04f 0100 	mov.w	r1, #0
 8001aa0:	f04f 0200 	mov.w	r2, #0
 8001aa4:	00e2      	lsls	r2, r4, #3
 8001aa6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001aaa:	00d9      	lsls	r1, r3, #3
 8001aac:	460b      	mov	r3, r1
 8001aae:	4614      	mov	r4, r2
 8001ab0:	195b      	adds	r3, r3, r5
 8001ab2:	eb44 0406 	adc.w	r4, r4, r6
 8001ab6:	f04f 0100 	mov.w	r1, #0
 8001aba:	f04f 0200 	mov.w	r2, #0
 8001abe:	02a2      	lsls	r2, r4, #10
 8001ac0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001ac4:	0299      	lsls	r1, r3, #10
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	4614      	mov	r4, r2
 8001aca:	4618      	mov	r0, r3
 8001acc:	4621      	mov	r1, r4
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f04f 0400 	mov.w	r4, #0
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	4623      	mov	r3, r4
 8001ad8:	f7fe fb76 	bl	80001c8 <__aeabi_uldivmod>
 8001adc:	4603      	mov	r3, r0
 8001ade:	460c      	mov	r4, r1
 8001ae0:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ae2:	4b0b      	ldr	r3, [pc, #44]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x158>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	0c1b      	lsrs	r3, r3, #16
 8001ae8:	f003 0303 	and.w	r3, r3, #3
 8001aec:	3301      	adds	r3, #1
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001af2:	68fa      	ldr	r2, [r7, #12]
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001afa:	60bb      	str	r3, [r7, #8]
      break;
 8001afc:	e002      	b.n	8001b04 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001afe:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001b00:	60bb      	str	r3, [r7, #8]
      break;
 8001b02:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b04:	68bb      	ldr	r3, [r7, #8]
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3714      	adds	r7, #20
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40023800 	.word	0x40023800
 8001b14:	00f42400 	.word	0x00f42400
 8001b18:	017d7840 	.word	0x017d7840

08001b1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b20:	4b03      	ldr	r3, [pc, #12]	; (8001b30 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b22:	681b      	ldr	r3, [r3, #0]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	20000000 	.word	0x20000000

08001b34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b38:	f7ff fff0 	bl	8001b1c <HAL_RCC_GetHCLKFreq>
 8001b3c:	4601      	mov	r1, r0
 8001b3e:	4b05      	ldr	r3, [pc, #20]	; (8001b54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	0a9b      	lsrs	r3, r3, #10
 8001b44:	f003 0307 	and.w	r3, r3, #7
 8001b48:	4a03      	ldr	r2, [pc, #12]	; (8001b58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b4a:	5cd3      	ldrb	r3, [r2, r3]
 8001b4c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40023800 	.word	0x40023800
 8001b58:	08003364 	.word	0x08003364

08001b5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b60:	f7ff ffdc 	bl	8001b1c <HAL_RCC_GetHCLKFreq>
 8001b64:	4601      	mov	r1, r0
 8001b66:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	0b5b      	lsrs	r3, r3, #13
 8001b6c:	f003 0307 	and.w	r3, r3, #7
 8001b70:	4a03      	ldr	r2, [pc, #12]	; (8001b80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b72:	5cd3      	ldrb	r3, [r2, r3]
 8001b74:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40023800 	.word	0x40023800
 8001b80:	08003364 	.word	0x08003364

08001b84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d101      	bne.n	8001b96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e03f      	b.n	8001c16 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d106      	bne.n	8001bb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f7fe ff7c 	bl	8000aa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2224      	movs	r2, #36	; 0x24
 8001bb4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	68da      	ldr	r2, [r3, #12]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001bc6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f000 fb97 	bl	80022fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	691a      	ldr	r2, [r3, #16]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001bdc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	695a      	ldr	r2, [r3, #20]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001bec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	68da      	ldr	r2, [r3, #12]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001bfc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2220      	movs	r2, #32
 8001c08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2220      	movs	r2, #32
 8001c10:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b088      	sub	sp, #32
 8001c22:	af02      	add	r7, sp, #8
 8001c24:	60f8      	str	r0, [r7, #12]
 8001c26:	60b9      	str	r1, [r7, #8]
 8001c28:	603b      	str	r3, [r7, #0]
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	2b20      	cmp	r3, #32
 8001c3c:	f040 8083 	bne.w	8001d46 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d002      	beq.n	8001c4c <HAL_UART_Transmit+0x2e>
 8001c46:	88fb      	ldrh	r3, [r7, #6]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d101      	bne.n	8001c50 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e07b      	b.n	8001d48 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d101      	bne.n	8001c5e <HAL_UART_Transmit+0x40>
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	e074      	b.n	8001d48 <HAL_UART_Transmit+0x12a>
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2201      	movs	r2, #1
 8001c62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2221      	movs	r2, #33	; 0x21
 8001c70:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001c74:	f7fe fff8 	bl	8000c68 <HAL_GetTick>
 8001c78:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	88fa      	ldrh	r2, [r7, #6]
 8001c7e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	88fa      	ldrh	r2, [r7, #6]
 8001c84:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8001c8e:	e042      	b.n	8001d16 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	3b01      	subs	r3, #1
 8001c98:	b29a      	uxth	r2, r3
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ca6:	d122      	bne.n	8001cee <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	2180      	movs	r1, #128	; 0x80
 8001cb2:	68f8      	ldr	r0, [r7, #12]
 8001cb4:	f000 f9b6 	bl	8002024 <UART_WaitOnFlagUntilTimeout>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	e042      	b.n	8001d48 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	881b      	ldrh	r3, [r3, #0]
 8001cca:	461a      	mov	r2, r3
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001cd4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d103      	bne.n	8001ce6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	3302      	adds	r3, #2
 8001ce2:	60bb      	str	r3, [r7, #8]
 8001ce4:	e017      	b.n	8001d16 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	60bb      	str	r3, [r7, #8]
 8001cec:	e013      	b.n	8001d16 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	9300      	str	r3, [sp, #0]
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	2180      	movs	r1, #128	; 0x80
 8001cf8:	68f8      	ldr	r0, [r7, #12]
 8001cfa:	f000 f993 	bl	8002024 <UART_WaitOnFlagUntilTimeout>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8001d04:	2303      	movs	r3, #3
 8001d06:	e01f      	b.n	8001d48 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	1c5a      	adds	r2, r3, #1
 8001d0c:	60ba      	str	r2, [r7, #8]
 8001d0e:	781a      	ldrb	r2, [r3, #0]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1b7      	bne.n	8001c90 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	9300      	str	r3, [sp, #0]
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	2200      	movs	r2, #0
 8001d28:	2140      	movs	r1, #64	; 0x40
 8001d2a:	68f8      	ldr	r0, [r7, #12]
 8001d2c:	f000 f97a 	bl	8002024 <UART_WaitOnFlagUntilTimeout>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8001d36:	2303      	movs	r3, #3
 8001d38:	e006      	b.n	8001d48 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	2220      	movs	r2, #32
 8001d3e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001d42:	2300      	movs	r3, #0
 8001d44:	e000      	b.n	8001d48 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001d46:	2302      	movs	r3, #2
  }
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3718      	adds	r7, #24
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	60f8      	str	r0, [r7, #12]
 8001d58:	60b9      	str	r1, [r7, #8]
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b20      	cmp	r3, #32
 8001d68:	d140      	bne.n	8001dec <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d002      	beq.n	8001d76 <HAL_UART_Receive_IT+0x26>
 8001d70:	88fb      	ldrh	r3, [r7, #6]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d101      	bne.n	8001d7a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e039      	b.n	8001dee <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d101      	bne.n	8001d88 <HAL_UART_Receive_IT+0x38>
 8001d84:	2302      	movs	r3, #2
 8001d86:	e032      	b.n	8001dee <HAL_UART_Receive_IT+0x9e>
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	68ba      	ldr	r2, [r7, #8]
 8001d94:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	88fa      	ldrh	r2, [r7, #6]
 8001d9a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	88fa      	ldrh	r2, [r7, #6]
 8001da0:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	2200      	movs	r2, #0
 8001da6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2222      	movs	r2, #34	; 0x22
 8001dac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2200      	movs	r2, #0
 8001db4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	68da      	ldr	r2, [r3, #12]
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001dc6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	695a      	ldr	r2, [r3, #20]
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f042 0201 	orr.w	r2, r2, #1
 8001dd6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	68da      	ldr	r2, [r3, #12]
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f042 0220 	orr.w	r2, r2, #32
 8001de6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001de8:	2300      	movs	r3, #0
 8001dea:	e000      	b.n	8001dee <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8001dec:	2302      	movs	r3, #2
  }
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3714      	adds	r7, #20
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
	...

08001dfc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b088      	sub	sp, #32
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	68db      	ldr	r3, [r3, #12]
 8001e12:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	695b      	ldr	r3, [r3, #20]
 8001e1a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001e20:	2300      	movs	r3, #0
 8001e22:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	f003 030f 	and.w	r3, r3, #15
 8001e2a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d10d      	bne.n	8001e4e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	f003 0320 	and.w	r3, r3, #32
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d008      	beq.n	8001e4e <HAL_UART_IRQHandler+0x52>
 8001e3c:	69bb      	ldr	r3, [r7, #24]
 8001e3e:	f003 0320 	and.w	r3, r3, #32
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d003      	beq.n	8001e4e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 f9d6 	bl	80021f8 <UART_Receive_IT>
      return;
 8001e4c:	e0d1      	b.n	8001ff2 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	f000 80b0 	beq.w	8001fb6 <HAL_UART_IRQHandler+0x1ba>
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	f003 0301 	and.w	r3, r3, #1
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d105      	bne.n	8001e6c <HAL_UART_IRQHandler+0x70>
 8001e60:	69bb      	ldr	r3, [r7, #24]
 8001e62:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	f000 80a5 	beq.w	8001fb6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d00a      	beq.n	8001e8c <HAL_UART_IRQHandler+0x90>
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d005      	beq.n	8001e8c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e84:	f043 0201 	orr.w	r2, r3, #1
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	f003 0304 	and.w	r3, r3, #4
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d00a      	beq.n	8001eac <HAL_UART_IRQHandler+0xb0>
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	f003 0301 	and.w	r3, r3, #1
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d005      	beq.n	8001eac <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ea4:	f043 0202 	orr.w	r2, r3, #2
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d00a      	beq.n	8001ecc <HAL_UART_IRQHandler+0xd0>
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	f003 0301 	and.w	r3, r3, #1
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d005      	beq.n	8001ecc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ec4:	f043 0204 	orr.w	r2, r3, #4
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	f003 0308 	and.w	r3, r3, #8
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d00f      	beq.n	8001ef6 <HAL_UART_IRQHandler+0xfa>
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	f003 0320 	and.w	r3, r3, #32
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d104      	bne.n	8001eea <HAL_UART_IRQHandler+0xee>
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	f003 0301 	and.w	r3, r3, #1
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d005      	beq.n	8001ef6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eee:	f043 0208 	orr.w	r2, r3, #8
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d078      	beq.n	8001ff0 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	f003 0320 	and.w	r3, r3, #32
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d007      	beq.n	8001f18 <HAL_UART_IRQHandler+0x11c>
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	f003 0320 	and.w	r3, r3, #32
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d002      	beq.n	8001f18 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f970 	bl	80021f8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	695b      	ldr	r3, [r3, #20]
 8001f1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f22:	2b40      	cmp	r3, #64	; 0x40
 8001f24:	bf0c      	ite	eq
 8001f26:	2301      	moveq	r3, #1
 8001f28:	2300      	movne	r3, #0
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f32:	f003 0308 	and.w	r3, r3, #8
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d102      	bne.n	8001f40 <HAL_UART_IRQHandler+0x144>
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d031      	beq.n	8001fa4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f000 f8b9 	bl	80020b8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	695b      	ldr	r3, [r3, #20]
 8001f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f50:	2b40      	cmp	r3, #64	; 0x40
 8001f52:	d123      	bne.n	8001f9c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	695a      	ldr	r2, [r3, #20]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f62:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d013      	beq.n	8001f94 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f70:	4a21      	ldr	r2, [pc, #132]	; (8001ff8 <HAL_UART_IRQHandler+0x1fc>)
 8001f72:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7fe ffb4 	bl	8000ee6 <HAL_DMA_Abort_IT>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d016      	beq.n	8001fb2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001f8e:	4610      	mov	r0, r2
 8001f90:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f92:	e00e      	b.n	8001fb2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f000 f83b 	bl	8002010 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f9a:	e00a      	b.n	8001fb2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	f000 f837 	bl	8002010 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fa2:	e006      	b.n	8001fb2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f000 f833 	bl	8002010 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001fb0:	e01e      	b.n	8001ff0 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fb2:	bf00      	nop
    return;
 8001fb4:	e01c      	b.n	8001ff0 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d008      	beq.n	8001fd2 <HAL_UART_IRQHandler+0x1d6>
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d003      	beq.n	8001fd2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f000 f8a6 	bl	800211c <UART_Transmit_IT>
    return;
 8001fd0:	e00f      	b.n	8001ff2 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d00a      	beq.n	8001ff2 <HAL_UART_IRQHandler+0x1f6>
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d005      	beq.n	8001ff2 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 f8ee 	bl	80021c8 <UART_EndTransmit_IT>
    return;
 8001fec:	bf00      	nop
 8001fee:	e000      	b.n	8001ff2 <HAL_UART_IRQHandler+0x1f6>
    return;
 8001ff0:	bf00      	nop
  }
}
 8001ff2:	3720      	adds	r7, #32
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	080020f5 	.word	0x080020f5

08001ffc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	603b      	str	r3, [r7, #0]
 8002030:	4613      	mov	r3, r2
 8002032:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002034:	e02c      	b.n	8002090 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800203c:	d028      	beq.n	8002090 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d007      	beq.n	8002054 <UART_WaitOnFlagUntilTimeout+0x30>
 8002044:	f7fe fe10 	bl	8000c68 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	69ba      	ldr	r2, [r7, #24]
 8002050:	429a      	cmp	r2, r3
 8002052:	d21d      	bcs.n	8002090 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	68da      	ldr	r2, [r3, #12]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002062:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	695a      	ldr	r2, [r3, #20]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f022 0201 	bic.w	r2, r2, #1
 8002072:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2220      	movs	r2, #32
 8002078:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2220      	movs	r2, #32
 8002080:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2200      	movs	r2, #0
 8002088:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e00f      	b.n	80020b0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	4013      	ands	r3, r2
 800209a:	68ba      	ldr	r2, [r7, #8]
 800209c:	429a      	cmp	r2, r3
 800209e:	bf0c      	ite	eq
 80020a0:	2301      	moveq	r3, #1
 80020a2:	2300      	movne	r3, #0
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	461a      	mov	r2, r3
 80020a8:	79fb      	ldrb	r3, [r7, #7]
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d0c3      	beq.n	8002036 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80020ae:	2300      	movs	r3, #0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3710      	adds	r7, #16
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	68da      	ldr	r2, [r3, #12]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80020ce:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	695a      	ldr	r2, [r3, #20]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f022 0201 	bic.w	r2, r2, #1
 80020de:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2220      	movs	r2, #32
 80020e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80020e8:	bf00      	nop
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002100:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	2200      	movs	r2, #0
 8002106:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2200      	movs	r2, #0
 800210c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800210e:	68f8      	ldr	r0, [r7, #12]
 8002110:	f7ff ff7e 	bl	8002010 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002114:	bf00      	nop
 8002116:	3710      	adds	r7, #16
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800212a:	b2db      	uxtb	r3, r3
 800212c:	2b21      	cmp	r3, #33	; 0x21
 800212e:	d144      	bne.n	80021ba <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002138:	d11a      	bne.n	8002170 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6a1b      	ldr	r3, [r3, #32]
 800213e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	881b      	ldrh	r3, [r3, #0]
 8002144:	461a      	mov	r2, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800214e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	691b      	ldr	r3, [r3, #16]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d105      	bne.n	8002164 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6a1b      	ldr	r3, [r3, #32]
 800215c:	1c9a      	adds	r2, r3, #2
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	621a      	str	r2, [r3, #32]
 8002162:	e00e      	b.n	8002182 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6a1b      	ldr	r3, [r3, #32]
 8002168:	1c5a      	adds	r2, r3, #1
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	621a      	str	r2, [r3, #32]
 800216e:	e008      	b.n	8002182 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a1b      	ldr	r3, [r3, #32]
 8002174:	1c59      	adds	r1, r3, #1
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	6211      	str	r1, [r2, #32]
 800217a:	781a      	ldrb	r2, [r3, #0]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002186:	b29b      	uxth	r3, r3
 8002188:	3b01      	subs	r3, #1
 800218a:	b29b      	uxth	r3, r3
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	4619      	mov	r1, r3
 8002190:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002192:	2b00      	cmp	r3, #0
 8002194:	d10f      	bne.n	80021b6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68da      	ldr	r2, [r3, #12]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021a4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	68da      	ldr	r2, [r3, #12]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021b4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80021b6:	2300      	movs	r3, #0
 80021b8:	e000      	b.n	80021bc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80021ba:	2302      	movs	r3, #2
  }
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3714      	adds	r7, #20
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	68da      	ldr	r2, [r3, #12]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021de:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2220      	movs	r2, #32
 80021e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f7ff ff07 	bl	8001ffc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80021ee:	2300      	movs	r3, #0
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3708      	adds	r7, #8
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002206:	b2db      	uxtb	r3, r3
 8002208:	2b22      	cmp	r3, #34	; 0x22
 800220a:	d171      	bne.n	80022f0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002214:	d123      	bne.n	800225e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800221a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	691b      	ldr	r3, [r3, #16]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d10e      	bne.n	8002242 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	b29b      	uxth	r3, r3
 800222c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002230:	b29a      	uxth	r2, r3
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800223a:	1c9a      	adds	r2, r3, #2
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	629a      	str	r2, [r3, #40]	; 0x28
 8002240:	e029      	b.n	8002296 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	b29b      	uxth	r3, r3
 800224a:	b2db      	uxtb	r3, r3
 800224c:	b29a      	uxth	r2, r3
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002256:	1c5a      	adds	r2, r3, #1
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	629a      	str	r2, [r3, #40]	; 0x28
 800225c:	e01b      	b.n	8002296 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d10a      	bne.n	800227c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6858      	ldr	r0, [r3, #4]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002270:	1c59      	adds	r1, r3, #1
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	6291      	str	r1, [r2, #40]	; 0x28
 8002276:	b2c2      	uxtb	r2, r0
 8002278:	701a      	strb	r2, [r3, #0]
 800227a:	e00c      	b.n	8002296 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	b2da      	uxtb	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002288:	1c58      	adds	r0, r3, #1
 800228a:	6879      	ldr	r1, [r7, #4]
 800228c:	6288      	str	r0, [r1, #40]	; 0x28
 800228e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002292:	b2d2      	uxtb	r2, r2
 8002294:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800229a:	b29b      	uxth	r3, r3
 800229c:	3b01      	subs	r3, #1
 800229e:	b29b      	uxth	r3, r3
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	4619      	mov	r1, r3
 80022a4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d120      	bne.n	80022ec <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	68da      	ldr	r2, [r3, #12]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f022 0220 	bic.w	r2, r2, #32
 80022b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	68da      	ldr	r2, [r3, #12]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80022c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	695a      	ldr	r2, [r3, #20]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f022 0201 	bic.w	r2, r2, #1
 80022d8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2220      	movs	r2, #32
 80022de:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f7fe fa5e 	bl	80007a4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80022e8:	2300      	movs	r3, #0
 80022ea:	e002      	b.n	80022f2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80022ec:	2300      	movs	r3, #0
 80022ee:	e000      	b.n	80022f2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80022f0:	2302      	movs	r3, #2
  }
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3710      	adds	r7, #16
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
	...

080022fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80022fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002300:	b085      	sub	sp, #20
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	691b      	ldr	r3, [r3, #16]
 800230c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	68da      	ldr	r2, [r3, #12]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	430a      	orrs	r2, r1
 800231a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	691b      	ldr	r3, [r3, #16]
 8002324:	431a      	orrs	r2, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	695b      	ldr	r3, [r3, #20]
 800232a:	431a      	orrs	r2, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	69db      	ldr	r3, [r3, #28]
 8002330:	4313      	orrs	r3, r2
 8002332:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800233e:	f023 030c 	bic.w	r3, r3, #12
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	6812      	ldr	r2, [r2, #0]
 8002346:	68f9      	ldr	r1, [r7, #12]
 8002348:	430b      	orrs	r3, r1
 800234a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	699a      	ldr	r2, [r3, #24]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	69db      	ldr	r3, [r3, #28]
 8002366:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800236a:	f040 818b 	bne.w	8002684 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4ac1      	ldr	r2, [pc, #772]	; (8002678 <UART_SetConfig+0x37c>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d005      	beq.n	8002384 <UART_SetConfig+0x88>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4abf      	ldr	r2, [pc, #764]	; (800267c <UART_SetConfig+0x380>)
 800237e:	4293      	cmp	r3, r2
 8002380:	f040 80bd 	bne.w	80024fe <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002384:	f7ff fbea 	bl	8001b5c <HAL_RCC_GetPCLK2Freq>
 8002388:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	461d      	mov	r5, r3
 800238e:	f04f 0600 	mov.w	r6, #0
 8002392:	46a8      	mov	r8, r5
 8002394:	46b1      	mov	r9, r6
 8002396:	eb18 0308 	adds.w	r3, r8, r8
 800239a:	eb49 0409 	adc.w	r4, r9, r9
 800239e:	4698      	mov	r8, r3
 80023a0:	46a1      	mov	r9, r4
 80023a2:	eb18 0805 	adds.w	r8, r8, r5
 80023a6:	eb49 0906 	adc.w	r9, r9, r6
 80023aa:	f04f 0100 	mov.w	r1, #0
 80023ae:	f04f 0200 	mov.w	r2, #0
 80023b2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80023b6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80023ba:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80023be:	4688      	mov	r8, r1
 80023c0:	4691      	mov	r9, r2
 80023c2:	eb18 0005 	adds.w	r0, r8, r5
 80023c6:	eb49 0106 	adc.w	r1, r9, r6
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	461d      	mov	r5, r3
 80023d0:	f04f 0600 	mov.w	r6, #0
 80023d4:	196b      	adds	r3, r5, r5
 80023d6:	eb46 0406 	adc.w	r4, r6, r6
 80023da:	461a      	mov	r2, r3
 80023dc:	4623      	mov	r3, r4
 80023de:	f7fd fef3 	bl	80001c8 <__aeabi_uldivmod>
 80023e2:	4603      	mov	r3, r0
 80023e4:	460c      	mov	r4, r1
 80023e6:	461a      	mov	r2, r3
 80023e8:	4ba5      	ldr	r3, [pc, #660]	; (8002680 <UART_SetConfig+0x384>)
 80023ea:	fba3 2302 	umull	r2, r3, r3, r2
 80023ee:	095b      	lsrs	r3, r3, #5
 80023f0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	461d      	mov	r5, r3
 80023f8:	f04f 0600 	mov.w	r6, #0
 80023fc:	46a9      	mov	r9, r5
 80023fe:	46b2      	mov	sl, r6
 8002400:	eb19 0309 	adds.w	r3, r9, r9
 8002404:	eb4a 040a 	adc.w	r4, sl, sl
 8002408:	4699      	mov	r9, r3
 800240a:	46a2      	mov	sl, r4
 800240c:	eb19 0905 	adds.w	r9, r9, r5
 8002410:	eb4a 0a06 	adc.w	sl, sl, r6
 8002414:	f04f 0100 	mov.w	r1, #0
 8002418:	f04f 0200 	mov.w	r2, #0
 800241c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002420:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002424:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002428:	4689      	mov	r9, r1
 800242a:	4692      	mov	sl, r2
 800242c:	eb19 0005 	adds.w	r0, r9, r5
 8002430:	eb4a 0106 	adc.w	r1, sl, r6
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	461d      	mov	r5, r3
 800243a:	f04f 0600 	mov.w	r6, #0
 800243e:	196b      	adds	r3, r5, r5
 8002440:	eb46 0406 	adc.w	r4, r6, r6
 8002444:	461a      	mov	r2, r3
 8002446:	4623      	mov	r3, r4
 8002448:	f7fd febe 	bl	80001c8 <__aeabi_uldivmod>
 800244c:	4603      	mov	r3, r0
 800244e:	460c      	mov	r4, r1
 8002450:	461a      	mov	r2, r3
 8002452:	4b8b      	ldr	r3, [pc, #556]	; (8002680 <UART_SetConfig+0x384>)
 8002454:	fba3 1302 	umull	r1, r3, r3, r2
 8002458:	095b      	lsrs	r3, r3, #5
 800245a:	2164      	movs	r1, #100	; 0x64
 800245c:	fb01 f303 	mul.w	r3, r1, r3
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	00db      	lsls	r3, r3, #3
 8002464:	3332      	adds	r3, #50	; 0x32
 8002466:	4a86      	ldr	r2, [pc, #536]	; (8002680 <UART_SetConfig+0x384>)
 8002468:	fba2 2303 	umull	r2, r3, r2, r3
 800246c:	095b      	lsrs	r3, r3, #5
 800246e:	005b      	lsls	r3, r3, #1
 8002470:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002474:	4498      	add	r8, r3
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	461d      	mov	r5, r3
 800247a:	f04f 0600 	mov.w	r6, #0
 800247e:	46a9      	mov	r9, r5
 8002480:	46b2      	mov	sl, r6
 8002482:	eb19 0309 	adds.w	r3, r9, r9
 8002486:	eb4a 040a 	adc.w	r4, sl, sl
 800248a:	4699      	mov	r9, r3
 800248c:	46a2      	mov	sl, r4
 800248e:	eb19 0905 	adds.w	r9, r9, r5
 8002492:	eb4a 0a06 	adc.w	sl, sl, r6
 8002496:	f04f 0100 	mov.w	r1, #0
 800249a:	f04f 0200 	mov.w	r2, #0
 800249e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024a2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80024a6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80024aa:	4689      	mov	r9, r1
 80024ac:	4692      	mov	sl, r2
 80024ae:	eb19 0005 	adds.w	r0, r9, r5
 80024b2:	eb4a 0106 	adc.w	r1, sl, r6
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	461d      	mov	r5, r3
 80024bc:	f04f 0600 	mov.w	r6, #0
 80024c0:	196b      	adds	r3, r5, r5
 80024c2:	eb46 0406 	adc.w	r4, r6, r6
 80024c6:	461a      	mov	r2, r3
 80024c8:	4623      	mov	r3, r4
 80024ca:	f7fd fe7d 	bl	80001c8 <__aeabi_uldivmod>
 80024ce:	4603      	mov	r3, r0
 80024d0:	460c      	mov	r4, r1
 80024d2:	461a      	mov	r2, r3
 80024d4:	4b6a      	ldr	r3, [pc, #424]	; (8002680 <UART_SetConfig+0x384>)
 80024d6:	fba3 1302 	umull	r1, r3, r3, r2
 80024da:	095b      	lsrs	r3, r3, #5
 80024dc:	2164      	movs	r1, #100	; 0x64
 80024de:	fb01 f303 	mul.w	r3, r1, r3
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	00db      	lsls	r3, r3, #3
 80024e6:	3332      	adds	r3, #50	; 0x32
 80024e8:	4a65      	ldr	r2, [pc, #404]	; (8002680 <UART_SetConfig+0x384>)
 80024ea:	fba2 2303 	umull	r2, r3, r2, r3
 80024ee:	095b      	lsrs	r3, r3, #5
 80024f0:	f003 0207 	and.w	r2, r3, #7
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4442      	add	r2, r8
 80024fa:	609a      	str	r2, [r3, #8]
 80024fc:	e26f      	b.n	80029de <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80024fe:	f7ff fb19 	bl	8001b34 <HAL_RCC_GetPCLK1Freq>
 8002502:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	461d      	mov	r5, r3
 8002508:	f04f 0600 	mov.w	r6, #0
 800250c:	46a8      	mov	r8, r5
 800250e:	46b1      	mov	r9, r6
 8002510:	eb18 0308 	adds.w	r3, r8, r8
 8002514:	eb49 0409 	adc.w	r4, r9, r9
 8002518:	4698      	mov	r8, r3
 800251a:	46a1      	mov	r9, r4
 800251c:	eb18 0805 	adds.w	r8, r8, r5
 8002520:	eb49 0906 	adc.w	r9, r9, r6
 8002524:	f04f 0100 	mov.w	r1, #0
 8002528:	f04f 0200 	mov.w	r2, #0
 800252c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002530:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002534:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002538:	4688      	mov	r8, r1
 800253a:	4691      	mov	r9, r2
 800253c:	eb18 0005 	adds.w	r0, r8, r5
 8002540:	eb49 0106 	adc.w	r1, r9, r6
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	461d      	mov	r5, r3
 800254a:	f04f 0600 	mov.w	r6, #0
 800254e:	196b      	adds	r3, r5, r5
 8002550:	eb46 0406 	adc.w	r4, r6, r6
 8002554:	461a      	mov	r2, r3
 8002556:	4623      	mov	r3, r4
 8002558:	f7fd fe36 	bl	80001c8 <__aeabi_uldivmod>
 800255c:	4603      	mov	r3, r0
 800255e:	460c      	mov	r4, r1
 8002560:	461a      	mov	r2, r3
 8002562:	4b47      	ldr	r3, [pc, #284]	; (8002680 <UART_SetConfig+0x384>)
 8002564:	fba3 2302 	umull	r2, r3, r3, r2
 8002568:	095b      	lsrs	r3, r3, #5
 800256a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	461d      	mov	r5, r3
 8002572:	f04f 0600 	mov.w	r6, #0
 8002576:	46a9      	mov	r9, r5
 8002578:	46b2      	mov	sl, r6
 800257a:	eb19 0309 	adds.w	r3, r9, r9
 800257e:	eb4a 040a 	adc.w	r4, sl, sl
 8002582:	4699      	mov	r9, r3
 8002584:	46a2      	mov	sl, r4
 8002586:	eb19 0905 	adds.w	r9, r9, r5
 800258a:	eb4a 0a06 	adc.w	sl, sl, r6
 800258e:	f04f 0100 	mov.w	r1, #0
 8002592:	f04f 0200 	mov.w	r2, #0
 8002596:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800259a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800259e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80025a2:	4689      	mov	r9, r1
 80025a4:	4692      	mov	sl, r2
 80025a6:	eb19 0005 	adds.w	r0, r9, r5
 80025aa:	eb4a 0106 	adc.w	r1, sl, r6
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	461d      	mov	r5, r3
 80025b4:	f04f 0600 	mov.w	r6, #0
 80025b8:	196b      	adds	r3, r5, r5
 80025ba:	eb46 0406 	adc.w	r4, r6, r6
 80025be:	461a      	mov	r2, r3
 80025c0:	4623      	mov	r3, r4
 80025c2:	f7fd fe01 	bl	80001c8 <__aeabi_uldivmod>
 80025c6:	4603      	mov	r3, r0
 80025c8:	460c      	mov	r4, r1
 80025ca:	461a      	mov	r2, r3
 80025cc:	4b2c      	ldr	r3, [pc, #176]	; (8002680 <UART_SetConfig+0x384>)
 80025ce:	fba3 1302 	umull	r1, r3, r3, r2
 80025d2:	095b      	lsrs	r3, r3, #5
 80025d4:	2164      	movs	r1, #100	; 0x64
 80025d6:	fb01 f303 	mul.w	r3, r1, r3
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	00db      	lsls	r3, r3, #3
 80025de:	3332      	adds	r3, #50	; 0x32
 80025e0:	4a27      	ldr	r2, [pc, #156]	; (8002680 <UART_SetConfig+0x384>)
 80025e2:	fba2 2303 	umull	r2, r3, r2, r3
 80025e6:	095b      	lsrs	r3, r3, #5
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80025ee:	4498      	add	r8, r3
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	461d      	mov	r5, r3
 80025f4:	f04f 0600 	mov.w	r6, #0
 80025f8:	46a9      	mov	r9, r5
 80025fa:	46b2      	mov	sl, r6
 80025fc:	eb19 0309 	adds.w	r3, r9, r9
 8002600:	eb4a 040a 	adc.w	r4, sl, sl
 8002604:	4699      	mov	r9, r3
 8002606:	46a2      	mov	sl, r4
 8002608:	eb19 0905 	adds.w	r9, r9, r5
 800260c:	eb4a 0a06 	adc.w	sl, sl, r6
 8002610:	f04f 0100 	mov.w	r1, #0
 8002614:	f04f 0200 	mov.w	r2, #0
 8002618:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800261c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002620:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002624:	4689      	mov	r9, r1
 8002626:	4692      	mov	sl, r2
 8002628:	eb19 0005 	adds.w	r0, r9, r5
 800262c:	eb4a 0106 	adc.w	r1, sl, r6
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	461d      	mov	r5, r3
 8002636:	f04f 0600 	mov.w	r6, #0
 800263a:	196b      	adds	r3, r5, r5
 800263c:	eb46 0406 	adc.w	r4, r6, r6
 8002640:	461a      	mov	r2, r3
 8002642:	4623      	mov	r3, r4
 8002644:	f7fd fdc0 	bl	80001c8 <__aeabi_uldivmod>
 8002648:	4603      	mov	r3, r0
 800264a:	460c      	mov	r4, r1
 800264c:	461a      	mov	r2, r3
 800264e:	4b0c      	ldr	r3, [pc, #48]	; (8002680 <UART_SetConfig+0x384>)
 8002650:	fba3 1302 	umull	r1, r3, r3, r2
 8002654:	095b      	lsrs	r3, r3, #5
 8002656:	2164      	movs	r1, #100	; 0x64
 8002658:	fb01 f303 	mul.w	r3, r1, r3
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	00db      	lsls	r3, r3, #3
 8002660:	3332      	adds	r3, #50	; 0x32
 8002662:	4a07      	ldr	r2, [pc, #28]	; (8002680 <UART_SetConfig+0x384>)
 8002664:	fba2 2303 	umull	r2, r3, r2, r3
 8002668:	095b      	lsrs	r3, r3, #5
 800266a:	f003 0207 	and.w	r2, r3, #7
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4442      	add	r2, r8
 8002674:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002676:	e1b2      	b.n	80029de <UART_SetConfig+0x6e2>
 8002678:	40011000 	.word	0x40011000
 800267c:	40011400 	.word	0x40011400
 8002680:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4ad7      	ldr	r2, [pc, #860]	; (80029e8 <UART_SetConfig+0x6ec>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d005      	beq.n	800269a <UART_SetConfig+0x39e>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4ad6      	ldr	r2, [pc, #856]	; (80029ec <UART_SetConfig+0x6f0>)
 8002694:	4293      	cmp	r3, r2
 8002696:	f040 80d1 	bne.w	800283c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800269a:	f7ff fa5f 	bl	8001b5c <HAL_RCC_GetPCLK2Freq>
 800269e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	469a      	mov	sl, r3
 80026a4:	f04f 0b00 	mov.w	fp, #0
 80026a8:	46d0      	mov	r8, sl
 80026aa:	46d9      	mov	r9, fp
 80026ac:	eb18 0308 	adds.w	r3, r8, r8
 80026b0:	eb49 0409 	adc.w	r4, r9, r9
 80026b4:	4698      	mov	r8, r3
 80026b6:	46a1      	mov	r9, r4
 80026b8:	eb18 080a 	adds.w	r8, r8, sl
 80026bc:	eb49 090b 	adc.w	r9, r9, fp
 80026c0:	f04f 0100 	mov.w	r1, #0
 80026c4:	f04f 0200 	mov.w	r2, #0
 80026c8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80026cc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80026d0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80026d4:	4688      	mov	r8, r1
 80026d6:	4691      	mov	r9, r2
 80026d8:	eb1a 0508 	adds.w	r5, sl, r8
 80026dc:	eb4b 0609 	adc.w	r6, fp, r9
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	4619      	mov	r1, r3
 80026e6:	f04f 0200 	mov.w	r2, #0
 80026ea:	f04f 0300 	mov.w	r3, #0
 80026ee:	f04f 0400 	mov.w	r4, #0
 80026f2:	0094      	lsls	r4, r2, #2
 80026f4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80026f8:	008b      	lsls	r3, r1, #2
 80026fa:	461a      	mov	r2, r3
 80026fc:	4623      	mov	r3, r4
 80026fe:	4628      	mov	r0, r5
 8002700:	4631      	mov	r1, r6
 8002702:	f7fd fd61 	bl	80001c8 <__aeabi_uldivmod>
 8002706:	4603      	mov	r3, r0
 8002708:	460c      	mov	r4, r1
 800270a:	461a      	mov	r2, r3
 800270c:	4bb8      	ldr	r3, [pc, #736]	; (80029f0 <UART_SetConfig+0x6f4>)
 800270e:	fba3 2302 	umull	r2, r3, r3, r2
 8002712:	095b      	lsrs	r3, r3, #5
 8002714:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	469b      	mov	fp, r3
 800271c:	f04f 0c00 	mov.w	ip, #0
 8002720:	46d9      	mov	r9, fp
 8002722:	46e2      	mov	sl, ip
 8002724:	eb19 0309 	adds.w	r3, r9, r9
 8002728:	eb4a 040a 	adc.w	r4, sl, sl
 800272c:	4699      	mov	r9, r3
 800272e:	46a2      	mov	sl, r4
 8002730:	eb19 090b 	adds.w	r9, r9, fp
 8002734:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002738:	f04f 0100 	mov.w	r1, #0
 800273c:	f04f 0200 	mov.w	r2, #0
 8002740:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002744:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002748:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800274c:	4689      	mov	r9, r1
 800274e:	4692      	mov	sl, r2
 8002750:	eb1b 0509 	adds.w	r5, fp, r9
 8002754:	eb4c 060a 	adc.w	r6, ip, sl
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	4619      	mov	r1, r3
 800275e:	f04f 0200 	mov.w	r2, #0
 8002762:	f04f 0300 	mov.w	r3, #0
 8002766:	f04f 0400 	mov.w	r4, #0
 800276a:	0094      	lsls	r4, r2, #2
 800276c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002770:	008b      	lsls	r3, r1, #2
 8002772:	461a      	mov	r2, r3
 8002774:	4623      	mov	r3, r4
 8002776:	4628      	mov	r0, r5
 8002778:	4631      	mov	r1, r6
 800277a:	f7fd fd25 	bl	80001c8 <__aeabi_uldivmod>
 800277e:	4603      	mov	r3, r0
 8002780:	460c      	mov	r4, r1
 8002782:	461a      	mov	r2, r3
 8002784:	4b9a      	ldr	r3, [pc, #616]	; (80029f0 <UART_SetConfig+0x6f4>)
 8002786:	fba3 1302 	umull	r1, r3, r3, r2
 800278a:	095b      	lsrs	r3, r3, #5
 800278c:	2164      	movs	r1, #100	; 0x64
 800278e:	fb01 f303 	mul.w	r3, r1, r3
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	011b      	lsls	r3, r3, #4
 8002796:	3332      	adds	r3, #50	; 0x32
 8002798:	4a95      	ldr	r2, [pc, #596]	; (80029f0 <UART_SetConfig+0x6f4>)
 800279a:	fba2 2303 	umull	r2, r3, r2, r3
 800279e:	095b      	lsrs	r3, r3, #5
 80027a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027a4:	4498      	add	r8, r3
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	469b      	mov	fp, r3
 80027aa:	f04f 0c00 	mov.w	ip, #0
 80027ae:	46d9      	mov	r9, fp
 80027b0:	46e2      	mov	sl, ip
 80027b2:	eb19 0309 	adds.w	r3, r9, r9
 80027b6:	eb4a 040a 	adc.w	r4, sl, sl
 80027ba:	4699      	mov	r9, r3
 80027bc:	46a2      	mov	sl, r4
 80027be:	eb19 090b 	adds.w	r9, r9, fp
 80027c2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80027c6:	f04f 0100 	mov.w	r1, #0
 80027ca:	f04f 0200 	mov.w	r2, #0
 80027ce:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80027d2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80027d6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80027da:	4689      	mov	r9, r1
 80027dc:	4692      	mov	sl, r2
 80027de:	eb1b 0509 	adds.w	r5, fp, r9
 80027e2:	eb4c 060a 	adc.w	r6, ip, sl
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	4619      	mov	r1, r3
 80027ec:	f04f 0200 	mov.w	r2, #0
 80027f0:	f04f 0300 	mov.w	r3, #0
 80027f4:	f04f 0400 	mov.w	r4, #0
 80027f8:	0094      	lsls	r4, r2, #2
 80027fa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80027fe:	008b      	lsls	r3, r1, #2
 8002800:	461a      	mov	r2, r3
 8002802:	4623      	mov	r3, r4
 8002804:	4628      	mov	r0, r5
 8002806:	4631      	mov	r1, r6
 8002808:	f7fd fcde 	bl	80001c8 <__aeabi_uldivmod>
 800280c:	4603      	mov	r3, r0
 800280e:	460c      	mov	r4, r1
 8002810:	461a      	mov	r2, r3
 8002812:	4b77      	ldr	r3, [pc, #476]	; (80029f0 <UART_SetConfig+0x6f4>)
 8002814:	fba3 1302 	umull	r1, r3, r3, r2
 8002818:	095b      	lsrs	r3, r3, #5
 800281a:	2164      	movs	r1, #100	; 0x64
 800281c:	fb01 f303 	mul.w	r3, r1, r3
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	011b      	lsls	r3, r3, #4
 8002824:	3332      	adds	r3, #50	; 0x32
 8002826:	4a72      	ldr	r2, [pc, #456]	; (80029f0 <UART_SetConfig+0x6f4>)
 8002828:	fba2 2303 	umull	r2, r3, r2, r3
 800282c:	095b      	lsrs	r3, r3, #5
 800282e:	f003 020f 	and.w	r2, r3, #15
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4442      	add	r2, r8
 8002838:	609a      	str	r2, [r3, #8]
 800283a:	e0d0      	b.n	80029de <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800283c:	f7ff f97a 	bl	8001b34 <HAL_RCC_GetPCLK1Freq>
 8002840:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	469a      	mov	sl, r3
 8002846:	f04f 0b00 	mov.w	fp, #0
 800284a:	46d0      	mov	r8, sl
 800284c:	46d9      	mov	r9, fp
 800284e:	eb18 0308 	adds.w	r3, r8, r8
 8002852:	eb49 0409 	adc.w	r4, r9, r9
 8002856:	4698      	mov	r8, r3
 8002858:	46a1      	mov	r9, r4
 800285a:	eb18 080a 	adds.w	r8, r8, sl
 800285e:	eb49 090b 	adc.w	r9, r9, fp
 8002862:	f04f 0100 	mov.w	r1, #0
 8002866:	f04f 0200 	mov.w	r2, #0
 800286a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800286e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002872:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002876:	4688      	mov	r8, r1
 8002878:	4691      	mov	r9, r2
 800287a:	eb1a 0508 	adds.w	r5, sl, r8
 800287e:	eb4b 0609 	adc.w	r6, fp, r9
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	4619      	mov	r1, r3
 8002888:	f04f 0200 	mov.w	r2, #0
 800288c:	f04f 0300 	mov.w	r3, #0
 8002890:	f04f 0400 	mov.w	r4, #0
 8002894:	0094      	lsls	r4, r2, #2
 8002896:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800289a:	008b      	lsls	r3, r1, #2
 800289c:	461a      	mov	r2, r3
 800289e:	4623      	mov	r3, r4
 80028a0:	4628      	mov	r0, r5
 80028a2:	4631      	mov	r1, r6
 80028a4:	f7fd fc90 	bl	80001c8 <__aeabi_uldivmod>
 80028a8:	4603      	mov	r3, r0
 80028aa:	460c      	mov	r4, r1
 80028ac:	461a      	mov	r2, r3
 80028ae:	4b50      	ldr	r3, [pc, #320]	; (80029f0 <UART_SetConfig+0x6f4>)
 80028b0:	fba3 2302 	umull	r2, r3, r3, r2
 80028b4:	095b      	lsrs	r3, r3, #5
 80028b6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	469b      	mov	fp, r3
 80028be:	f04f 0c00 	mov.w	ip, #0
 80028c2:	46d9      	mov	r9, fp
 80028c4:	46e2      	mov	sl, ip
 80028c6:	eb19 0309 	adds.w	r3, r9, r9
 80028ca:	eb4a 040a 	adc.w	r4, sl, sl
 80028ce:	4699      	mov	r9, r3
 80028d0:	46a2      	mov	sl, r4
 80028d2:	eb19 090b 	adds.w	r9, r9, fp
 80028d6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80028da:	f04f 0100 	mov.w	r1, #0
 80028de:	f04f 0200 	mov.w	r2, #0
 80028e2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80028e6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80028ea:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80028ee:	4689      	mov	r9, r1
 80028f0:	4692      	mov	sl, r2
 80028f2:	eb1b 0509 	adds.w	r5, fp, r9
 80028f6:	eb4c 060a 	adc.w	r6, ip, sl
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	4619      	mov	r1, r3
 8002900:	f04f 0200 	mov.w	r2, #0
 8002904:	f04f 0300 	mov.w	r3, #0
 8002908:	f04f 0400 	mov.w	r4, #0
 800290c:	0094      	lsls	r4, r2, #2
 800290e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002912:	008b      	lsls	r3, r1, #2
 8002914:	461a      	mov	r2, r3
 8002916:	4623      	mov	r3, r4
 8002918:	4628      	mov	r0, r5
 800291a:	4631      	mov	r1, r6
 800291c:	f7fd fc54 	bl	80001c8 <__aeabi_uldivmod>
 8002920:	4603      	mov	r3, r0
 8002922:	460c      	mov	r4, r1
 8002924:	461a      	mov	r2, r3
 8002926:	4b32      	ldr	r3, [pc, #200]	; (80029f0 <UART_SetConfig+0x6f4>)
 8002928:	fba3 1302 	umull	r1, r3, r3, r2
 800292c:	095b      	lsrs	r3, r3, #5
 800292e:	2164      	movs	r1, #100	; 0x64
 8002930:	fb01 f303 	mul.w	r3, r1, r3
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	011b      	lsls	r3, r3, #4
 8002938:	3332      	adds	r3, #50	; 0x32
 800293a:	4a2d      	ldr	r2, [pc, #180]	; (80029f0 <UART_SetConfig+0x6f4>)
 800293c:	fba2 2303 	umull	r2, r3, r2, r3
 8002940:	095b      	lsrs	r3, r3, #5
 8002942:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002946:	4498      	add	r8, r3
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	469b      	mov	fp, r3
 800294c:	f04f 0c00 	mov.w	ip, #0
 8002950:	46d9      	mov	r9, fp
 8002952:	46e2      	mov	sl, ip
 8002954:	eb19 0309 	adds.w	r3, r9, r9
 8002958:	eb4a 040a 	adc.w	r4, sl, sl
 800295c:	4699      	mov	r9, r3
 800295e:	46a2      	mov	sl, r4
 8002960:	eb19 090b 	adds.w	r9, r9, fp
 8002964:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002968:	f04f 0100 	mov.w	r1, #0
 800296c:	f04f 0200 	mov.w	r2, #0
 8002970:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002974:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002978:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800297c:	4689      	mov	r9, r1
 800297e:	4692      	mov	sl, r2
 8002980:	eb1b 0509 	adds.w	r5, fp, r9
 8002984:	eb4c 060a 	adc.w	r6, ip, sl
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	4619      	mov	r1, r3
 800298e:	f04f 0200 	mov.w	r2, #0
 8002992:	f04f 0300 	mov.w	r3, #0
 8002996:	f04f 0400 	mov.w	r4, #0
 800299a:	0094      	lsls	r4, r2, #2
 800299c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80029a0:	008b      	lsls	r3, r1, #2
 80029a2:	461a      	mov	r2, r3
 80029a4:	4623      	mov	r3, r4
 80029a6:	4628      	mov	r0, r5
 80029a8:	4631      	mov	r1, r6
 80029aa:	f7fd fc0d 	bl	80001c8 <__aeabi_uldivmod>
 80029ae:	4603      	mov	r3, r0
 80029b0:	460c      	mov	r4, r1
 80029b2:	461a      	mov	r2, r3
 80029b4:	4b0e      	ldr	r3, [pc, #56]	; (80029f0 <UART_SetConfig+0x6f4>)
 80029b6:	fba3 1302 	umull	r1, r3, r3, r2
 80029ba:	095b      	lsrs	r3, r3, #5
 80029bc:	2164      	movs	r1, #100	; 0x64
 80029be:	fb01 f303 	mul.w	r3, r1, r3
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	011b      	lsls	r3, r3, #4
 80029c6:	3332      	adds	r3, #50	; 0x32
 80029c8:	4a09      	ldr	r2, [pc, #36]	; (80029f0 <UART_SetConfig+0x6f4>)
 80029ca:	fba2 2303 	umull	r2, r3, r2, r3
 80029ce:	095b      	lsrs	r3, r3, #5
 80029d0:	f003 020f 	and.w	r2, r3, #15
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4442      	add	r2, r8
 80029da:	609a      	str	r2, [r3, #8]
}
 80029dc:	e7ff      	b.n	80029de <UART_SetConfig+0x6e2>
 80029de:	bf00      	nop
 80029e0:	3714      	adds	r7, #20
 80029e2:	46bd      	mov	sp, r7
 80029e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029e8:	40011000 	.word	0x40011000
 80029ec:	40011400 	.word	0x40011400
 80029f0:	51eb851f 	.word	0x51eb851f

080029f4 <__errno>:
 80029f4:	4b01      	ldr	r3, [pc, #4]	; (80029fc <__errno+0x8>)
 80029f6:	6818      	ldr	r0, [r3, #0]
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	2000000c 	.word	0x2000000c

08002a00 <__libc_init_array>:
 8002a00:	b570      	push	{r4, r5, r6, lr}
 8002a02:	4e0d      	ldr	r6, [pc, #52]	; (8002a38 <__libc_init_array+0x38>)
 8002a04:	4c0d      	ldr	r4, [pc, #52]	; (8002a3c <__libc_init_array+0x3c>)
 8002a06:	1ba4      	subs	r4, r4, r6
 8002a08:	10a4      	asrs	r4, r4, #2
 8002a0a:	2500      	movs	r5, #0
 8002a0c:	42a5      	cmp	r5, r4
 8002a0e:	d109      	bne.n	8002a24 <__libc_init_array+0x24>
 8002a10:	4e0b      	ldr	r6, [pc, #44]	; (8002a40 <__libc_init_array+0x40>)
 8002a12:	4c0c      	ldr	r4, [pc, #48]	; (8002a44 <__libc_init_array+0x44>)
 8002a14:	f000 fc88 	bl	8003328 <_init>
 8002a18:	1ba4      	subs	r4, r4, r6
 8002a1a:	10a4      	asrs	r4, r4, #2
 8002a1c:	2500      	movs	r5, #0
 8002a1e:	42a5      	cmp	r5, r4
 8002a20:	d105      	bne.n	8002a2e <__libc_init_array+0x2e>
 8002a22:	bd70      	pop	{r4, r5, r6, pc}
 8002a24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a28:	4798      	blx	r3
 8002a2a:	3501      	adds	r5, #1
 8002a2c:	e7ee      	b.n	8002a0c <__libc_init_array+0xc>
 8002a2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a32:	4798      	blx	r3
 8002a34:	3501      	adds	r5, #1
 8002a36:	e7f2      	b.n	8002a1e <__libc_init_array+0x1e>
 8002a38:	080033d8 	.word	0x080033d8
 8002a3c:	080033d8 	.word	0x080033d8
 8002a40:	080033d8 	.word	0x080033d8
 8002a44:	080033dc 	.word	0x080033dc

08002a48 <memset>:
 8002a48:	4402      	add	r2, r0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d100      	bne.n	8002a52 <memset+0xa>
 8002a50:	4770      	bx	lr
 8002a52:	f803 1b01 	strb.w	r1, [r3], #1
 8002a56:	e7f9      	b.n	8002a4c <memset+0x4>

08002a58 <_puts_r>:
 8002a58:	b570      	push	{r4, r5, r6, lr}
 8002a5a:	460e      	mov	r6, r1
 8002a5c:	4605      	mov	r5, r0
 8002a5e:	b118      	cbz	r0, 8002a68 <_puts_r+0x10>
 8002a60:	6983      	ldr	r3, [r0, #24]
 8002a62:	b90b      	cbnz	r3, 8002a68 <_puts_r+0x10>
 8002a64:	f000 fa0c 	bl	8002e80 <__sinit>
 8002a68:	69ab      	ldr	r3, [r5, #24]
 8002a6a:	68ac      	ldr	r4, [r5, #8]
 8002a6c:	b913      	cbnz	r3, 8002a74 <_puts_r+0x1c>
 8002a6e:	4628      	mov	r0, r5
 8002a70:	f000 fa06 	bl	8002e80 <__sinit>
 8002a74:	4b23      	ldr	r3, [pc, #140]	; (8002b04 <_puts_r+0xac>)
 8002a76:	429c      	cmp	r4, r3
 8002a78:	d117      	bne.n	8002aaa <_puts_r+0x52>
 8002a7a:	686c      	ldr	r4, [r5, #4]
 8002a7c:	89a3      	ldrh	r3, [r4, #12]
 8002a7e:	071b      	lsls	r3, r3, #28
 8002a80:	d51d      	bpl.n	8002abe <_puts_r+0x66>
 8002a82:	6923      	ldr	r3, [r4, #16]
 8002a84:	b1db      	cbz	r3, 8002abe <_puts_r+0x66>
 8002a86:	3e01      	subs	r6, #1
 8002a88:	68a3      	ldr	r3, [r4, #8]
 8002a8a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002a8e:	3b01      	subs	r3, #1
 8002a90:	60a3      	str	r3, [r4, #8]
 8002a92:	b9e9      	cbnz	r1, 8002ad0 <_puts_r+0x78>
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	da2e      	bge.n	8002af6 <_puts_r+0x9e>
 8002a98:	4622      	mov	r2, r4
 8002a9a:	210a      	movs	r1, #10
 8002a9c:	4628      	mov	r0, r5
 8002a9e:	f000 f83f 	bl	8002b20 <__swbuf_r>
 8002aa2:	3001      	adds	r0, #1
 8002aa4:	d011      	beq.n	8002aca <_puts_r+0x72>
 8002aa6:	200a      	movs	r0, #10
 8002aa8:	e011      	b.n	8002ace <_puts_r+0x76>
 8002aaa:	4b17      	ldr	r3, [pc, #92]	; (8002b08 <_puts_r+0xb0>)
 8002aac:	429c      	cmp	r4, r3
 8002aae:	d101      	bne.n	8002ab4 <_puts_r+0x5c>
 8002ab0:	68ac      	ldr	r4, [r5, #8]
 8002ab2:	e7e3      	b.n	8002a7c <_puts_r+0x24>
 8002ab4:	4b15      	ldr	r3, [pc, #84]	; (8002b0c <_puts_r+0xb4>)
 8002ab6:	429c      	cmp	r4, r3
 8002ab8:	bf08      	it	eq
 8002aba:	68ec      	ldreq	r4, [r5, #12]
 8002abc:	e7de      	b.n	8002a7c <_puts_r+0x24>
 8002abe:	4621      	mov	r1, r4
 8002ac0:	4628      	mov	r0, r5
 8002ac2:	f000 f87f 	bl	8002bc4 <__swsetup_r>
 8002ac6:	2800      	cmp	r0, #0
 8002ac8:	d0dd      	beq.n	8002a86 <_puts_r+0x2e>
 8002aca:	f04f 30ff 	mov.w	r0, #4294967295
 8002ace:	bd70      	pop	{r4, r5, r6, pc}
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	da04      	bge.n	8002ade <_puts_r+0x86>
 8002ad4:	69a2      	ldr	r2, [r4, #24]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	dc06      	bgt.n	8002ae8 <_puts_r+0x90>
 8002ada:	290a      	cmp	r1, #10
 8002adc:	d004      	beq.n	8002ae8 <_puts_r+0x90>
 8002ade:	6823      	ldr	r3, [r4, #0]
 8002ae0:	1c5a      	adds	r2, r3, #1
 8002ae2:	6022      	str	r2, [r4, #0]
 8002ae4:	7019      	strb	r1, [r3, #0]
 8002ae6:	e7cf      	b.n	8002a88 <_puts_r+0x30>
 8002ae8:	4622      	mov	r2, r4
 8002aea:	4628      	mov	r0, r5
 8002aec:	f000 f818 	bl	8002b20 <__swbuf_r>
 8002af0:	3001      	adds	r0, #1
 8002af2:	d1c9      	bne.n	8002a88 <_puts_r+0x30>
 8002af4:	e7e9      	b.n	8002aca <_puts_r+0x72>
 8002af6:	6823      	ldr	r3, [r4, #0]
 8002af8:	200a      	movs	r0, #10
 8002afa:	1c5a      	adds	r2, r3, #1
 8002afc:	6022      	str	r2, [r4, #0]
 8002afe:	7018      	strb	r0, [r3, #0]
 8002b00:	e7e5      	b.n	8002ace <_puts_r+0x76>
 8002b02:	bf00      	nop
 8002b04:	08003390 	.word	0x08003390
 8002b08:	080033b0 	.word	0x080033b0
 8002b0c:	08003370 	.word	0x08003370

08002b10 <puts>:
 8002b10:	4b02      	ldr	r3, [pc, #8]	; (8002b1c <puts+0xc>)
 8002b12:	4601      	mov	r1, r0
 8002b14:	6818      	ldr	r0, [r3, #0]
 8002b16:	f7ff bf9f 	b.w	8002a58 <_puts_r>
 8002b1a:	bf00      	nop
 8002b1c:	2000000c 	.word	0x2000000c

08002b20 <__swbuf_r>:
 8002b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b22:	460e      	mov	r6, r1
 8002b24:	4614      	mov	r4, r2
 8002b26:	4605      	mov	r5, r0
 8002b28:	b118      	cbz	r0, 8002b32 <__swbuf_r+0x12>
 8002b2a:	6983      	ldr	r3, [r0, #24]
 8002b2c:	b90b      	cbnz	r3, 8002b32 <__swbuf_r+0x12>
 8002b2e:	f000 f9a7 	bl	8002e80 <__sinit>
 8002b32:	4b21      	ldr	r3, [pc, #132]	; (8002bb8 <__swbuf_r+0x98>)
 8002b34:	429c      	cmp	r4, r3
 8002b36:	d12a      	bne.n	8002b8e <__swbuf_r+0x6e>
 8002b38:	686c      	ldr	r4, [r5, #4]
 8002b3a:	69a3      	ldr	r3, [r4, #24]
 8002b3c:	60a3      	str	r3, [r4, #8]
 8002b3e:	89a3      	ldrh	r3, [r4, #12]
 8002b40:	071a      	lsls	r2, r3, #28
 8002b42:	d52e      	bpl.n	8002ba2 <__swbuf_r+0x82>
 8002b44:	6923      	ldr	r3, [r4, #16]
 8002b46:	b363      	cbz	r3, 8002ba2 <__swbuf_r+0x82>
 8002b48:	6923      	ldr	r3, [r4, #16]
 8002b4a:	6820      	ldr	r0, [r4, #0]
 8002b4c:	1ac0      	subs	r0, r0, r3
 8002b4e:	6963      	ldr	r3, [r4, #20]
 8002b50:	b2f6      	uxtb	r6, r6
 8002b52:	4283      	cmp	r3, r0
 8002b54:	4637      	mov	r7, r6
 8002b56:	dc04      	bgt.n	8002b62 <__swbuf_r+0x42>
 8002b58:	4621      	mov	r1, r4
 8002b5a:	4628      	mov	r0, r5
 8002b5c:	f000 f926 	bl	8002dac <_fflush_r>
 8002b60:	bb28      	cbnz	r0, 8002bae <__swbuf_r+0x8e>
 8002b62:	68a3      	ldr	r3, [r4, #8]
 8002b64:	3b01      	subs	r3, #1
 8002b66:	60a3      	str	r3, [r4, #8]
 8002b68:	6823      	ldr	r3, [r4, #0]
 8002b6a:	1c5a      	adds	r2, r3, #1
 8002b6c:	6022      	str	r2, [r4, #0]
 8002b6e:	701e      	strb	r6, [r3, #0]
 8002b70:	6963      	ldr	r3, [r4, #20]
 8002b72:	3001      	adds	r0, #1
 8002b74:	4283      	cmp	r3, r0
 8002b76:	d004      	beq.n	8002b82 <__swbuf_r+0x62>
 8002b78:	89a3      	ldrh	r3, [r4, #12]
 8002b7a:	07db      	lsls	r3, r3, #31
 8002b7c:	d519      	bpl.n	8002bb2 <__swbuf_r+0x92>
 8002b7e:	2e0a      	cmp	r6, #10
 8002b80:	d117      	bne.n	8002bb2 <__swbuf_r+0x92>
 8002b82:	4621      	mov	r1, r4
 8002b84:	4628      	mov	r0, r5
 8002b86:	f000 f911 	bl	8002dac <_fflush_r>
 8002b8a:	b190      	cbz	r0, 8002bb2 <__swbuf_r+0x92>
 8002b8c:	e00f      	b.n	8002bae <__swbuf_r+0x8e>
 8002b8e:	4b0b      	ldr	r3, [pc, #44]	; (8002bbc <__swbuf_r+0x9c>)
 8002b90:	429c      	cmp	r4, r3
 8002b92:	d101      	bne.n	8002b98 <__swbuf_r+0x78>
 8002b94:	68ac      	ldr	r4, [r5, #8]
 8002b96:	e7d0      	b.n	8002b3a <__swbuf_r+0x1a>
 8002b98:	4b09      	ldr	r3, [pc, #36]	; (8002bc0 <__swbuf_r+0xa0>)
 8002b9a:	429c      	cmp	r4, r3
 8002b9c:	bf08      	it	eq
 8002b9e:	68ec      	ldreq	r4, [r5, #12]
 8002ba0:	e7cb      	b.n	8002b3a <__swbuf_r+0x1a>
 8002ba2:	4621      	mov	r1, r4
 8002ba4:	4628      	mov	r0, r5
 8002ba6:	f000 f80d 	bl	8002bc4 <__swsetup_r>
 8002baa:	2800      	cmp	r0, #0
 8002bac:	d0cc      	beq.n	8002b48 <__swbuf_r+0x28>
 8002bae:	f04f 37ff 	mov.w	r7, #4294967295
 8002bb2:	4638      	mov	r0, r7
 8002bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	08003390 	.word	0x08003390
 8002bbc:	080033b0 	.word	0x080033b0
 8002bc0:	08003370 	.word	0x08003370

08002bc4 <__swsetup_r>:
 8002bc4:	4b32      	ldr	r3, [pc, #200]	; (8002c90 <__swsetup_r+0xcc>)
 8002bc6:	b570      	push	{r4, r5, r6, lr}
 8002bc8:	681d      	ldr	r5, [r3, #0]
 8002bca:	4606      	mov	r6, r0
 8002bcc:	460c      	mov	r4, r1
 8002bce:	b125      	cbz	r5, 8002bda <__swsetup_r+0x16>
 8002bd0:	69ab      	ldr	r3, [r5, #24]
 8002bd2:	b913      	cbnz	r3, 8002bda <__swsetup_r+0x16>
 8002bd4:	4628      	mov	r0, r5
 8002bd6:	f000 f953 	bl	8002e80 <__sinit>
 8002bda:	4b2e      	ldr	r3, [pc, #184]	; (8002c94 <__swsetup_r+0xd0>)
 8002bdc:	429c      	cmp	r4, r3
 8002bde:	d10f      	bne.n	8002c00 <__swsetup_r+0x3c>
 8002be0:	686c      	ldr	r4, [r5, #4]
 8002be2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002be6:	b29a      	uxth	r2, r3
 8002be8:	0715      	lsls	r5, r2, #28
 8002bea:	d42c      	bmi.n	8002c46 <__swsetup_r+0x82>
 8002bec:	06d0      	lsls	r0, r2, #27
 8002bee:	d411      	bmi.n	8002c14 <__swsetup_r+0x50>
 8002bf0:	2209      	movs	r2, #9
 8002bf2:	6032      	str	r2, [r6, #0]
 8002bf4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bf8:	81a3      	strh	r3, [r4, #12]
 8002bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8002bfe:	e03e      	b.n	8002c7e <__swsetup_r+0xba>
 8002c00:	4b25      	ldr	r3, [pc, #148]	; (8002c98 <__swsetup_r+0xd4>)
 8002c02:	429c      	cmp	r4, r3
 8002c04:	d101      	bne.n	8002c0a <__swsetup_r+0x46>
 8002c06:	68ac      	ldr	r4, [r5, #8]
 8002c08:	e7eb      	b.n	8002be2 <__swsetup_r+0x1e>
 8002c0a:	4b24      	ldr	r3, [pc, #144]	; (8002c9c <__swsetup_r+0xd8>)
 8002c0c:	429c      	cmp	r4, r3
 8002c0e:	bf08      	it	eq
 8002c10:	68ec      	ldreq	r4, [r5, #12]
 8002c12:	e7e6      	b.n	8002be2 <__swsetup_r+0x1e>
 8002c14:	0751      	lsls	r1, r2, #29
 8002c16:	d512      	bpl.n	8002c3e <__swsetup_r+0x7a>
 8002c18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002c1a:	b141      	cbz	r1, 8002c2e <__swsetup_r+0x6a>
 8002c1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002c20:	4299      	cmp	r1, r3
 8002c22:	d002      	beq.n	8002c2a <__swsetup_r+0x66>
 8002c24:	4630      	mov	r0, r6
 8002c26:	f000 fa19 	bl	800305c <_free_r>
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	6363      	str	r3, [r4, #52]	; 0x34
 8002c2e:	89a3      	ldrh	r3, [r4, #12]
 8002c30:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002c34:	81a3      	strh	r3, [r4, #12]
 8002c36:	2300      	movs	r3, #0
 8002c38:	6063      	str	r3, [r4, #4]
 8002c3a:	6923      	ldr	r3, [r4, #16]
 8002c3c:	6023      	str	r3, [r4, #0]
 8002c3e:	89a3      	ldrh	r3, [r4, #12]
 8002c40:	f043 0308 	orr.w	r3, r3, #8
 8002c44:	81a3      	strh	r3, [r4, #12]
 8002c46:	6923      	ldr	r3, [r4, #16]
 8002c48:	b94b      	cbnz	r3, 8002c5e <__swsetup_r+0x9a>
 8002c4a:	89a3      	ldrh	r3, [r4, #12]
 8002c4c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002c50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c54:	d003      	beq.n	8002c5e <__swsetup_r+0x9a>
 8002c56:	4621      	mov	r1, r4
 8002c58:	4630      	mov	r0, r6
 8002c5a:	f000 f9bf 	bl	8002fdc <__smakebuf_r>
 8002c5e:	89a2      	ldrh	r2, [r4, #12]
 8002c60:	f012 0301 	ands.w	r3, r2, #1
 8002c64:	d00c      	beq.n	8002c80 <__swsetup_r+0xbc>
 8002c66:	2300      	movs	r3, #0
 8002c68:	60a3      	str	r3, [r4, #8]
 8002c6a:	6963      	ldr	r3, [r4, #20]
 8002c6c:	425b      	negs	r3, r3
 8002c6e:	61a3      	str	r3, [r4, #24]
 8002c70:	6923      	ldr	r3, [r4, #16]
 8002c72:	b953      	cbnz	r3, 8002c8a <__swsetup_r+0xc6>
 8002c74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c78:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002c7c:	d1ba      	bne.n	8002bf4 <__swsetup_r+0x30>
 8002c7e:	bd70      	pop	{r4, r5, r6, pc}
 8002c80:	0792      	lsls	r2, r2, #30
 8002c82:	bf58      	it	pl
 8002c84:	6963      	ldrpl	r3, [r4, #20]
 8002c86:	60a3      	str	r3, [r4, #8]
 8002c88:	e7f2      	b.n	8002c70 <__swsetup_r+0xac>
 8002c8a:	2000      	movs	r0, #0
 8002c8c:	e7f7      	b.n	8002c7e <__swsetup_r+0xba>
 8002c8e:	bf00      	nop
 8002c90:	2000000c 	.word	0x2000000c
 8002c94:	08003390 	.word	0x08003390
 8002c98:	080033b0 	.word	0x080033b0
 8002c9c:	08003370 	.word	0x08003370

08002ca0 <__sflush_r>:
 8002ca0:	898a      	ldrh	r2, [r1, #12]
 8002ca2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ca6:	4605      	mov	r5, r0
 8002ca8:	0710      	lsls	r0, r2, #28
 8002caa:	460c      	mov	r4, r1
 8002cac:	d458      	bmi.n	8002d60 <__sflush_r+0xc0>
 8002cae:	684b      	ldr	r3, [r1, #4]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	dc05      	bgt.n	8002cc0 <__sflush_r+0x20>
 8002cb4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	dc02      	bgt.n	8002cc0 <__sflush_r+0x20>
 8002cba:	2000      	movs	r0, #0
 8002cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002cc0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002cc2:	2e00      	cmp	r6, #0
 8002cc4:	d0f9      	beq.n	8002cba <__sflush_r+0x1a>
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002ccc:	682f      	ldr	r7, [r5, #0]
 8002cce:	6a21      	ldr	r1, [r4, #32]
 8002cd0:	602b      	str	r3, [r5, #0]
 8002cd2:	d032      	beq.n	8002d3a <__sflush_r+0x9a>
 8002cd4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002cd6:	89a3      	ldrh	r3, [r4, #12]
 8002cd8:	075a      	lsls	r2, r3, #29
 8002cda:	d505      	bpl.n	8002ce8 <__sflush_r+0x48>
 8002cdc:	6863      	ldr	r3, [r4, #4]
 8002cde:	1ac0      	subs	r0, r0, r3
 8002ce0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002ce2:	b10b      	cbz	r3, 8002ce8 <__sflush_r+0x48>
 8002ce4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002ce6:	1ac0      	subs	r0, r0, r3
 8002ce8:	2300      	movs	r3, #0
 8002cea:	4602      	mov	r2, r0
 8002cec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002cee:	6a21      	ldr	r1, [r4, #32]
 8002cf0:	4628      	mov	r0, r5
 8002cf2:	47b0      	blx	r6
 8002cf4:	1c43      	adds	r3, r0, #1
 8002cf6:	89a3      	ldrh	r3, [r4, #12]
 8002cf8:	d106      	bne.n	8002d08 <__sflush_r+0x68>
 8002cfa:	6829      	ldr	r1, [r5, #0]
 8002cfc:	291d      	cmp	r1, #29
 8002cfe:	d848      	bhi.n	8002d92 <__sflush_r+0xf2>
 8002d00:	4a29      	ldr	r2, [pc, #164]	; (8002da8 <__sflush_r+0x108>)
 8002d02:	40ca      	lsrs	r2, r1
 8002d04:	07d6      	lsls	r6, r2, #31
 8002d06:	d544      	bpl.n	8002d92 <__sflush_r+0xf2>
 8002d08:	2200      	movs	r2, #0
 8002d0a:	6062      	str	r2, [r4, #4]
 8002d0c:	04d9      	lsls	r1, r3, #19
 8002d0e:	6922      	ldr	r2, [r4, #16]
 8002d10:	6022      	str	r2, [r4, #0]
 8002d12:	d504      	bpl.n	8002d1e <__sflush_r+0x7e>
 8002d14:	1c42      	adds	r2, r0, #1
 8002d16:	d101      	bne.n	8002d1c <__sflush_r+0x7c>
 8002d18:	682b      	ldr	r3, [r5, #0]
 8002d1a:	b903      	cbnz	r3, 8002d1e <__sflush_r+0x7e>
 8002d1c:	6560      	str	r0, [r4, #84]	; 0x54
 8002d1e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002d20:	602f      	str	r7, [r5, #0]
 8002d22:	2900      	cmp	r1, #0
 8002d24:	d0c9      	beq.n	8002cba <__sflush_r+0x1a>
 8002d26:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002d2a:	4299      	cmp	r1, r3
 8002d2c:	d002      	beq.n	8002d34 <__sflush_r+0x94>
 8002d2e:	4628      	mov	r0, r5
 8002d30:	f000 f994 	bl	800305c <_free_r>
 8002d34:	2000      	movs	r0, #0
 8002d36:	6360      	str	r0, [r4, #52]	; 0x34
 8002d38:	e7c0      	b.n	8002cbc <__sflush_r+0x1c>
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	4628      	mov	r0, r5
 8002d3e:	47b0      	blx	r6
 8002d40:	1c41      	adds	r1, r0, #1
 8002d42:	d1c8      	bne.n	8002cd6 <__sflush_r+0x36>
 8002d44:	682b      	ldr	r3, [r5, #0]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d0c5      	beq.n	8002cd6 <__sflush_r+0x36>
 8002d4a:	2b1d      	cmp	r3, #29
 8002d4c:	d001      	beq.n	8002d52 <__sflush_r+0xb2>
 8002d4e:	2b16      	cmp	r3, #22
 8002d50:	d101      	bne.n	8002d56 <__sflush_r+0xb6>
 8002d52:	602f      	str	r7, [r5, #0]
 8002d54:	e7b1      	b.n	8002cba <__sflush_r+0x1a>
 8002d56:	89a3      	ldrh	r3, [r4, #12]
 8002d58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d5c:	81a3      	strh	r3, [r4, #12]
 8002d5e:	e7ad      	b.n	8002cbc <__sflush_r+0x1c>
 8002d60:	690f      	ldr	r7, [r1, #16]
 8002d62:	2f00      	cmp	r7, #0
 8002d64:	d0a9      	beq.n	8002cba <__sflush_r+0x1a>
 8002d66:	0793      	lsls	r3, r2, #30
 8002d68:	680e      	ldr	r6, [r1, #0]
 8002d6a:	bf08      	it	eq
 8002d6c:	694b      	ldreq	r3, [r1, #20]
 8002d6e:	600f      	str	r7, [r1, #0]
 8002d70:	bf18      	it	ne
 8002d72:	2300      	movne	r3, #0
 8002d74:	eba6 0807 	sub.w	r8, r6, r7
 8002d78:	608b      	str	r3, [r1, #8]
 8002d7a:	f1b8 0f00 	cmp.w	r8, #0
 8002d7e:	dd9c      	ble.n	8002cba <__sflush_r+0x1a>
 8002d80:	4643      	mov	r3, r8
 8002d82:	463a      	mov	r2, r7
 8002d84:	6a21      	ldr	r1, [r4, #32]
 8002d86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002d88:	4628      	mov	r0, r5
 8002d8a:	47b0      	blx	r6
 8002d8c:	2800      	cmp	r0, #0
 8002d8e:	dc06      	bgt.n	8002d9e <__sflush_r+0xfe>
 8002d90:	89a3      	ldrh	r3, [r4, #12]
 8002d92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d96:	81a3      	strh	r3, [r4, #12]
 8002d98:	f04f 30ff 	mov.w	r0, #4294967295
 8002d9c:	e78e      	b.n	8002cbc <__sflush_r+0x1c>
 8002d9e:	4407      	add	r7, r0
 8002da0:	eba8 0800 	sub.w	r8, r8, r0
 8002da4:	e7e9      	b.n	8002d7a <__sflush_r+0xda>
 8002da6:	bf00      	nop
 8002da8:	20400001 	.word	0x20400001

08002dac <_fflush_r>:
 8002dac:	b538      	push	{r3, r4, r5, lr}
 8002dae:	690b      	ldr	r3, [r1, #16]
 8002db0:	4605      	mov	r5, r0
 8002db2:	460c      	mov	r4, r1
 8002db4:	b1db      	cbz	r3, 8002dee <_fflush_r+0x42>
 8002db6:	b118      	cbz	r0, 8002dc0 <_fflush_r+0x14>
 8002db8:	6983      	ldr	r3, [r0, #24]
 8002dba:	b90b      	cbnz	r3, 8002dc0 <_fflush_r+0x14>
 8002dbc:	f000 f860 	bl	8002e80 <__sinit>
 8002dc0:	4b0c      	ldr	r3, [pc, #48]	; (8002df4 <_fflush_r+0x48>)
 8002dc2:	429c      	cmp	r4, r3
 8002dc4:	d109      	bne.n	8002dda <_fflush_r+0x2e>
 8002dc6:	686c      	ldr	r4, [r5, #4]
 8002dc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002dcc:	b17b      	cbz	r3, 8002dee <_fflush_r+0x42>
 8002dce:	4621      	mov	r1, r4
 8002dd0:	4628      	mov	r0, r5
 8002dd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002dd6:	f7ff bf63 	b.w	8002ca0 <__sflush_r>
 8002dda:	4b07      	ldr	r3, [pc, #28]	; (8002df8 <_fflush_r+0x4c>)
 8002ddc:	429c      	cmp	r4, r3
 8002dde:	d101      	bne.n	8002de4 <_fflush_r+0x38>
 8002de0:	68ac      	ldr	r4, [r5, #8]
 8002de2:	e7f1      	b.n	8002dc8 <_fflush_r+0x1c>
 8002de4:	4b05      	ldr	r3, [pc, #20]	; (8002dfc <_fflush_r+0x50>)
 8002de6:	429c      	cmp	r4, r3
 8002de8:	bf08      	it	eq
 8002dea:	68ec      	ldreq	r4, [r5, #12]
 8002dec:	e7ec      	b.n	8002dc8 <_fflush_r+0x1c>
 8002dee:	2000      	movs	r0, #0
 8002df0:	bd38      	pop	{r3, r4, r5, pc}
 8002df2:	bf00      	nop
 8002df4:	08003390 	.word	0x08003390
 8002df8:	080033b0 	.word	0x080033b0
 8002dfc:	08003370 	.word	0x08003370

08002e00 <std>:
 8002e00:	2300      	movs	r3, #0
 8002e02:	b510      	push	{r4, lr}
 8002e04:	4604      	mov	r4, r0
 8002e06:	e9c0 3300 	strd	r3, r3, [r0]
 8002e0a:	6083      	str	r3, [r0, #8]
 8002e0c:	8181      	strh	r1, [r0, #12]
 8002e0e:	6643      	str	r3, [r0, #100]	; 0x64
 8002e10:	81c2      	strh	r2, [r0, #14]
 8002e12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002e16:	6183      	str	r3, [r0, #24]
 8002e18:	4619      	mov	r1, r3
 8002e1a:	2208      	movs	r2, #8
 8002e1c:	305c      	adds	r0, #92	; 0x5c
 8002e1e:	f7ff fe13 	bl	8002a48 <memset>
 8002e22:	4b05      	ldr	r3, [pc, #20]	; (8002e38 <std+0x38>)
 8002e24:	6263      	str	r3, [r4, #36]	; 0x24
 8002e26:	4b05      	ldr	r3, [pc, #20]	; (8002e3c <std+0x3c>)
 8002e28:	62a3      	str	r3, [r4, #40]	; 0x28
 8002e2a:	4b05      	ldr	r3, [pc, #20]	; (8002e40 <std+0x40>)
 8002e2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002e2e:	4b05      	ldr	r3, [pc, #20]	; (8002e44 <std+0x44>)
 8002e30:	6224      	str	r4, [r4, #32]
 8002e32:	6323      	str	r3, [r4, #48]	; 0x30
 8002e34:	bd10      	pop	{r4, pc}
 8002e36:	bf00      	nop
 8002e38:	080031cd 	.word	0x080031cd
 8002e3c:	080031ef 	.word	0x080031ef
 8002e40:	08003227 	.word	0x08003227
 8002e44:	0800324b 	.word	0x0800324b

08002e48 <_cleanup_r>:
 8002e48:	4901      	ldr	r1, [pc, #4]	; (8002e50 <_cleanup_r+0x8>)
 8002e4a:	f000 b885 	b.w	8002f58 <_fwalk_reent>
 8002e4e:	bf00      	nop
 8002e50:	08002dad 	.word	0x08002dad

08002e54 <__sfmoreglue>:
 8002e54:	b570      	push	{r4, r5, r6, lr}
 8002e56:	1e4a      	subs	r2, r1, #1
 8002e58:	2568      	movs	r5, #104	; 0x68
 8002e5a:	4355      	muls	r5, r2
 8002e5c:	460e      	mov	r6, r1
 8002e5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002e62:	f000 f949 	bl	80030f8 <_malloc_r>
 8002e66:	4604      	mov	r4, r0
 8002e68:	b140      	cbz	r0, 8002e7c <__sfmoreglue+0x28>
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	e9c0 1600 	strd	r1, r6, [r0]
 8002e70:	300c      	adds	r0, #12
 8002e72:	60a0      	str	r0, [r4, #8]
 8002e74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002e78:	f7ff fde6 	bl	8002a48 <memset>
 8002e7c:	4620      	mov	r0, r4
 8002e7e:	bd70      	pop	{r4, r5, r6, pc}

08002e80 <__sinit>:
 8002e80:	6983      	ldr	r3, [r0, #24]
 8002e82:	b510      	push	{r4, lr}
 8002e84:	4604      	mov	r4, r0
 8002e86:	bb33      	cbnz	r3, 8002ed6 <__sinit+0x56>
 8002e88:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8002e8c:	6503      	str	r3, [r0, #80]	; 0x50
 8002e8e:	4b12      	ldr	r3, [pc, #72]	; (8002ed8 <__sinit+0x58>)
 8002e90:	4a12      	ldr	r2, [pc, #72]	; (8002edc <__sinit+0x5c>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	6282      	str	r2, [r0, #40]	; 0x28
 8002e96:	4298      	cmp	r0, r3
 8002e98:	bf04      	itt	eq
 8002e9a:	2301      	moveq	r3, #1
 8002e9c:	6183      	streq	r3, [r0, #24]
 8002e9e:	f000 f81f 	bl	8002ee0 <__sfp>
 8002ea2:	6060      	str	r0, [r4, #4]
 8002ea4:	4620      	mov	r0, r4
 8002ea6:	f000 f81b 	bl	8002ee0 <__sfp>
 8002eaa:	60a0      	str	r0, [r4, #8]
 8002eac:	4620      	mov	r0, r4
 8002eae:	f000 f817 	bl	8002ee0 <__sfp>
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	60e0      	str	r0, [r4, #12]
 8002eb6:	2104      	movs	r1, #4
 8002eb8:	6860      	ldr	r0, [r4, #4]
 8002eba:	f7ff ffa1 	bl	8002e00 <std>
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	2109      	movs	r1, #9
 8002ec2:	68a0      	ldr	r0, [r4, #8]
 8002ec4:	f7ff ff9c 	bl	8002e00 <std>
 8002ec8:	2202      	movs	r2, #2
 8002eca:	2112      	movs	r1, #18
 8002ecc:	68e0      	ldr	r0, [r4, #12]
 8002ece:	f7ff ff97 	bl	8002e00 <std>
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	61a3      	str	r3, [r4, #24]
 8002ed6:	bd10      	pop	{r4, pc}
 8002ed8:	0800336c 	.word	0x0800336c
 8002edc:	08002e49 	.word	0x08002e49

08002ee0 <__sfp>:
 8002ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ee2:	4b1b      	ldr	r3, [pc, #108]	; (8002f50 <__sfp+0x70>)
 8002ee4:	681e      	ldr	r6, [r3, #0]
 8002ee6:	69b3      	ldr	r3, [r6, #24]
 8002ee8:	4607      	mov	r7, r0
 8002eea:	b913      	cbnz	r3, 8002ef2 <__sfp+0x12>
 8002eec:	4630      	mov	r0, r6
 8002eee:	f7ff ffc7 	bl	8002e80 <__sinit>
 8002ef2:	3648      	adds	r6, #72	; 0x48
 8002ef4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002ef8:	3b01      	subs	r3, #1
 8002efa:	d503      	bpl.n	8002f04 <__sfp+0x24>
 8002efc:	6833      	ldr	r3, [r6, #0]
 8002efe:	b133      	cbz	r3, 8002f0e <__sfp+0x2e>
 8002f00:	6836      	ldr	r6, [r6, #0]
 8002f02:	e7f7      	b.n	8002ef4 <__sfp+0x14>
 8002f04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002f08:	b16d      	cbz	r5, 8002f26 <__sfp+0x46>
 8002f0a:	3468      	adds	r4, #104	; 0x68
 8002f0c:	e7f4      	b.n	8002ef8 <__sfp+0x18>
 8002f0e:	2104      	movs	r1, #4
 8002f10:	4638      	mov	r0, r7
 8002f12:	f7ff ff9f 	bl	8002e54 <__sfmoreglue>
 8002f16:	6030      	str	r0, [r6, #0]
 8002f18:	2800      	cmp	r0, #0
 8002f1a:	d1f1      	bne.n	8002f00 <__sfp+0x20>
 8002f1c:	230c      	movs	r3, #12
 8002f1e:	603b      	str	r3, [r7, #0]
 8002f20:	4604      	mov	r4, r0
 8002f22:	4620      	mov	r0, r4
 8002f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f26:	4b0b      	ldr	r3, [pc, #44]	; (8002f54 <__sfp+0x74>)
 8002f28:	6665      	str	r5, [r4, #100]	; 0x64
 8002f2a:	e9c4 5500 	strd	r5, r5, [r4]
 8002f2e:	60a5      	str	r5, [r4, #8]
 8002f30:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002f34:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002f38:	2208      	movs	r2, #8
 8002f3a:	4629      	mov	r1, r5
 8002f3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002f40:	f7ff fd82 	bl	8002a48 <memset>
 8002f44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002f48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002f4c:	e7e9      	b.n	8002f22 <__sfp+0x42>
 8002f4e:	bf00      	nop
 8002f50:	0800336c 	.word	0x0800336c
 8002f54:	ffff0001 	.word	0xffff0001

08002f58 <_fwalk_reent>:
 8002f58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f5c:	4680      	mov	r8, r0
 8002f5e:	4689      	mov	r9, r1
 8002f60:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002f64:	2600      	movs	r6, #0
 8002f66:	b914      	cbnz	r4, 8002f6e <_fwalk_reent+0x16>
 8002f68:	4630      	mov	r0, r6
 8002f6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f6e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8002f72:	3f01      	subs	r7, #1
 8002f74:	d501      	bpl.n	8002f7a <_fwalk_reent+0x22>
 8002f76:	6824      	ldr	r4, [r4, #0]
 8002f78:	e7f5      	b.n	8002f66 <_fwalk_reent+0xe>
 8002f7a:	89ab      	ldrh	r3, [r5, #12]
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d907      	bls.n	8002f90 <_fwalk_reent+0x38>
 8002f80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002f84:	3301      	adds	r3, #1
 8002f86:	d003      	beq.n	8002f90 <_fwalk_reent+0x38>
 8002f88:	4629      	mov	r1, r5
 8002f8a:	4640      	mov	r0, r8
 8002f8c:	47c8      	blx	r9
 8002f8e:	4306      	orrs	r6, r0
 8002f90:	3568      	adds	r5, #104	; 0x68
 8002f92:	e7ee      	b.n	8002f72 <_fwalk_reent+0x1a>

08002f94 <__swhatbuf_r>:
 8002f94:	b570      	push	{r4, r5, r6, lr}
 8002f96:	460e      	mov	r6, r1
 8002f98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f9c:	2900      	cmp	r1, #0
 8002f9e:	b096      	sub	sp, #88	; 0x58
 8002fa0:	4614      	mov	r4, r2
 8002fa2:	461d      	mov	r5, r3
 8002fa4:	da07      	bge.n	8002fb6 <__swhatbuf_r+0x22>
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	602b      	str	r3, [r5, #0]
 8002faa:	89b3      	ldrh	r3, [r6, #12]
 8002fac:	061a      	lsls	r2, r3, #24
 8002fae:	d410      	bmi.n	8002fd2 <__swhatbuf_r+0x3e>
 8002fb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002fb4:	e00e      	b.n	8002fd4 <__swhatbuf_r+0x40>
 8002fb6:	466a      	mov	r2, sp
 8002fb8:	f000 f96e 	bl	8003298 <_fstat_r>
 8002fbc:	2800      	cmp	r0, #0
 8002fbe:	dbf2      	blt.n	8002fa6 <__swhatbuf_r+0x12>
 8002fc0:	9a01      	ldr	r2, [sp, #4]
 8002fc2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002fc6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002fca:	425a      	negs	r2, r3
 8002fcc:	415a      	adcs	r2, r3
 8002fce:	602a      	str	r2, [r5, #0]
 8002fd0:	e7ee      	b.n	8002fb0 <__swhatbuf_r+0x1c>
 8002fd2:	2340      	movs	r3, #64	; 0x40
 8002fd4:	2000      	movs	r0, #0
 8002fd6:	6023      	str	r3, [r4, #0]
 8002fd8:	b016      	add	sp, #88	; 0x58
 8002fda:	bd70      	pop	{r4, r5, r6, pc}

08002fdc <__smakebuf_r>:
 8002fdc:	898b      	ldrh	r3, [r1, #12]
 8002fde:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002fe0:	079d      	lsls	r5, r3, #30
 8002fe2:	4606      	mov	r6, r0
 8002fe4:	460c      	mov	r4, r1
 8002fe6:	d507      	bpl.n	8002ff8 <__smakebuf_r+0x1c>
 8002fe8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002fec:	6023      	str	r3, [r4, #0]
 8002fee:	6123      	str	r3, [r4, #16]
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	6163      	str	r3, [r4, #20]
 8002ff4:	b002      	add	sp, #8
 8002ff6:	bd70      	pop	{r4, r5, r6, pc}
 8002ff8:	ab01      	add	r3, sp, #4
 8002ffa:	466a      	mov	r2, sp
 8002ffc:	f7ff ffca 	bl	8002f94 <__swhatbuf_r>
 8003000:	9900      	ldr	r1, [sp, #0]
 8003002:	4605      	mov	r5, r0
 8003004:	4630      	mov	r0, r6
 8003006:	f000 f877 	bl	80030f8 <_malloc_r>
 800300a:	b948      	cbnz	r0, 8003020 <__smakebuf_r+0x44>
 800300c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003010:	059a      	lsls	r2, r3, #22
 8003012:	d4ef      	bmi.n	8002ff4 <__smakebuf_r+0x18>
 8003014:	f023 0303 	bic.w	r3, r3, #3
 8003018:	f043 0302 	orr.w	r3, r3, #2
 800301c:	81a3      	strh	r3, [r4, #12]
 800301e:	e7e3      	b.n	8002fe8 <__smakebuf_r+0xc>
 8003020:	4b0d      	ldr	r3, [pc, #52]	; (8003058 <__smakebuf_r+0x7c>)
 8003022:	62b3      	str	r3, [r6, #40]	; 0x28
 8003024:	89a3      	ldrh	r3, [r4, #12]
 8003026:	6020      	str	r0, [r4, #0]
 8003028:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800302c:	81a3      	strh	r3, [r4, #12]
 800302e:	9b00      	ldr	r3, [sp, #0]
 8003030:	6163      	str	r3, [r4, #20]
 8003032:	9b01      	ldr	r3, [sp, #4]
 8003034:	6120      	str	r0, [r4, #16]
 8003036:	b15b      	cbz	r3, 8003050 <__smakebuf_r+0x74>
 8003038:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800303c:	4630      	mov	r0, r6
 800303e:	f000 f93d 	bl	80032bc <_isatty_r>
 8003042:	b128      	cbz	r0, 8003050 <__smakebuf_r+0x74>
 8003044:	89a3      	ldrh	r3, [r4, #12]
 8003046:	f023 0303 	bic.w	r3, r3, #3
 800304a:	f043 0301 	orr.w	r3, r3, #1
 800304e:	81a3      	strh	r3, [r4, #12]
 8003050:	89a3      	ldrh	r3, [r4, #12]
 8003052:	431d      	orrs	r5, r3
 8003054:	81a5      	strh	r5, [r4, #12]
 8003056:	e7cd      	b.n	8002ff4 <__smakebuf_r+0x18>
 8003058:	08002e49 	.word	0x08002e49

0800305c <_free_r>:
 800305c:	b538      	push	{r3, r4, r5, lr}
 800305e:	4605      	mov	r5, r0
 8003060:	2900      	cmp	r1, #0
 8003062:	d045      	beq.n	80030f0 <_free_r+0x94>
 8003064:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003068:	1f0c      	subs	r4, r1, #4
 800306a:	2b00      	cmp	r3, #0
 800306c:	bfb8      	it	lt
 800306e:	18e4      	addlt	r4, r4, r3
 8003070:	f000 f946 	bl	8003300 <__malloc_lock>
 8003074:	4a1f      	ldr	r2, [pc, #124]	; (80030f4 <_free_r+0x98>)
 8003076:	6813      	ldr	r3, [r2, #0]
 8003078:	4610      	mov	r0, r2
 800307a:	b933      	cbnz	r3, 800308a <_free_r+0x2e>
 800307c:	6063      	str	r3, [r4, #4]
 800307e:	6014      	str	r4, [r2, #0]
 8003080:	4628      	mov	r0, r5
 8003082:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003086:	f000 b93c 	b.w	8003302 <__malloc_unlock>
 800308a:	42a3      	cmp	r3, r4
 800308c:	d90c      	bls.n	80030a8 <_free_r+0x4c>
 800308e:	6821      	ldr	r1, [r4, #0]
 8003090:	1862      	adds	r2, r4, r1
 8003092:	4293      	cmp	r3, r2
 8003094:	bf04      	itt	eq
 8003096:	681a      	ldreq	r2, [r3, #0]
 8003098:	685b      	ldreq	r3, [r3, #4]
 800309a:	6063      	str	r3, [r4, #4]
 800309c:	bf04      	itt	eq
 800309e:	1852      	addeq	r2, r2, r1
 80030a0:	6022      	streq	r2, [r4, #0]
 80030a2:	6004      	str	r4, [r0, #0]
 80030a4:	e7ec      	b.n	8003080 <_free_r+0x24>
 80030a6:	4613      	mov	r3, r2
 80030a8:	685a      	ldr	r2, [r3, #4]
 80030aa:	b10a      	cbz	r2, 80030b0 <_free_r+0x54>
 80030ac:	42a2      	cmp	r2, r4
 80030ae:	d9fa      	bls.n	80030a6 <_free_r+0x4a>
 80030b0:	6819      	ldr	r1, [r3, #0]
 80030b2:	1858      	adds	r0, r3, r1
 80030b4:	42a0      	cmp	r0, r4
 80030b6:	d10b      	bne.n	80030d0 <_free_r+0x74>
 80030b8:	6820      	ldr	r0, [r4, #0]
 80030ba:	4401      	add	r1, r0
 80030bc:	1858      	adds	r0, r3, r1
 80030be:	4282      	cmp	r2, r0
 80030c0:	6019      	str	r1, [r3, #0]
 80030c2:	d1dd      	bne.n	8003080 <_free_r+0x24>
 80030c4:	6810      	ldr	r0, [r2, #0]
 80030c6:	6852      	ldr	r2, [r2, #4]
 80030c8:	605a      	str	r2, [r3, #4]
 80030ca:	4401      	add	r1, r0
 80030cc:	6019      	str	r1, [r3, #0]
 80030ce:	e7d7      	b.n	8003080 <_free_r+0x24>
 80030d0:	d902      	bls.n	80030d8 <_free_r+0x7c>
 80030d2:	230c      	movs	r3, #12
 80030d4:	602b      	str	r3, [r5, #0]
 80030d6:	e7d3      	b.n	8003080 <_free_r+0x24>
 80030d8:	6820      	ldr	r0, [r4, #0]
 80030da:	1821      	adds	r1, r4, r0
 80030dc:	428a      	cmp	r2, r1
 80030de:	bf04      	itt	eq
 80030e0:	6811      	ldreq	r1, [r2, #0]
 80030e2:	6852      	ldreq	r2, [r2, #4]
 80030e4:	6062      	str	r2, [r4, #4]
 80030e6:	bf04      	itt	eq
 80030e8:	1809      	addeq	r1, r1, r0
 80030ea:	6021      	streq	r1, [r4, #0]
 80030ec:	605c      	str	r4, [r3, #4]
 80030ee:	e7c7      	b.n	8003080 <_free_r+0x24>
 80030f0:	bd38      	pop	{r3, r4, r5, pc}
 80030f2:	bf00      	nop
 80030f4:	20000094 	.word	0x20000094

080030f8 <_malloc_r>:
 80030f8:	b570      	push	{r4, r5, r6, lr}
 80030fa:	1ccd      	adds	r5, r1, #3
 80030fc:	f025 0503 	bic.w	r5, r5, #3
 8003100:	3508      	adds	r5, #8
 8003102:	2d0c      	cmp	r5, #12
 8003104:	bf38      	it	cc
 8003106:	250c      	movcc	r5, #12
 8003108:	2d00      	cmp	r5, #0
 800310a:	4606      	mov	r6, r0
 800310c:	db01      	blt.n	8003112 <_malloc_r+0x1a>
 800310e:	42a9      	cmp	r1, r5
 8003110:	d903      	bls.n	800311a <_malloc_r+0x22>
 8003112:	230c      	movs	r3, #12
 8003114:	6033      	str	r3, [r6, #0]
 8003116:	2000      	movs	r0, #0
 8003118:	bd70      	pop	{r4, r5, r6, pc}
 800311a:	f000 f8f1 	bl	8003300 <__malloc_lock>
 800311e:	4a21      	ldr	r2, [pc, #132]	; (80031a4 <_malloc_r+0xac>)
 8003120:	6814      	ldr	r4, [r2, #0]
 8003122:	4621      	mov	r1, r4
 8003124:	b991      	cbnz	r1, 800314c <_malloc_r+0x54>
 8003126:	4c20      	ldr	r4, [pc, #128]	; (80031a8 <_malloc_r+0xb0>)
 8003128:	6823      	ldr	r3, [r4, #0]
 800312a:	b91b      	cbnz	r3, 8003134 <_malloc_r+0x3c>
 800312c:	4630      	mov	r0, r6
 800312e:	f000 f83d 	bl	80031ac <_sbrk_r>
 8003132:	6020      	str	r0, [r4, #0]
 8003134:	4629      	mov	r1, r5
 8003136:	4630      	mov	r0, r6
 8003138:	f000 f838 	bl	80031ac <_sbrk_r>
 800313c:	1c43      	adds	r3, r0, #1
 800313e:	d124      	bne.n	800318a <_malloc_r+0x92>
 8003140:	230c      	movs	r3, #12
 8003142:	6033      	str	r3, [r6, #0]
 8003144:	4630      	mov	r0, r6
 8003146:	f000 f8dc 	bl	8003302 <__malloc_unlock>
 800314a:	e7e4      	b.n	8003116 <_malloc_r+0x1e>
 800314c:	680b      	ldr	r3, [r1, #0]
 800314e:	1b5b      	subs	r3, r3, r5
 8003150:	d418      	bmi.n	8003184 <_malloc_r+0x8c>
 8003152:	2b0b      	cmp	r3, #11
 8003154:	d90f      	bls.n	8003176 <_malloc_r+0x7e>
 8003156:	600b      	str	r3, [r1, #0]
 8003158:	50cd      	str	r5, [r1, r3]
 800315a:	18cc      	adds	r4, r1, r3
 800315c:	4630      	mov	r0, r6
 800315e:	f000 f8d0 	bl	8003302 <__malloc_unlock>
 8003162:	f104 000b 	add.w	r0, r4, #11
 8003166:	1d23      	adds	r3, r4, #4
 8003168:	f020 0007 	bic.w	r0, r0, #7
 800316c:	1ac3      	subs	r3, r0, r3
 800316e:	d0d3      	beq.n	8003118 <_malloc_r+0x20>
 8003170:	425a      	negs	r2, r3
 8003172:	50e2      	str	r2, [r4, r3]
 8003174:	e7d0      	b.n	8003118 <_malloc_r+0x20>
 8003176:	428c      	cmp	r4, r1
 8003178:	684b      	ldr	r3, [r1, #4]
 800317a:	bf16      	itet	ne
 800317c:	6063      	strne	r3, [r4, #4]
 800317e:	6013      	streq	r3, [r2, #0]
 8003180:	460c      	movne	r4, r1
 8003182:	e7eb      	b.n	800315c <_malloc_r+0x64>
 8003184:	460c      	mov	r4, r1
 8003186:	6849      	ldr	r1, [r1, #4]
 8003188:	e7cc      	b.n	8003124 <_malloc_r+0x2c>
 800318a:	1cc4      	adds	r4, r0, #3
 800318c:	f024 0403 	bic.w	r4, r4, #3
 8003190:	42a0      	cmp	r0, r4
 8003192:	d005      	beq.n	80031a0 <_malloc_r+0xa8>
 8003194:	1a21      	subs	r1, r4, r0
 8003196:	4630      	mov	r0, r6
 8003198:	f000 f808 	bl	80031ac <_sbrk_r>
 800319c:	3001      	adds	r0, #1
 800319e:	d0cf      	beq.n	8003140 <_malloc_r+0x48>
 80031a0:	6025      	str	r5, [r4, #0]
 80031a2:	e7db      	b.n	800315c <_malloc_r+0x64>
 80031a4:	20000094 	.word	0x20000094
 80031a8:	20000098 	.word	0x20000098

080031ac <_sbrk_r>:
 80031ac:	b538      	push	{r3, r4, r5, lr}
 80031ae:	4c06      	ldr	r4, [pc, #24]	; (80031c8 <_sbrk_r+0x1c>)
 80031b0:	2300      	movs	r3, #0
 80031b2:	4605      	mov	r5, r0
 80031b4:	4608      	mov	r0, r1
 80031b6:	6023      	str	r3, [r4, #0]
 80031b8:	f7fd fbee 	bl	8000998 <_sbrk>
 80031bc:	1c43      	adds	r3, r0, #1
 80031be:	d102      	bne.n	80031c6 <_sbrk_r+0x1a>
 80031c0:	6823      	ldr	r3, [r4, #0]
 80031c2:	b103      	cbz	r3, 80031c6 <_sbrk_r+0x1a>
 80031c4:	602b      	str	r3, [r5, #0]
 80031c6:	bd38      	pop	{r3, r4, r5, pc}
 80031c8:	200000e4 	.word	0x200000e4

080031cc <__sread>:
 80031cc:	b510      	push	{r4, lr}
 80031ce:	460c      	mov	r4, r1
 80031d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031d4:	f000 f896 	bl	8003304 <_read_r>
 80031d8:	2800      	cmp	r0, #0
 80031da:	bfab      	itete	ge
 80031dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80031de:	89a3      	ldrhlt	r3, [r4, #12]
 80031e0:	181b      	addge	r3, r3, r0
 80031e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80031e6:	bfac      	ite	ge
 80031e8:	6563      	strge	r3, [r4, #84]	; 0x54
 80031ea:	81a3      	strhlt	r3, [r4, #12]
 80031ec:	bd10      	pop	{r4, pc}

080031ee <__swrite>:
 80031ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031f2:	461f      	mov	r7, r3
 80031f4:	898b      	ldrh	r3, [r1, #12]
 80031f6:	05db      	lsls	r3, r3, #23
 80031f8:	4605      	mov	r5, r0
 80031fa:	460c      	mov	r4, r1
 80031fc:	4616      	mov	r6, r2
 80031fe:	d505      	bpl.n	800320c <__swrite+0x1e>
 8003200:	2302      	movs	r3, #2
 8003202:	2200      	movs	r2, #0
 8003204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003208:	f000 f868 	bl	80032dc <_lseek_r>
 800320c:	89a3      	ldrh	r3, [r4, #12]
 800320e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003212:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003216:	81a3      	strh	r3, [r4, #12]
 8003218:	4632      	mov	r2, r6
 800321a:	463b      	mov	r3, r7
 800321c:	4628      	mov	r0, r5
 800321e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003222:	f000 b817 	b.w	8003254 <_write_r>

08003226 <__sseek>:
 8003226:	b510      	push	{r4, lr}
 8003228:	460c      	mov	r4, r1
 800322a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800322e:	f000 f855 	bl	80032dc <_lseek_r>
 8003232:	1c43      	adds	r3, r0, #1
 8003234:	89a3      	ldrh	r3, [r4, #12]
 8003236:	bf15      	itete	ne
 8003238:	6560      	strne	r0, [r4, #84]	; 0x54
 800323a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800323e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003242:	81a3      	strheq	r3, [r4, #12]
 8003244:	bf18      	it	ne
 8003246:	81a3      	strhne	r3, [r4, #12]
 8003248:	bd10      	pop	{r4, pc}

0800324a <__sclose>:
 800324a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800324e:	f000 b813 	b.w	8003278 <_close_r>
	...

08003254 <_write_r>:
 8003254:	b538      	push	{r3, r4, r5, lr}
 8003256:	4c07      	ldr	r4, [pc, #28]	; (8003274 <_write_r+0x20>)
 8003258:	4605      	mov	r5, r0
 800325a:	4608      	mov	r0, r1
 800325c:	4611      	mov	r1, r2
 800325e:	2200      	movs	r2, #0
 8003260:	6022      	str	r2, [r4, #0]
 8003262:	461a      	mov	r2, r3
 8003264:	f7fd fb47 	bl	80008f6 <_write>
 8003268:	1c43      	adds	r3, r0, #1
 800326a:	d102      	bne.n	8003272 <_write_r+0x1e>
 800326c:	6823      	ldr	r3, [r4, #0]
 800326e:	b103      	cbz	r3, 8003272 <_write_r+0x1e>
 8003270:	602b      	str	r3, [r5, #0]
 8003272:	bd38      	pop	{r3, r4, r5, pc}
 8003274:	200000e4 	.word	0x200000e4

08003278 <_close_r>:
 8003278:	b538      	push	{r3, r4, r5, lr}
 800327a:	4c06      	ldr	r4, [pc, #24]	; (8003294 <_close_r+0x1c>)
 800327c:	2300      	movs	r3, #0
 800327e:	4605      	mov	r5, r0
 8003280:	4608      	mov	r0, r1
 8003282:	6023      	str	r3, [r4, #0]
 8003284:	f7fd fb53 	bl	800092e <_close>
 8003288:	1c43      	adds	r3, r0, #1
 800328a:	d102      	bne.n	8003292 <_close_r+0x1a>
 800328c:	6823      	ldr	r3, [r4, #0]
 800328e:	b103      	cbz	r3, 8003292 <_close_r+0x1a>
 8003290:	602b      	str	r3, [r5, #0]
 8003292:	bd38      	pop	{r3, r4, r5, pc}
 8003294:	200000e4 	.word	0x200000e4

08003298 <_fstat_r>:
 8003298:	b538      	push	{r3, r4, r5, lr}
 800329a:	4c07      	ldr	r4, [pc, #28]	; (80032b8 <_fstat_r+0x20>)
 800329c:	2300      	movs	r3, #0
 800329e:	4605      	mov	r5, r0
 80032a0:	4608      	mov	r0, r1
 80032a2:	4611      	mov	r1, r2
 80032a4:	6023      	str	r3, [r4, #0]
 80032a6:	f7fd fb4e 	bl	8000946 <_fstat>
 80032aa:	1c43      	adds	r3, r0, #1
 80032ac:	d102      	bne.n	80032b4 <_fstat_r+0x1c>
 80032ae:	6823      	ldr	r3, [r4, #0]
 80032b0:	b103      	cbz	r3, 80032b4 <_fstat_r+0x1c>
 80032b2:	602b      	str	r3, [r5, #0]
 80032b4:	bd38      	pop	{r3, r4, r5, pc}
 80032b6:	bf00      	nop
 80032b8:	200000e4 	.word	0x200000e4

080032bc <_isatty_r>:
 80032bc:	b538      	push	{r3, r4, r5, lr}
 80032be:	4c06      	ldr	r4, [pc, #24]	; (80032d8 <_isatty_r+0x1c>)
 80032c0:	2300      	movs	r3, #0
 80032c2:	4605      	mov	r5, r0
 80032c4:	4608      	mov	r0, r1
 80032c6:	6023      	str	r3, [r4, #0]
 80032c8:	f7fd fb4d 	bl	8000966 <_isatty>
 80032cc:	1c43      	adds	r3, r0, #1
 80032ce:	d102      	bne.n	80032d6 <_isatty_r+0x1a>
 80032d0:	6823      	ldr	r3, [r4, #0]
 80032d2:	b103      	cbz	r3, 80032d6 <_isatty_r+0x1a>
 80032d4:	602b      	str	r3, [r5, #0]
 80032d6:	bd38      	pop	{r3, r4, r5, pc}
 80032d8:	200000e4 	.word	0x200000e4

080032dc <_lseek_r>:
 80032dc:	b538      	push	{r3, r4, r5, lr}
 80032de:	4c07      	ldr	r4, [pc, #28]	; (80032fc <_lseek_r+0x20>)
 80032e0:	4605      	mov	r5, r0
 80032e2:	4608      	mov	r0, r1
 80032e4:	4611      	mov	r1, r2
 80032e6:	2200      	movs	r2, #0
 80032e8:	6022      	str	r2, [r4, #0]
 80032ea:	461a      	mov	r2, r3
 80032ec:	f7fd fb46 	bl	800097c <_lseek>
 80032f0:	1c43      	adds	r3, r0, #1
 80032f2:	d102      	bne.n	80032fa <_lseek_r+0x1e>
 80032f4:	6823      	ldr	r3, [r4, #0]
 80032f6:	b103      	cbz	r3, 80032fa <_lseek_r+0x1e>
 80032f8:	602b      	str	r3, [r5, #0]
 80032fa:	bd38      	pop	{r3, r4, r5, pc}
 80032fc:	200000e4 	.word	0x200000e4

08003300 <__malloc_lock>:
 8003300:	4770      	bx	lr

08003302 <__malloc_unlock>:
 8003302:	4770      	bx	lr

08003304 <_read_r>:
 8003304:	b538      	push	{r3, r4, r5, lr}
 8003306:	4c07      	ldr	r4, [pc, #28]	; (8003324 <_read_r+0x20>)
 8003308:	4605      	mov	r5, r0
 800330a:	4608      	mov	r0, r1
 800330c:	4611      	mov	r1, r2
 800330e:	2200      	movs	r2, #0
 8003310:	6022      	str	r2, [r4, #0]
 8003312:	461a      	mov	r2, r3
 8003314:	f7fd fad2 	bl	80008bc <_read>
 8003318:	1c43      	adds	r3, r0, #1
 800331a:	d102      	bne.n	8003322 <_read_r+0x1e>
 800331c:	6823      	ldr	r3, [r4, #0]
 800331e:	b103      	cbz	r3, 8003322 <_read_r+0x1e>
 8003320:	602b      	str	r3, [r5, #0]
 8003322:	bd38      	pop	{r3, r4, r5, pc}
 8003324:	200000e4 	.word	0x200000e4

08003328 <_init>:
 8003328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800332a:	bf00      	nop
 800332c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800332e:	bc08      	pop	{r3}
 8003330:	469e      	mov	lr, r3
 8003332:	4770      	bx	lr

08003334 <_fini>:
 8003334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003336:	bf00      	nop
 8003338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800333a:	bc08      	pop	{r3}
 800333c:	469e      	mov	lr, r3
 800333e:	4770      	bx	lr
