read_verilog ../top.v
synth
splice -sel_by_cell
dump
