

================================================================
== Vivado HLS Report for 'readCalcData'
================================================================
* Date:           Thu Jan  9 23:44:23 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        solution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.00|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 3.00ns
ST_1: StgValue_2 (9)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_3 (10)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_4 (11)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_5 (12)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_6 (13)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_7 (14)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_8 (15)  [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (16)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty (17)  [1/1] 3.00ns  loc: modules/acc/acc.cpp:7
entry:8  %empty = call { float, float, float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @F_V_data_0, float* @F_V_data_1, float* @F_V_data_2, float* @F_V_data_3)

ST_1: tmp_data_0 (18)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:7
entry:9  %tmp_data_0 = extractvalue { float, float, float, float } %empty, 0

ST_1: tmp_data_1 (19)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:7
entry:10  %tmp_data_1 = extractvalue { float, float, float, float } %empty, 1

ST_1: tmp_data_2 (20)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:7
entry:11  %tmp_data_2 = extractvalue { float, float, float, float } %empty, 2

ST_1: tmp_data_3 (21)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:7
entry:12  %tmp_data_3 = extractvalue { float, float, float, float } %empty, 3

ST_1: empty_18 (22)  [1/1] 3.00ns  loc: modules/acc/acc.cpp:8
entry:13  %empty_18 = call { float, float, float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @V_V_data_0, float* @V_V_data_1, float* @V_V_data_2, float* @V_V_data_3)

ST_1: tmp_data_0_1 (23)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:8
entry:14  %tmp_data_0_1 = extractvalue { float, float, float, float } %empty_18, 0

ST_1: tmp_data_1_1 (24)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:8
entry:15  %tmp_data_1_1 = extractvalue { float, float, float, float } %empty_18, 1

ST_1: tmp_data_2_1 (25)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:8
entry:16  %tmp_data_2_1 = extractvalue { float, float, float, float } %empty_18, 2

ST_1: tmp_data_3_1 (26)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:8
entry:17  %tmp_data_3_1 = extractvalue { float, float, float, float } %empty_18, 3

ST_1: mrv_i (27)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:18  %mrv_i = insertvalue { float, float, float, float, float, float, float, float } undef, float %tmp_data_0, 0

ST_1: mrv_1_i (28)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:19  %mrv_1_i = insertvalue { float, float, float, float, float, float, float, float } %mrv_i, float %tmp_data_1, 1

ST_1: mrv_2_i (29)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:20  %mrv_2_i = insertvalue { float, float, float, float, float, float, float, float } %mrv_1_i, float %tmp_data_2, 2

ST_1: mrv_3_i (30)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:21  %mrv_3_i = insertvalue { float, float, float, float, float, float, float, float } %mrv_2_i, float %tmp_data_3, 3

ST_1: mrv_4_i (31)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:22  %mrv_4_i = insertvalue { float, float, float, float, float, float, float, float } %mrv_3_i, float %tmp_data_0_1, 4

ST_1: mrv_5_i (32)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:23  %mrv_5_i = insertvalue { float, float, float, float, float, float, float, float } %mrv_4_i, float %tmp_data_1_1, 5

ST_1: mrv_6_i (33)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:24  %mrv_6_i = insertvalue { float, float, float, float, float, float, float, float } %mrv_5_i, float %tmp_data_2_1, 6

ST_1: mrv_7_i (34)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:25  %mrv_7_i = insertvalue { float, float, float, float, float, float, float, float } %mrv_6_i, float %tmp_data_3_1, 7

ST_1: StgValue_28 (35)  [1/1] 0.00ns  loc: modules/acc/acc.cpp:9
entry:26  ret { float, float, float, float, float, float, float, float } %mrv_7_i



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 4ns.

 <State 1>: 3ns
The critical path consists of the following:
	fifo read on port 'F_V_data_0' (modules/acc/acc.cpp:7) [17]  (3 ns)
	'insertvalue' operation ('mrv_i', modules/acc/acc.cpp:9) [27]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
