

================================================================
== Synthesis Summary Report of 'myproject'
================================================================
+ General Information: 
    * Date:           Sat Jul 22 14:11:41 2023
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        myproject_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z007s-clg225-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+--------+----+-----------+------------+-----+
    |                                    Modules                                   |  Issue |       | Latency | Latency | Iteration|         | Trip |          |        |    |           |            |     |
    |                                    & Loops                                   |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |     LUT    | URAM|
    +------------------------------------------------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+--------+----+-----------+------------+-----+
    |+ myproject                                                                   |  Timing|  -5.03|       20|  158.947|         -|        2|     -|       yes|  3 (3%)|   -|  2178 (7%)|  5262 (36%)|    -|
    | + grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_69   |  Timing|  -2.37|        4|   31.790|         -|        2|     -|       yes|       -|   -|  1169 (4%)|  3222 (22%)|    -|
    | + grp_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_75      |      II|   0.33|        1|    7.947|         -|        1|     -|       yes|       -|   -|  103 (~0%)|    168 (1%)|    -|
    | + grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_82  |  Timing|  -2.37|        2|   15.895|         -|        2|     -|       yes|       -|   -|  166 (~0%)|    335 (2%)|    -|
    | + grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_89    |  Timing|  -5.03|       10|   79.474|         -|        1|     -|       yes|  3 (3%)|   -|   605 (2%)|  1504 (10%)|    -|
    +------------------------------------------------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+--------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+--------------+---------+----------+
| Interface    | Mode    | Bitwidth |
+--------------+---------+----------+
| fc1_input    | ap_none | 168      |
| layer7_out_0 | ap_none | 16       |
| layer7_out_1 | ap_none | 16       |
| layer7_out_2 | ap_none | 16       |
+--------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------------------------------+
| Argument   | Direction | Datatype                             |
+------------+-----------+--------------------------------------+
| fc1_input  | in        | ap_fixed<8, 2, AP_TRN, AP_WRAP, 0>*  |
| layer7_out | out       | ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>* |
+------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+------------+---------------------+---------+
| Argument   | HW Name             | HW Type |
+------------+---------------------+---------+
| fc1_input  | fc1_input           | port    |
| layer7_out | layer7_out_0        | port    |
| layer7_out | layer7_out_0_ap_vld | port    |
| layer7_out | layer7_out_1        | port    |
| layer7_out | layer7_out_1_ap_vld | port    |
| layer7_out | layer7_out_2        | port    |
| layer7_out | layer7_out_2_ap_vld | port    |
+------------+---------------------+---------+


================================================================
== M_AXI Burst Information
================================================================

