================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.1
  Build 1846317 on Thu Jun 22 18:17:09 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/opt/tools/xilinx/SDx/2017.1/Vivado_HLS/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'blaok' on host 'u19-blaok' (Linux_x86_64 version 4.4.0-79-generic) on Fri Sep 15 01:43:38 PDT 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/curr/blaok/git/sdaccel-stencil1/_xocc_compile_edge_kernel-tile2000-unroll1_edge-hw-tile2000-unroll1-burst100032.dir/impl/kernels/edge_kernel'
INFO: [HLS 200-10] Creating and opening project '/curr/blaok/git/sdaccel-stencil1/_xocc_compile_edge_kernel-tile2000-unroll1_edge-hw-tile2000-unroll1-burst100032.dir/impl/kernels/edge_kernel/edge_kernel'.
INFO: [HLS 200-10] Adding design file '/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/curr/blaok/git/sdaccel-stencil1/_xocc_compile_edge_kernel-tile2000-unroll1_edge-hw-tile2000-unroll1-burst100032.dir/impl/kernels/edge_kernel/edge_kernel/solution_OCL_REGION_0'.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
INFO: [HLS 200-10] Analyzing design file '/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 348.449 ; gain = 12.586 ; free physical = 10664 ; free virtual = 70987
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 348.449 ; gain = 12.586 ; free physical = 10604 ; free virtual = 70930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'compute_load_channel' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:106) in function 'compute(bool, unsigned char (*) [100032], unsigned char (*) [100032], unsigned char (*) [6], unsigned char (*) [2][1998], int*, int*, int*, int, int)' completely.
INFO: [XFORM 203-501] Unrolling loop 'compute_load_unrolled' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:110) in function 'compute(bool, unsigned char (*) [100032], unsigned char (*) [100032], unsigned char (*) [6], unsigned char (*) [2][1998], int*, int*, int*, int, int)' completely.
INFO: [XFORM 203-501] Unrolling loop 'compute_unrolled' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:131) in function 'compute(bool, unsigned char (*) [100032], unsigned char (*) [100032], unsigned char (*) [6], unsigned char (*) [2][1998], int*, int*, int*, int, int)' completely.
INFO: [XFORM 203-501] Unrolling loop 'bases_init' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:263) in function 'edge_kernel' completely.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 348.672 ; gain = 12.809 ; free physical = 10565 ; free virtual = 70892
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:60: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 348.672 ; gain = 12.809 ; free physical = 10552 ; free virtual = 70880
INFO: [XFORM 203-510] Pipelining loop 'memset_FIFO_ptrs' in function 'edge_kernel' automatically.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 in function 'edge_kernel'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memset_FIFO_ptrs' in function 'edge_kernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'store_channel' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:50) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'load_channel' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:27) in function 'load' automatically.
INFO: [XFORM 203-501] Unrolling loop 'memset_FIFO_ptrs' in function 'edge_kernel' completely.
INFO: [XFORM 203-501] Unrolling loop 'store_channel' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:50) in function 'store' completely.
INFO: [XFORM 203-501] Unrolling loop 'store_coalesced' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:58) in function 'store' completely.
INFO: [XFORM 203-501] Unrolling loop 'load_channel' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:27) in function 'load' completely.
INFO: [XFORM 203-501] Unrolling loop 'load_coalesced' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:35) in function 'load' completely.
INFO: [XFORM 203-101] Partitioning array 'input_0' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:225) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_1' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:226) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_0' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:227) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_1' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:228) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FF' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_1998' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_ptrs' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'i_base' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'j_base' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:254) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_points' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buffer' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_0.0' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:225) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'input_1.0' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:226) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'output_0.0' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:227) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'output_1.0' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:228) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'FF.0' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_1998.0' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_points.0' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buffer.0' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_points.0.0' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:287:9) to (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:270:85) in function 'edge_kernel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:178:17) to (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:98:50) in function 'compute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:68)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 476.445 ; gain = 140.582 ; free physical = 10446 ; free virtual = 70780
INFO: [XFORM 203-811] Inferring bus burst write of length 1563 on port 'to.V' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:62:17).
INFO: [XFORM 203-811] Inferring bus burst read of length 1563 on port 'from.V' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:32:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FF[3]' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:70).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FF[1]' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:70).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FF[0]' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:70).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FF[4]' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:70).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FF[5]' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:70).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FF[2]' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:70).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_1998[1]' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:71).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_1998[0]' (/curr/blaok/git/sdaccel-stencil1/src/edge_kernel-tile2000-unroll1.cpp:71).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 476.445 ; gain = 140.582 ; free physical = 10322 ; free virtual = 70659
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'edge_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_epoch'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.41 seconds; current allocated memory: 111.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 113.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_epoch'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 114.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 116.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_epoch'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 117.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 118.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 119.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 121.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 123.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'edge_kernel_mux_646_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 130.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 139.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_kernel/var_output_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_kernel/var_input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_kernel/tile_num_dim_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_kernel/input_size_dim_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_kernel/tile_burst_num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_kernel/extra_space_i_coalesed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_kernel/extra_space_o_coalesed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_kernel/total_burst_num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edge_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'var_output_V', 'var_input_V', 'input_size_dim_1', 'tile_burst_num', 'extra_space_i_coalesed', 'extra_space_o_coalesed' and 'total_burst_num' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 151.848 MB.
INFO: [RTMG 210-278] Implementing memory 'edge_kernel_input_0_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'edge_kernel_FIFO_1998_0_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 540.445 ; gain = 204.582 ; free physical = 10044 ; free virtual = 70152
INFO: [SYSC 207-301] Generating SystemC RTL for edge_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for edge_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for edge_kernel.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.


****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/curr/blaok/.Xilinx/Vivado/2017.1/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
INFO: [Common 17-1460] Use of init.tcl in /opt/tools/xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/tools/xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/SDx/2017.1/Vivado/data/ip'.
WARNING: [Vivado 12-4404] The CPU emulation flow is not supported when using a packaged XO file with XOCC.
Add Instance compute grp_compute_fu_1255 1255
Add Instance store grp_store_fu_1399 1399
Add Instance load grp_load_fu_1473 1473
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 01:45:03 2017...
CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/curr/blaok/.Xilinx/Vivado/2017.1/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
Vivado HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 160.59 seconds; peak allocated memory: 151.848 MB.
