#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Mar  9 20:47:24 2024
# Process ID: 52592
# Current directory: /home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/impl_1
# Command line: vivado -log TestBlockDesign_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TestBlockDesign_wrapper.tcl -notrace
# Log file: /home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/impl_1/TestBlockDesign_wrapper.vdi
# Journal file: /home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/impl_1/vivado.jou
# Running On: mariolima-CREF-XX, OS: Linux, CPU Frequency: 2221.410 MHz, CPU Physical cores: 14, Host memory: 16471 MB
#-----------------------------------------------------------
source TestBlockDesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mariolima/ip_repo/CustomAXI'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/mariolima/Desktop/ip_repo/AXI/AXI4_Lite_Master_Test_0_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/mariolima/Desktop/ip_repo/AXI4_Lite_Master_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/mariolima/Desktop/ip_repo/AXI4_Master_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top TestBlockDesign_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.000 ; gain = 0.000 ; free physical = 5295 ; free virtual = 8343
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0_board.xdc] for cell 'TestBlockDesign_i/clk_wiz/inst'
Finished Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0_board.xdc] for cell 'TestBlockDesign_i/clk_wiz/inst'
Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0.xdc] for cell 'TestBlockDesign_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0.xdc] for cell 'TestBlockDesign_i/clk_wiz/inst'
Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_rst_clk_wiz_100M_0/TestBlockDesign_rst_clk_wiz_100M_0_board.xdc] for cell 'TestBlockDesign_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_rst_clk_wiz_100M_0/TestBlockDesign_rst_clk_wiz_100M_0_board.xdc] for cell 'TestBlockDesign_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_rst_clk_wiz_100M_0/TestBlockDesign_rst_clk_wiz_100M_0.xdc] for cell 'TestBlockDesign_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_rst_clk_wiz_100M_0/TestBlockDesign_rst_clk_wiz_100M_0.xdc] for cell 'TestBlockDesign_i/rst_clk_wiz_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2361.316 ; gain = 0.000 ; free physical = 4703 ; free virtual = 7775
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2361.316 ; gain = 1022.590 ; free physical = 4703 ; free virtual = 7775
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2425.348 ; gain = 64.031 ; free physical = 4685 ; free virtual = 7752

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 156336b33

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.348 ; gain = 0.000 ; free physical = 4685 ; free virtual = 7752

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 156336b33

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 4412 ; free virtual = 7481
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 156336b33

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 4412 ; free virtual = 7482
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 166c54ddc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 4412 ; free virtual = 7482
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 166c54ddc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 4412 ; free virtual = 7481
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: fcf20eb4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 4412 ; free virtual = 7481
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fcf20eb4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 4412 ; free virtual = 7481
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 4411 ; free virtual = 7481
Ending Logic Optimization Task | Checksum: fcf20eb4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 4411 ; free virtual = 7481

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fcf20eb4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 4411 ; free virtual = 7481

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fcf20eb4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 4411 ; free virtual = 7481

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 4411 ; free virtual = 7481
Ending Netlist Obfuscation Task | Checksum: fcf20eb4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 4411 ; free virtual = 7481
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file TestBlockDesign_wrapper_drc_opted.rpt -pb TestBlockDesign_wrapper_drc_opted.pb -rpx TestBlockDesign_wrapper_drc_opted.rpx
Command: report_drc -file TestBlockDesign_wrapper_drc_opted.rpt -pb TestBlockDesign_wrapper_drc_opted.pb -rpx TestBlockDesign_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/impl_1/TestBlockDesign_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4385 ; free virtual = 7471
INFO: [Common 17-1381] The checkpoint '/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/impl_1/TestBlockDesign_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4361 ; free virtual = 7449
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: edc59aaa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4361 ; free virtual = 7449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4361 ; free virtual = 7449

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12a10b692

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4348 ; free virtual = 7439

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d4178f22

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4345 ; free virtual = 7437

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d4178f22

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4345 ; free virtual = 7438
Phase 1 Placer Initialization | Checksum: 1d4178f22

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4345 ; free virtual = 7438

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a5ab73e6

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4332 ; free virtual = 7425

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16c71b2ee

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4331 ; free virtual = 7424

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 16c71b2ee

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4331 ; free virtual = 7424

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 16d0ceee9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4316 ; free virtual = 7409

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4358 ; free virtual = 7449

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 16d0ceee9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4358 ; free virtual = 7449
Phase 2.4 Global Placement Core | Checksum: 1f21d2fa2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4358 ; free virtual = 7449
Phase 2 Global Placement | Checksum: 1f21d2fa2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4358 ; free virtual = 7449

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 245951197

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4357 ; free virtual = 7448

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f246d26c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4356 ; free virtual = 7447

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 217b78126

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4357 ; free virtual = 7448

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dcaa5acf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2724.117 ; gain = 0.000 ; free physical = 4359 ; free virtual = 7451

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20418dcf2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2748.129 ; gain = 24.012 ; free physical = 4361 ; free virtual = 7453

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20418dcf2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2748.129 ; gain = 24.012 ; free physical = 4361 ; free virtual = 7453

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1371032d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2748.129 ; gain = 24.012 ; free physical = 4361 ; free virtual = 7453
Phase 3 Detail Placement | Checksum: 1371032d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2748.129 ; gain = 24.012 ; free physical = 4361 ; free virtual = 7453

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17cbf02ca

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.693 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 11e392a2d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.129 ; gain = 0.000 ; free physical = 4363 ; free virtual = 7455
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 11e392a2d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.129 ; gain = 0.000 ; free physical = 4363 ; free virtual = 7455
Phase 4.1.1.1 BUFG Insertion | Checksum: 17cbf02ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2748.129 ; gain = 24.012 ; free physical = 4363 ; free virtual = 7455

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.693. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a27c31a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2748.129 ; gain = 24.012 ; free physical = 4363 ; free virtual = 7455

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2748.129 ; gain = 24.012 ; free physical = 4363 ; free virtual = 7455
Phase 4.1 Post Commit Optimization | Checksum: 1a27c31a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2748.129 ; gain = 24.012 ; free physical = 4363 ; free virtual = 7455

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a27c31a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2748.129 ; gain = 24.012 ; free physical = 4363 ; free virtual = 7455

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a27c31a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2748.129 ; gain = 24.012 ; free physical = 4363 ; free virtual = 7455
Phase 4.3 Placer Reporting | Checksum: 1a27c31a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2748.129 ; gain = 24.012 ; free physical = 4363 ; free virtual = 7455

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.129 ; gain = 0.000 ; free physical = 4363 ; free virtual = 7455

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2748.129 ; gain = 24.012 ; free physical = 4363 ; free virtual = 7455
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16eda2daa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2748.129 ; gain = 24.012 ; free physical = 4363 ; free virtual = 7455
Ending Placer Task | Checksum: db6ab22b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2748.129 ; gain = 24.012 ; free physical = 4363 ; free virtual = 7455
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file TestBlockDesign_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2748.129 ; gain = 0.000 ; free physical = 4375 ; free virtual = 7457
INFO: [runtcl-4] Executing : report_utilization -file TestBlockDesign_wrapper_utilization_placed.rpt -pb TestBlockDesign_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TestBlockDesign_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2748.129 ; gain = 0.000 ; free physical = 4367 ; free virtual = 7449
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2748.129 ; gain = 0.000 ; free physical = 4368 ; free virtual = 7450
INFO: [Common 17-1381] The checkpoint '/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/impl_1/TestBlockDesign_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.129 ; gain = 0.000 ; free physical = 4359 ; free virtual = 7443
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2748.129 ; gain = 0.000 ; free physical = 4359 ; free virtual = 7443
INFO: [Common 17-1381] The checkpoint '/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/impl_1/TestBlockDesign_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a3376f23 ConstDB: 0 ShapeSum: 38334308 RouteDB: 0
Post Restoration Checksum: NetGraph: 2025528d | NumContArr: 6ed310d3 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: a802b90d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2791.672 ; gain = 14.020 ; free physical = 4266 ; free virtual = 7355

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: a802b90d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2791.672 ; gain = 14.020 ; free physical = 4265 ; free virtual = 7355

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a802b90d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2791.672 ; gain = 14.020 ; free physical = 4265 ; free virtual = 7355
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fbea770e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2796.672 ; gain = 19.020 ; free physical = 4259 ; free virtual = 7347
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.578  | TNS=0.000  | WHS=-0.139 | THS=-0.710 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 30
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 30
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13a280acf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4255 ; free virtual = 7342

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13a280acf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4255 ; free virtual = 7342
Phase 3 Initial Routing | Checksum: 1679dd83e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4254 ; free virtual = 7341

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.400  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14093d55d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4253 ; free virtual = 7340

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.400  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 164aeb687

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4252 ; free virtual = 7340
Phase 4 Rip-up And Reroute | Checksum: 164aeb687

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4252 ; free virtual = 7340

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 164aeb687

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4252 ; free virtual = 7340

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 164aeb687

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4252 ; free virtual = 7340
Phase 5 Delay and Skew Optimization | Checksum: 164aeb687

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4252 ; free virtual = 7340

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fef01e57

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4252 ; free virtual = 7339
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.515  | TNS=0.000  | WHS=0.109  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b9b08d75

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4252 ; free virtual = 7339
Phase 6 Post Hold Fix | Checksum: 1b9b08d75

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4252 ; free virtual = 7339

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0219595 %
  Global Horizontal Routing Utilization  = 0.00482537 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1182b489f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4251 ; free virtual = 7339

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1182b489f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4251 ; free virtual = 7339

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d7a5d674

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4251 ; free virtual = 7339

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.515  | TNS=0.000  | WHS=0.109  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d7a5d674

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4251 ; free virtual = 7339
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: dbbd9685

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4251 ; free virtual = 7339

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.672 ; gain = 23.020 ; free physical = 4251 ; free virtual = 7339

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2800.672 ; gain = 52.543 ; free physical = 4251 ; free virtual = 7338
INFO: [runtcl-4] Executing : report_drc -file TestBlockDesign_wrapper_drc_routed.rpt -pb TestBlockDesign_wrapper_drc_routed.pb -rpx TestBlockDesign_wrapper_drc_routed.rpx
Command: report_drc -file TestBlockDesign_wrapper_drc_routed.rpt -pb TestBlockDesign_wrapper_drc_routed.pb -rpx TestBlockDesign_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/impl_1/TestBlockDesign_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TestBlockDesign_wrapper_methodology_drc_routed.rpt -pb TestBlockDesign_wrapper_methodology_drc_routed.pb -rpx TestBlockDesign_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file TestBlockDesign_wrapper_methodology_drc_routed.rpt -pb TestBlockDesign_wrapper_methodology_drc_routed.pb -rpx TestBlockDesign_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/impl_1/TestBlockDesign_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TestBlockDesign_wrapper_power_routed.rpt -pb TestBlockDesign_wrapper_power_summary_routed.pb -rpx TestBlockDesign_wrapper_power_routed.rpx
Command: report_power -file TestBlockDesign_wrapper_power_routed.rpt -pb TestBlockDesign_wrapper_power_summary_routed.pb -rpx TestBlockDesign_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TestBlockDesign_wrapper_route_status.rpt -pb TestBlockDesign_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file TestBlockDesign_wrapper_timing_summary_routed.rpt -pb TestBlockDesign_wrapper_timing_summary_routed.pb -rpx TestBlockDesign_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file TestBlockDesign_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TestBlockDesign_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TestBlockDesign_wrapper_bus_skew_routed.rpt -pb TestBlockDesign_wrapper_bus_skew_routed.pb -rpx TestBlockDesign_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2918.465 ; gain = 0.000 ; free physical = 4198 ; free virtual = 7287
INFO: [Common 17-1381] The checkpoint '/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/impl_1/TestBlockDesign_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Mar  9 20:47:50 2024...
