{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519039329201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519039329205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 11:22:08 2018 " "Processing started: Mon Feb 19 11:22:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519039329205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039329205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMON32_64_v5 -c SIMON32_64_v5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMON32_64_v5 -c SIMON32_64_v5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039329205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519039329838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519039329838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/part iii/comp3200/simon/simon_round.sv 1 1 " "Found 1 design units, including 1 entities, in source file /part iii/comp3200/simon/simon_round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIMON_round " "Found entity 1: SIMON_round" {  } { { "../SIMON_round.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_round.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039337429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039337429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/part iii/comp3200/simon/simon_keyexpansion.sv 1 1 " "Found 1 design units, including 1 entities, in source file /part iii/comp3200/simon/simon_keyexpansion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIMON_keyexpansion " "Found entity 1: SIMON_keyexpansion" {  } { { "../SIMON_keyexpansion.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_keyexpansion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039337434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039337434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/part iii/comp3200/simon/simon_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file /part iii/comp3200/simon/simon_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIMON_function " "Found entity 1: SIMON_function" {  } { { "../SIMON_function.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_function.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039337439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039337439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "enc_dec ENC_DEC SIMON_control_v5.sv(8) " "Verilog HDL Declaration information at SIMON_control_v5.sv(8): object \"enc_dec\" differs only in case from object \"ENC_DEC\" in the same scope" {  } { { "../SIMON_control_v5.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_control_v5.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519039337445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/part iii/comp3200/simon/simon_control_v5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /part iii/comp3200/simon/simon_control_v5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIMON_control_v5 " "Found entity 1: SIMON_control_v5" {  } { { "../SIMON_control_v5.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_control_v5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039337447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039337447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SIMON_control_v5 " "Elaborating entity \"SIMON_control_v5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519039337539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIMON_keyexpansion SIMON_keyexpansion:ke " "Elaborating entity \"SIMON_keyexpansion\" for hierarchy \"SIMON_keyexpansion:ke\"" {  } { { "../SIMON_control_v5.sv" "ke" { Text "H:/Part III/COMP3200/SIMON/SIMON_control_v5.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519039337649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIMON_round SIMON_round:r " "Elaborating entity \"SIMON_round\" for hierarchy \"SIMON_round:r\"" {  } { { "../SIMON_control_v5.sv" "r" { Text "H:/Part III/COMP3200/SIMON/SIMON_control_v5.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519039337737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIMON_function SIMON_round:r\|SIMON_function:func " "Elaborating entity \"SIMON_function\" for hierarchy \"SIMON_round:r\|SIMON_function:func\"" {  } { { "../SIMON_round.sv" "func" { Text "H:/Part III/COMP3200/SIMON/SIMON_round.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519039337746 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SIMON_keyexpansion:ke\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SIMON_keyexpansion:ke\|Mod0\"" {  } { { "../SIMON_keyexpansion.sv" "Mod0" { Text "H:/Part III/COMP3200/SIMON/SIMON_keyexpansion.sv" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1519039338545 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1519039338545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SIMON_keyexpansion:ke\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SIMON_keyexpansion:ke\|lpm_divide:Mod0\"" {  } { { "../SIMON_keyexpansion.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_keyexpansion.sv" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519039338597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SIMON_keyexpansion:ke\|lpm_divide:Mod0 " "Instantiated megafunction \"SIMON_keyexpansion:ke\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519039338598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519039338598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519039338598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519039338598 ""}  } { { "../SIMON_keyexpansion.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_keyexpansion.sv" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519039338598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "H:/Part III/COMP3200/SIMON/Synthesis_v5/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039338640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039338640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "H:/Part III/COMP3200/SIMON/Synthesis_v5/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039338660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039338660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "H:/Part III/COMP3200/SIMON/Synthesis_v5/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039338680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039338680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519039339225 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Part III/COMP3200/SIMON/Synthesis_v5/output_files/SIMON32_64_v5.map.smsg " "Generated suppressed messages file H:/Part III/COMP3200/SIMON/Synthesis_v5/output_files/SIMON32_64_v5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039339888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519039340230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519039340230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1105 " "Implemented 1105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "102 " "Implemented 102 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519039341058 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519039341058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "967 " "Implemented 967 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519039341058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519039341058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519039341156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 11:22:21 2018 " "Processing ended: Mon Feb 19 11:22:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519039341156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519039341156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519039341156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039341156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519039329201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519039329205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 11:22:08 2018 " "Processing started: Mon Feb 19 11:22:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519039329205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039329205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMON32_64_v5 -c SIMON32_64_v5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMON32_64_v5 -c SIMON32_64_v5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039329205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519039329838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519039329838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/part iii/comp3200/simon/simon_round.sv 1 1 " "Found 1 design units, including 1 entities, in source file /part iii/comp3200/simon/simon_round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIMON_round " "Found entity 1: SIMON_round" {  } { { "../SIMON_round.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_round.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039337429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039337429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/part iii/comp3200/simon/simon_keyexpansion.sv 1 1 " "Found 1 design units, including 1 entities, in source file /part iii/comp3200/simon/simon_keyexpansion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIMON_keyexpansion " "Found entity 1: SIMON_keyexpansion" {  } { { "../SIMON_keyexpansion.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_keyexpansion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039337434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039337434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/part iii/comp3200/simon/simon_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file /part iii/comp3200/simon/simon_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIMON_function " "Found entity 1: SIMON_function" {  } { { "../SIMON_function.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_function.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039337439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039337439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "enc_dec ENC_DEC SIMON_control_v5.sv(8) " "Verilog HDL Declaration information at SIMON_control_v5.sv(8): object \"enc_dec\" differs only in case from object \"ENC_DEC\" in the same scope" {  } { { "../SIMON_control_v5.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_control_v5.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519039337445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/part iii/comp3200/simon/simon_control_v5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /part iii/comp3200/simon/simon_control_v5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIMON_control_v5 " "Found entity 1: SIMON_control_v5" {  } { { "../SIMON_control_v5.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_control_v5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039337447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039337447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SIMON_control_v5 " "Elaborating entity \"SIMON_control_v5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519039337539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIMON_keyexpansion SIMON_keyexpansion:ke " "Elaborating entity \"SIMON_keyexpansion\" for hierarchy \"SIMON_keyexpansion:ke\"" {  } { { "../SIMON_control_v5.sv" "ke" { Text "H:/Part III/COMP3200/SIMON/SIMON_control_v5.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519039337649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIMON_round SIMON_round:r " "Elaborating entity \"SIMON_round\" for hierarchy \"SIMON_round:r\"" {  } { { "../SIMON_control_v5.sv" "r" { Text "H:/Part III/COMP3200/SIMON/SIMON_control_v5.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519039337737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIMON_function SIMON_round:r\|SIMON_function:func " "Elaborating entity \"SIMON_function\" for hierarchy \"SIMON_round:r\|SIMON_function:func\"" {  } { { "../SIMON_round.sv" "func" { Text "H:/Part III/COMP3200/SIMON/SIMON_round.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519039337746 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SIMON_keyexpansion:ke\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SIMON_keyexpansion:ke\|Mod0\"" {  } { { "../SIMON_keyexpansion.sv" "Mod0" { Text "H:/Part III/COMP3200/SIMON/SIMON_keyexpansion.sv" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1519039338545 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1519039338545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SIMON_keyexpansion:ke\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SIMON_keyexpansion:ke\|lpm_divide:Mod0\"" {  } { { "../SIMON_keyexpansion.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_keyexpansion.sv" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519039338597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SIMON_keyexpansion:ke\|lpm_divide:Mod0 " "Instantiated megafunction \"SIMON_keyexpansion:ke\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519039338598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519039338598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519039338598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519039338598 ""}  } { { "../SIMON_keyexpansion.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_keyexpansion.sv" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519039338598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "H:/Part III/COMP3200/SIMON/Synthesis_v5/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039338640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039338640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "H:/Part III/COMP3200/SIMON/Synthesis_v5/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039338660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039338660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "H:/Part III/COMP3200/SIMON/Synthesis_v5/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039338680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039338680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519039339225 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Part III/COMP3200/SIMON/Synthesis_v5/output_files/SIMON32_64_v5.map.smsg " "Generated suppressed messages file H:/Part III/COMP3200/SIMON/Synthesis_v5/output_files/SIMON32_64_v5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039339888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519039340230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519039340230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1105 " "Implemented 1105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "102 " "Implemented 102 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519039341058 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519039341058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "967 " "Implemented 967 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519039341058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519039341058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519039341156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 11:22:21 2018 " "Processing ended: Mon Feb 19 11:22:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519039341156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519039341156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519039341156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519039341156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1519039329201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519039329205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 11:22:08 2018 " "Processing started: Mon Feb 19 11:22:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519039329205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1519039329205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMON32_64_v5 -c SIMON32_64_v5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMON32_64_v5 -c SIMON32_64_v5" {  } {  } 0 0 "Command: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1519039329205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1519039329838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Analysis & Synthesis" 0 -1 1519039329838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/part iii/comp3200/simon/simon_round.sv 1 1 " "Found 1 design units, including 1 entities, in source file /part iii/comp3200/simon/simon_round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIMON_round " "Found entity 1: SIMON_round" {  } { { "../SIMON_round.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_round.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039337429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1519039337429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/part iii/comp3200/simon/simon_keyexpansion.sv 1 1 " "Found 1 design units, including 1 entities, in source file /part iii/comp3200/simon/simon_keyexpansion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIMON_keyexpansion " "Found entity 1: SIMON_keyexpansion" {  } { { "../SIMON_keyexpansion.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_keyexpansion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039337434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1519039337434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/part iii/comp3200/simon/simon_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file /part iii/comp3200/simon/simon_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIMON_function " "Found entity 1: SIMON_function" {  } { { "../SIMON_function.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_function.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039337439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1519039337439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "enc_dec ENC_DEC SIMON_control_v5.sv(8) " "Verilog HDL Declaration information at SIMON_control_v5.sv(8): object \"enc_dec\" differs only in case from object \"ENC_DEC\" in the same scope" {  } { { "../SIMON_control_v5.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_control_v5.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1519039337445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/part iii/comp3200/simon/simon_control_v5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /part iii/comp3200/simon/simon_control_v5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIMON_control_v5 " "Found entity 1: SIMON_control_v5" {  } { { "../SIMON_control_v5.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_control_v5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039337447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1519039337447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SIMON_control_v5 " "Elaborating entity \"SIMON_control_v5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Analysis & Synthesis" 0 -1 1519039337539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIMON_keyexpansion SIMON_keyexpansion:ke " "Elaborating entity \"SIMON_keyexpansion\" for hierarchy \"SIMON_keyexpansion:ke\"" {  } { { "../SIMON_control_v5.sv" "ke" { Text "H:/Part III/COMP3200/SIMON/SIMON_control_v5.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1519039337649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIMON_round SIMON_round:r " "Elaborating entity \"SIMON_round\" for hierarchy \"SIMON_round:r\"" {  } { { "../SIMON_control_v5.sv" "r" { Text "H:/Part III/COMP3200/SIMON/SIMON_control_v5.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1519039337737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIMON_function SIMON_round:r\|SIMON_function:func " "Elaborating entity \"SIMON_function\" for hierarchy \"SIMON_round:r\|SIMON_function:func\"" {  } { { "../SIMON_round.sv" "func" { Text "H:/Part III/COMP3200/SIMON/SIMON_round.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1519039337746 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SIMON_keyexpansion:ke\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SIMON_keyexpansion:ke\|Mod0\"" {  } { { "../SIMON_keyexpansion.sv" "Mod0" { Text "H:/Part III/COMP3200/SIMON/SIMON_keyexpansion.sv" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1519039338545 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 1 0 "Analysis & Synthesis" 0 -1 1519039338545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SIMON_keyexpansion:ke\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SIMON_keyexpansion:ke\|lpm_divide:Mod0\"" {  } { { "../SIMON_keyexpansion.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_keyexpansion.sv" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1519039338597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SIMON_keyexpansion:ke\|lpm_divide:Mod0 " "Instantiated megafunction \"SIMON_keyexpansion:ke\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519039338598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519039338598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519039338598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519039338598 ""}  } { { "../SIMON_keyexpansion.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_keyexpansion.sv" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1519039338598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "H:/Part III/COMP3200/SIMON/Synthesis_v5/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039338640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1519039338640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "H:/Part III/COMP3200/SIMON/Synthesis_v5/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039338660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1519039338660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "H:/Part III/COMP3200/SIMON/Synthesis_v5/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519039338680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1519039338680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 1 0 "Analysis & Synthesis" 0 -1 1519039339225 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Part III/COMP3200/SIMON/Synthesis_v5/output_files/SIMON32_64_v5.map.smsg " "Generated suppressed messages file H:/Part III/COMP3200/SIMON/Synthesis_v5/output_files/SIMON32_64_v5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1519039339888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519039340230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1519039340230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1105 " "Implemented 1105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "102 " "Implemented 102 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519039341058 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519039341058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "967 " "Implemented 967 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519039341058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Analysis & Synthesis" 0 -1 1519039341058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519039341156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 11:22:21 2018 " "Processing ended: Mon Feb 19 11:22:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519039341156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519039341156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519039341156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Analysis & Synthesis" 0 -1 1519039341156 ""}
