Simulator report for lab2
Fri Sep 20 12:00:04 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 146 nodes    ;
; Simulation Coverage         ;      33.77 % ;
; Total Number of Transitions ; 3479         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                         ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Option                                                                                     ; Setting       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Simulation mode                                                                            ; Functional    ; Timing        ;
; Start time                                                                                 ; 0 ns          ; 0 ns          ;
; Simulation results format                                                                  ; CVWF          ;               ;
; Vector input source                                                                        ; Waveform1.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On            ; On            ;
; Check outputs                                                                              ; Off           ; Off           ;
; Report simulation coverage                                                                 ; On            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On            ; On            ;
; Display missing 1-value coverage report                                                    ; On            ; On            ;
; Display missing 0-value coverage report                                                    ; On            ; On            ;
; Detect setup and hold time violations                                                      ; Off           ; Off           ;
; Detect glitches                                                                            ; Off           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off           ; Off           ;
; Generate Signal Activity File                                                              ; Off           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off           ; Off           ;
; Group bus channels in simulation results                                                   ; Off           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto          ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      33.77 % ;
; Total nodes checked                                 ; 146          ;
; Total output ports checked                          ; 154          ;
; Total output ports with complete 1/0-value coverage ; 52           ;
; Total output ports with no 1/0-value coverage       ; 102          ;
; Total output ports with no 1-value coverage         ; 102          ;
; Total output ports with no 0-value coverage         ; 102          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                               ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |dop_block|clk_in                                                                                           ; |dop_block|clk_in                                                                                              ; pin_out          ;
; |dop_block|clk                                                                                              ; |dop_block|clk                                                                                                 ; out              ;
; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|aeb_int~0           ; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|aeb_int~0              ; out0             ;
; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~4                 ; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~4                    ; out0             ;
; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~5                 ; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~5                    ; out0             ;
; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~6                 ; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~6                    ; out0             ;
; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~7                 ; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~7                    ; out0             ;
; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~8                 ; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~8                    ; out0             ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0      ; sumout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1      ; sumout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita2   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita2      ; sumout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita2   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita3   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita3      ; sumout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita3   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita4   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita4      ; sumout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[3] ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[3]               ; regout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[2] ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[2]               ; regout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[1] ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[1]               ; regout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[0] ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]               ; regout           ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~0              ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~0                 ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~1              ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~1                 ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~2              ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~2                 ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~3              ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~3                 ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~4              ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~4                 ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~5              ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~5                 ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~6              ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~6                 ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~7              ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~7                 ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~8              ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~8                 ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~10             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~10                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~11             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~11                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~12             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~12                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~14             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~14                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~16             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~16                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~18             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~18                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~20             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~20                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~22             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~22                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~24             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~24                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~26             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~26                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~28             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~28                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~30             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~30                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~32             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~32                ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~0           ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~0              ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~1           ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~1              ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~2           ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~2              ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~3           ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~3              ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~4           ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~4              ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~5           ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~5              ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~6           ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~6              ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~7           ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~7              ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~8           ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~8              ; out0             ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                               ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |dop_block|1                                                                                                ; |dop_block|1                                                                                                   ; out              ;
; |dop_block|m[8]                                                                                             ; |dop_block|m[8]                                                                                                ; out              ;
; |dop_block|m[7]                                                                                             ; |dop_block|m[7]                                                                                                ; out              ;
; |dop_block|m[6]                                                                                             ; |dop_block|m[6]                                                                                                ; out              ;
; |dop_block|m[5]                                                                                             ; |dop_block|m[5]                                                                                                ; out              ;
; |dop_block|m[4]                                                                                             ; |dop_block|m[4]                                                                                                ; out              ;
; |dop_block|m[3]                                                                                             ; |dop_block|m[3]                                                                                                ; out              ;
; |dop_block|m[2]                                                                                             ; |dop_block|m[2]                                                                                                ; out              ;
; |dop_block|m[1]                                                                                             ; |dop_block|m[1]                                                                                                ; out              ;
; |dop_block|m[0]                                                                                             ; |dop_block|m[0]                                                                                                ; out              ;
; |dop_block|n[8]                                                                                             ; |dop_block|n[8]                                                                                                ; out              ;
; |dop_block|n[7]                                                                                             ; |dop_block|n[7]                                                                                                ; out              ;
; |dop_block|n[6]                                                                                             ; |dop_block|n[6]                                                                                                ; out              ;
; |dop_block|n[5]                                                                                             ; |dop_block|n[5]                                                                                                ; out              ;
; |dop_block|n[4]                                                                                             ; |dop_block|n[4]                                                                                                ; out              ;
; |dop_block|n[3]                                                                                             ; |dop_block|n[3]                                                                                                ; out              ;
; |dop_block|n[2]                                                                                             ; |dop_block|n[2]                                                                                                ; out              ;
; |dop_block|n[1]                                                                                             ; |dop_block|n[1]                                                                                                ; out              ;
; |dop_block|n[0]                                                                                             ; |dop_block|n[0]                                                                                                ; out              ;
; |dop_block|qq[8]                                                                                            ; |dop_block|qq[8]                                                                                               ; pin_out          ;
; |dop_block|qq[7]                                                                                            ; |dop_block|qq[7]                                                                                               ; pin_out          ;
; |dop_block|qq[6]                                                                                            ; |dop_block|qq[6]                                                                                               ; pin_out          ;
; |dop_block|qq[5]                                                                                            ; |dop_block|qq[5]                                                                                               ; pin_out          ;
; |dop_block|qq[4]                                                                                            ; |dop_block|qq[4]                                                                                               ; pin_out          ;
; |dop_block|qq[3]                                                                                            ; |dop_block|qq[3]                                                                                               ; pin_out          ;
; |dop_block|qq[2]                                                                                            ; |dop_block|qq[2]                                                                                               ; pin_out          ;
; |dop_block|qq[1]                                                                                            ; |dop_block|qq[1]                                                                                               ; pin_out          ;
; |dop_block|qq[0]                                                                                            ; |dop_block|qq[0]                                                                                               ; pin_out          ;
; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~0                 ; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~0                    ; out0             ;
; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~1                 ; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~1                    ; out0             ;
; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~2                 ; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~2                    ; out0             ;
; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~3                 ; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~3                    ; out0             ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita4   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita5   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita5      ; sumout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita5   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita6   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita6      ; sumout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita6   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita7   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita7      ; sumout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita7   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita7~COUT ; cout             ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita8   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita8      ; sumout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[8] ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[8]               ; regout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[7] ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[7]               ; regout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[6] ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[6]               ; regout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[5] ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[5]               ; regout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[4] ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[4]               ; regout           ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~9              ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~9                 ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~13             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~13                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~15             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~15                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~17             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~17                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~19             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~19                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~21             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~21                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~23             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~23                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~25             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~25                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~27             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~27                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~29             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~29                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~31             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~31                ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~0           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~0              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~1           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~1              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~2           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~2              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~3           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~3              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~4           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~4              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~5           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~5              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~6           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~6              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~7           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~7              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~8           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~8              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~9           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~9              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~10          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~10             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~11          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~11             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~12          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~12             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~13          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~13             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~14          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~14             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~15          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~15             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~16          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~16             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~17          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~17             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~18          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~18             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~19          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~19             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~20          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~20             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~21          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~21             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~22          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~22             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~23          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~23             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~24          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~24             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~25          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~25             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~26          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~26             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~27          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~27             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~28          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~28             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~29          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~29             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~30          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~30             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~31          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~31             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~32          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~32             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~33          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~33             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~34          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~34             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~35          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~35             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~36          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~36             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~37          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~37             ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~9           ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~9              ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~10          ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~10             ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~11          ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~11             ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~12          ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~12             ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~13          ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~13             ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~14          ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~14             ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~15          ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~15             ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~16          ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~16             ; out0             ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                               ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |dop_block|1                                                                                                ; |dop_block|1                                                                                                   ; out              ;
; |dop_block|m[8]                                                                                             ; |dop_block|m[8]                                                                                                ; out              ;
; |dop_block|m[7]                                                                                             ; |dop_block|m[7]                                                                                                ; out              ;
; |dop_block|m[6]                                                                                             ; |dop_block|m[6]                                                                                                ; out              ;
; |dop_block|m[5]                                                                                             ; |dop_block|m[5]                                                                                                ; out              ;
; |dop_block|m[4]                                                                                             ; |dop_block|m[4]                                                                                                ; out              ;
; |dop_block|m[3]                                                                                             ; |dop_block|m[3]                                                                                                ; out              ;
; |dop_block|m[2]                                                                                             ; |dop_block|m[2]                                                                                                ; out              ;
; |dop_block|m[1]                                                                                             ; |dop_block|m[1]                                                                                                ; out              ;
; |dop_block|m[0]                                                                                             ; |dop_block|m[0]                                                                                                ; out              ;
; |dop_block|n[8]                                                                                             ; |dop_block|n[8]                                                                                                ; out              ;
; |dop_block|n[7]                                                                                             ; |dop_block|n[7]                                                                                                ; out              ;
; |dop_block|n[6]                                                                                             ; |dop_block|n[6]                                                                                                ; out              ;
; |dop_block|n[5]                                                                                             ; |dop_block|n[5]                                                                                                ; out              ;
; |dop_block|n[4]                                                                                             ; |dop_block|n[4]                                                                                                ; out              ;
; |dop_block|n[3]                                                                                             ; |dop_block|n[3]                                                                                                ; out              ;
; |dop_block|n[2]                                                                                             ; |dop_block|n[2]                                                                                                ; out              ;
; |dop_block|n[1]                                                                                             ; |dop_block|n[1]                                                                                                ; out              ;
; |dop_block|n[0]                                                                                             ; |dop_block|n[0]                                                                                                ; out              ;
; |dop_block|qq[8]                                                                                            ; |dop_block|qq[8]                                                                                               ; pin_out          ;
; |dop_block|qq[7]                                                                                            ; |dop_block|qq[7]                                                                                               ; pin_out          ;
; |dop_block|qq[6]                                                                                            ; |dop_block|qq[6]                                                                                               ; pin_out          ;
; |dop_block|qq[5]                                                                                            ; |dop_block|qq[5]                                                                                               ; pin_out          ;
; |dop_block|qq[4]                                                                                            ; |dop_block|qq[4]                                                                                               ; pin_out          ;
; |dop_block|qq[3]                                                                                            ; |dop_block|qq[3]                                                                                               ; pin_out          ;
; |dop_block|qq[2]                                                                                            ; |dop_block|qq[2]                                                                                               ; pin_out          ;
; |dop_block|qq[1]                                                                                            ; |dop_block|qq[1]                                                                                               ; pin_out          ;
; |dop_block|qq[0]                                                                                            ; |dop_block|qq[0]                                                                                               ; pin_out          ;
; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~0                 ; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~0                    ; out0             ;
; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~1                 ; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~1                    ; out0             ;
; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~2                 ; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~2                    ; out0             ;
; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~3                 ; |dop_block|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|_~3                    ; out0             ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita4   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita5   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita5      ; sumout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita5   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita6   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita6      ; sumout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita6   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita7   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita7      ; sumout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita7   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita7~COUT ; cout             ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita8   ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita8      ; sumout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[8] ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[8]               ; regout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[7] ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[7]               ; regout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[6] ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[6]               ; regout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[5] ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[5]               ; regout           ;
; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[4] ; |dop_block|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[4]               ; regout           ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~9              ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~9                 ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~13             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~13                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~15             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~15                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~17             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~17                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~19             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~19                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~21             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~21                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~23             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~23                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~25             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~25                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~27             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~27                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~29             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~29                ; out0             ;
; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~31             ; |dop_block|lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_vsg:auto_generated|op_1~31                ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~0           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~0              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~1           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~1              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~2           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~2              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~3           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~3              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~4           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~4              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~5           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~5              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~6           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~6              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~7           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~7              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~8           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~8              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~9           ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~9              ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~10          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~10             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~11          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~11             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~12          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~12             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~13          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~13             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~14          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~14             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~15          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~15             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~16          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~16             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~17          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~17             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~18          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~18             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~19          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~19             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~20          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~20             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~21          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~21             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~22          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~22             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~23          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~23             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~24          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~24             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~25          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~25             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~26          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~26             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~27          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~27             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~28          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~28             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~29          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~29             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~30          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~30             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~31          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~31             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~32          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~32             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~33          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~33             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~34          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~34             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~35          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~35             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~36          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~36             ; out0             ;
; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~37          ; |dop_block|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~37             ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~9           ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~9              ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~10          ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~10             ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~11          ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~11             ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~12          ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~12             ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~13          ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~13             ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~14          ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~14             ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~15          ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~15             ; out0             ;
; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~16          ; |dop_block|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~16             ; out0             ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Sep 20 12:00:04 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab2 -c lab2
Info: Using vector source file "D:/Sem5/SIFO/labs/lab2/Waveform1.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of Waveform1.vwf called lab2.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      33.77 %
Info: Number of transitions in simulation is 3479
Info: Vector file Waveform1.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Fri Sep 20 12:00:04 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


