static inline int F_1 ( int V_1 , int V_2 )\r\n{\r\nif ( F_2 ( V_1 , V_3 , V_2 , L_1 , V_3 ) != 0 )\r\nreturn - 1 ;\r\nF_3 ( V_1 , V_3 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_4 ( T_2 V_4 , T_2 V_5 )\r\n{\r\nunsigned long V_2 ;\r\nF_5 ( & V_6 , V_2 ) ;\r\n{\r\nunsigned int V_7 = V_8 [ V_4 ] . V_9 ;\r\nT_1 V_10 ;\r\nV_5 = F_6 ( V_8 [ V_4 ] . V_11 , V_5 ) ;\r\nF_7 ( V_5 , V_7 ) ; V_10 = F_8 ( V_7 + 1 ) ;\r\nF_9 ( & V_6 , V_2 ) ;\r\nreturn V_10 ;\r\n}\r\n}\r\nstatic void F_10 ( T_2 V_4 , T_2 V_5 , T_1 V_12 )\r\n{\r\nunsigned long V_2 ;\r\nF_5 ( & V_6 , V_2 ) ;\r\n{\r\nunsigned int V_7 = V_8 [ V_4 ] . V_9 ;\r\nT_1 V_10 = F_6 ( V_8 [ V_4 ] . V_11 , V_5 ) ;\r\nF_7 ( V_10 , V_7 ) ; F_7 ( V_12 , V_7 + 1 ) ;\r\nF_9 ( & V_6 , V_2 ) ;\r\n}\r\n}\r\nstatic void F_11 ( T_2 V_4 , T_2 V_5 , T_1 V_13 )\r\n{\r\nT_1 V_14 = F_4 ( V_4 , V_5 ) ;\r\nV_14 |= V_13 ;\r\nF_10 ( V_4 , V_5 , V_14 ) ;\r\n}\r\nstatic void F_12 ( T_2 V_4 , T_2 V_5 , T_1 V_13 )\r\n{\r\nT_1 V_14 = F_4 ( V_4 , V_5 ) ;\r\nV_14 &= ~ V_13 ;\r\nF_10 ( V_4 , V_5 , V_14 ) ;\r\n}\r\nstatic void F_13 ( T_2 V_4 , T_2 V_5 , T_1 V_13 , int V_15 )\r\n{\r\nT_1 V_14 = F_4 ( V_4 , V_5 ) ;\r\nif ( V_15 )\r\nV_14 |= V_13 ;\r\nelse\r\nV_14 &= ~ V_13 ;\r\nF_10 ( V_4 , V_5 , V_14 ) ;\r\n}\r\nstatic T_2 F_14 ( T_2 V_4 , T_2 V_5 )\r\n{\r\nT_2 V_16 , V_15 ;\r\nV_16 = F_4 ( V_4 , V_5 ) ;\r\nV_15 = F_4 ( V_4 , V_5 + 1 ) ;\r\nreturn ( V_16 + ( V_15 << 8 ) ) ;\r\n}\r\nstatic void F_15 ( T_2 V_4 , T_2 V_5 , T_2 V_12 )\r\n{\r\nF_10 ( V_4 , V_5 , V_12 & 0xff ) ;\r\nF_10 ( V_4 , V_5 + 1 , V_12 >> 8 ) ;\r\n}\r\nstatic void F_16 ( T_2 V_17 )\r\n{\r\nint V_18 ;\r\nT_3 * V_19 = & V_8 [ V_17 ] . V_20 . V_21 ;\r\nV_19 -> V_22 = F_4 ( V_17 , V_23 ) ;\r\nV_19 -> V_22 &= ( V_24 | V_25 ) ;\r\nV_19 -> V_26 = F_4 ( V_17 , V_27 ) ;\r\nfor ( V_18 = 0 ; V_18 < 6 ; V_18 ++ )\r\nV_19 -> V_28 [ V_18 ] = F_4 ( V_17 , F_17 ( 0 ) + V_18 ) ;\r\n}\r\nstatic void F_18 ( T_2 V_17 )\r\n{\r\nint V_18 ;\r\nT_1 V_29 ;\r\nT_3 * V_19 = & V_8 [ V_17 ] . V_20 . V_21 ;\r\nV_29 = F_4 ( V_17 , V_27 ) ;\r\nF_10 ( V_17 , V_27 , V_19 -> V_26 ) ;\r\nif ( V_29 & V_30 ) F_19 ( 50 ) ;\r\nV_29 = F_4 ( V_17 , V_23 ) ;\r\nV_29 &= ~ ( V_24 | V_25 ) ;\r\nF_10 ( V_17 , V_23 , V_29 | V_19 -> V_22 ) ;\r\nfor ( V_18 = 0 ; V_18 < 6 ; V_18 ++ )\r\nF_10 ( V_17 , F_17 ( 0 ) + V_18 , V_19 -> V_28 [ V_18 ] ) ;\r\n}\r\nstatic T_4 T_5 F_20 ( T_2 V_17 , char * V_31 )\r\n{\r\nstruct V_32 * V_33 = & V_8 [ V_17 ] ;\r\nT_3 * V_19 = & V_8 [ V_17 ] . V_20 . V_21 ;\r\nT_4 V_13 = 0xffff ;\r\nif ( V_34 == - 1 ) V_34 = 1 ;\r\nF_21 ( V_19 -> V_26 , V_35 , V_34 ) ;\r\nF_21 ( V_19 -> V_26 , V_36 , V_37 ) ;\r\nF_21 ( V_19 -> V_26 , V_38 , V_39 ) ;\r\nif ( V_19 -> V_26 & V_35 )\r\nstrcat ( V_31 , L_2 ) ;\r\nif ( V_19 -> V_26 & V_36 )\r\nstrcat ( V_31 , L_3 ) ;\r\nif ( V_19 -> V_26 & V_38 )\r\nstrcat ( V_31 , L_4 ) ;\r\nif ( V_19 -> V_22 & V_25 )\r\nstrcat ( V_31 , L_5 ) ;\r\nif ( V_19 -> V_26 & V_35 )\r\nV_13 &= ~ 0x8000 ;\r\nif ( V_40 > 0 ) {\r\nstrcat ( V_31 , L_6 ) ;\r\nV_13 &= ~ 0x1000 ;\r\n}\r\nif ( V_41 > 0 ) {\r\nstrcat ( V_31 , L_7 ) ;\r\nV_13 &= ~ 0x0600 ;\r\n}\r\nif ( ! ( V_33 -> V_2 & V_42 ) ) {\r\nif ( V_43 >= 0 )\r\nV_19 -> V_28 [ 0 ] = V_19 -> V_28 [ 3 ] = V_43 ;\r\nif ( V_44 > 0 ) {\r\nV_19 -> V_28 [ 1 ] = V_44 ;\r\nV_19 -> V_28 [ 4 ] = V_44 * 2 + 4 ;\r\n}\r\nif ( V_19 -> V_28 [ 1 ] == 0 ) {\r\nV_19 -> V_28 [ 1 ] = 6 ; V_19 -> V_28 [ 4 ] = 16 ;\r\nif ( V_19 -> V_28 [ 0 ] == 0 )\r\nV_19 -> V_28 [ 0 ] = V_19 -> V_28 [ 3 ] = 1 ;\r\n}\r\nif ( V_45 >= 0 )\r\nV_19 -> V_28 [ 2 ] = V_19 -> V_28 [ 5 ] = V_45 ;\r\nV_31 += strlen ( V_31 ) ;\r\nsprintf ( V_31 , L_8 , V_19 -> V_28 [ 0 ] , V_19 -> V_28 [ 1 ] ,\r\nV_19 -> V_28 [ 2 ] , V_19 -> V_28 [ 3 ] , V_19 -> V_28 [ 4 ] , V_19 -> V_28 [ 5 ] ) ;\r\n}\r\nreturn V_13 ;\r\n}\r\nstatic void F_22 ( T_2 V_17 )\r\n{\r\nT_6 * V_19 = & V_8 [ V_17 ] . V_20 . V_46 ;\r\nV_19 -> V_47 = F_4 ( V_17 , V_48 ) ;\r\nif ( V_8 [ V_17 ] . type == V_49 )\r\nV_19 -> V_50 = F_4 ( V_17 , V_51 ) ;\r\n}\r\nstatic void F_23 ( T_2 V_17 )\r\n{\r\nT_6 * V_19 = & V_8 [ V_17 ] . V_20 . V_46 ;\r\nF_10 ( V_17 , V_48 , V_19 -> V_47 ) ;\r\nif ( V_8 [ V_17 ] . type == V_49 )\r\nF_10 ( V_17 , V_51 , V_19 -> V_50 ) ;\r\n}\r\nstatic T_4 T_5 F_24 ( T_2 V_17 , char * V_31 )\r\n{\r\nT_6 * V_19 = & V_8 [ V_17 ] . V_20 . V_46 ;\r\nF_21 ( V_19 -> V_47 , V_52 , V_53 ) ;\r\nF_21 ( V_19 -> V_50 , V_54 , V_55 ) ;\r\nif ( V_19 -> V_47 & V_52 )\r\nstrcat ( V_31 , L_9 ) ;\r\nif ( V_19 -> V_47 & V_56 )\r\nstrcat ( V_31 , L_5 ) ;\r\nif ( V_8 [ V_17 ] . type == V_49 ) {\r\nT_1 V_57 = F_4 ( V_17 , V_58 ) ;\r\nif ( V_57 & V_59 ) {\r\nstrcat ( V_31 , L_10 ) ;\r\nif ( V_57 & V_60 )\r\nstrcat ( V_31 , L_11 ) ;\r\n}\r\nif ( V_19 -> V_50 & V_54 )\r\nstrcat ( V_31 , L_12 ) ;\r\nif ( V_19 -> V_50 & V_61 )\r\nstrcat ( V_31 , L_13 ) ;\r\n}\r\nreturn 0xffff ;\r\n}\r\nstatic void F_25 ( T_2 V_17 )\r\n{\r\nstruct V_32 * V_33 = & V_8 [ V_17 ] ;\r\nif ( V_33 -> V_2 & V_62 )\r\nF_16 ( V_17 ) ;\r\nelse if ( V_33 -> V_2 & V_63 )\r\nF_22 ( V_17 ) ;\r\n}\r\nstatic void F_26 ( T_2 V_17 )\r\n{\r\nstruct V_32 * V_33 = & V_8 [ V_17 ] ;\r\nif ( V_33 -> V_2 & V_62 )\r\nF_18 ( V_17 ) ;\r\nelse {\r\nF_10 ( V_17 , V_64 , 0x00 ) ;\r\nF_10 ( V_17 , V_65 , 0x00 ) ;\r\n}\r\nF_13 ( V_17 , V_66 , V_67 , V_33 -> V_68 ) ;\r\nif ( V_33 -> V_2 & V_63 )\r\nF_23 ( V_17 ) ;\r\n}\r\nstatic T_4 T_5 F_27 ( T_2 V_17 , T_2 V_69 )\r\n{\r\nT_2 V_18 ;\r\nT_4 V_70 = 0xffff ;\r\nchar V_31 [ 128 ] ;\r\nfor ( V_18 = V_17 ; V_18 < V_17 + V_69 ; V_18 ++ ) {\r\nif ( V_8 [ V_18 ] . V_2 & V_71 ) {\r\nF_28 ( V_72 L_14 , V_18 ) ;\r\ncontinue;\r\n}\r\nV_31 [ 0 ] = '\0' ;\r\nF_25 ( V_18 ) ;\r\nif ( V_8 [ V_18 ] . V_2 & V_62 )\r\nV_70 = F_20 ( V_18 , V_31 ) ;\r\nelse if ( V_8 [ V_18 ] . V_2 & V_63 )\r\nV_70 = F_24 ( V_18 , V_31 ) ;\r\nF_26 ( V_18 ) ;\r\nF_28 ( V_72 L_15 , V_18 ,\r\n( * V_31 ) ? V_31 : L_16 ) ;\r\n}\r\nreturn V_70 ;\r\n}\r\nstatic T_7 V_3 ( int V_1 , void * V_73 )\r\n{\r\nF_4 ( V_74 , V_75 ) ;\r\nV_76 ++ ;\r\nF_29 ( L_17 , V_1 ) ;\r\nreturn V_77 ;\r\n}\r\nstatic T_4 T_5 F_30 ( T_2 V_4 , int V_1 )\r\n{\r\nF_29 ( L_18 , V_1 ) ;\r\nif ( F_2 ( V_1 , V_3 , V_78 , L_19 ,\r\nV_3 ) != 0 )\r\nreturn 1 ;\r\nV_76 = 0 ; V_74 = V_4 ;\r\nF_31 ( 10 ) ;\r\nif ( V_76 ) {\r\nF_3 ( V_1 , V_3 ) ;\r\nF_29 ( L_20 ) ;\r\nreturn 1 ;\r\n}\r\nF_10 ( V_4 , V_79 , V_80 | ( V_1 << 4 ) ) ;\r\nF_11 ( V_4 , V_65 , V_81 ) ;\r\nF_32 ( 1000 ) ;\r\nF_3 ( V_1 , V_3 ) ;\r\nF_10 ( V_4 , V_79 , 0 ) ;\r\nF_29 ( L_21 , V_76 ) ;\r\nreturn ( V_76 != 1 ) ;\r\n}\r\nstatic T_4 T_5 F_33 ( T_2 V_4 , T_4 V_82 )\r\n{\r\nT_4 V_83 = 0 ;\r\nint V_18 ;\r\n#ifdef F_34\r\n#define F_35 0x4d0\r\nV_82 &= ~ ( F_8 ( F_35 ) | ( F_8 ( F_35 + 1 ) << 8 ) ) ;\r\n#endif\r\nif ( V_84 ) {\r\nF_26 ( V_4 ) ;\r\nF_10 ( V_4 , V_79 , 0 ) ;\r\nfor ( V_18 = 0 ; V_18 < 16 ; V_18 ++ )\r\nif ( ( V_82 & ( 1 << V_18 ) ) && ( F_30 ( V_4 , V_18 ) == 0 ) )\r\nV_83 |= ( 1 << V_18 ) ;\r\nfor ( V_18 = 0 ; V_18 < 16 ; V_18 ++ )\r\nif ( ( V_83 & ( 1 << V_18 ) ) && ( F_30 ( V_4 , V_18 ) != 0 ) )\r\nV_83 ^= ( 1 << V_18 ) ;\r\n}\r\nF_28 ( V_72 L_22 ) ;\r\nif ( V_83 ) {\r\nF_28 ( L_23 ) ;\r\n} else {\r\nfor ( V_18 = 0 ; V_18 < 16 ; V_18 ++ )\r\nif ( ( V_82 & ( 1 << V_18 ) ) && ( F_1 ( V_18 , V_78 ) == 0 ) )\r\nV_83 |= ( 1 << V_18 ) ;\r\nF_28 ( L_24 ) ;\r\nif ( ! V_85 && ( V_86 == 0 ) ) V_86 = V_87 ;\r\n}\r\nF_28 ( L_25 ) ;\r\nfor ( V_18 = 0 ; V_18 < 16 ; V_18 ++ )\r\nif ( V_83 & ( 1 << V_18 ) )\r\nF_28 ( L_26 , ( ( V_83 & ( ( 1 << V_18 ) - 1 ) ) ? L_27 : L_28 ) , V_18 ) ;\r\nif ( V_83 == 0 ) F_28 ( L_29 ) ;\r\nreturn V_83 ;\r\n}\r\nstatic int F_36 ( int V_69 )\r\n{\r\nreturn V_69 / V_88 ;\r\n}\r\nstatic int T_5 F_37 ( unsigned int V_7 , T_2 V_4 )\r\n{\r\nT_1 V_10 ;\r\nint type = - 1 ;\r\nV_8 [ V_89 ] . V_9 = V_7 ;\r\nV_8 [ V_89 ] . V_11 = V_4 ;\r\nif ( V_90 ) {\r\nF_12 ( V_89 , V_27 , V_30 ) ;\r\nF_19 ( 50 ) ;\r\n}\r\nif ( ( V_10 = F_4 ( V_89 , V_91 ) ) & 0x70 )\r\nreturn - 1 ;\r\nswitch ( V_10 ) {\r\ncase 0x82 :\r\ntype = V_92 ; break;\r\ncase 0x83 :\r\ntype = V_93 ; break;\r\ncase 0x84 :\r\ntype = V_94 ; break;\r\ncase 0x88 : case 0x89 : case 0x8a :\r\ntype = V_95 ; break;\r\n}\r\nF_7 ( 0x0e , V_7 ) ;\r\nF_7 ( 0x37 , V_7 ) ;\r\nF_11 ( V_89 , V_96 , V_97 ) ;\r\nV_10 = F_4 ( V_89 , V_91 ) ;\r\nif ( V_10 & V_98 ) {\r\nF_12 ( V_89 , V_96 , V_97 ) ;\r\ntype = ( ( V_10 & 7 ) >= 4 ) ? V_49 : V_99 ;\r\n}\r\nV_10 = F_4 ( V_89 , V_100 ) ;\r\nif ( ( V_10 == V_101 ) || ( V_10 == V_102 ) )\r\ntype = V_103 ;\r\nF_10 ( V_89 , V_104 , 0 ) ;\r\nV_10 = F_4 ( V_89 , V_104 ) ;\r\nif ( ( V_10 & V_105 ) == V_105 ) {\r\nV_10 = F_4 ( V_89 , V_104 ) ;\r\nif ( ( V_10 & V_105 ) == 0 ) {\r\ntype = ( V_10 & V_106 ) ? V_107 : V_108 ;\r\nF_10 ( V_89 , V_109 , 0xe5 ) ;\r\nif ( F_4 ( V_89 , V_109 ) != 0xe5 )\r\ntype = V_110 ;\r\n}\r\n}\r\nreturn type ;\r\n}\r\nstatic int T_5 F_38 ( T_2 V_4 )\r\n{\r\nT_1 V_111 ;\r\nunsigned int V_112 , V_113 ;\r\nV_111 = F_4 ( V_4 , V_114 ) ;\r\nV_112 = F_14 ( V_4 , F_39 ( 0 ) + V_115 ) ;\r\nV_113 = F_14 ( V_4 , F_39 ( 0 ) + V_116 ) ;\r\nif ( ( V_111 & V_117 ) && ( V_111 & V_118 ) &&\r\n( F_4 ( V_4 , V_66 ) & V_119 ) &&\r\n( F_4 ( V_4 , V_120 ) & F_40 ( 0 ) ) &&\r\n( ( V_112 & 0xfeef ) != 0x02e8 ) ) {\r\nif ( ! F_41 ( V_112 , V_113 - V_112 + 1 , L_30 ) )\r\nreturn 1 ;\r\nF_42 ( V_112 , V_113 - V_112 + 1 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_5 F_43 ( unsigned int V_7 , int V_11 , int type )\r\n{\r\nV_8 [ V_89 ] . V_9 = V_7 ;\r\nV_8 [ V_89 ] . V_11 = V_11 ;\r\nV_8 [ V_89 ] . type = type ;\r\nV_8 [ V_89 ] . V_2 = V_121 [ type ] . V_2 ;\r\nif ( F_38 ( V_89 ) )\r\nV_8 [ V_89 ] . V_2 |= V_71 ;\r\nV_89 ++ ;\r\n}\r\nstatic void T_5 F_44 ( int V_69 , int type )\r\n{\r\nT_4 V_13 = 0 , V_18 , V_122 ;\r\nint V_123 = 0 ;\r\nstruct V_32 * V_33 = & V_8 [ V_89 - V_69 ] ;\r\nV_122 = V_89 - V_69 ;\r\nif ( V_122 == 0 ) F_28 ( L_31 ) ;\r\nF_28 ( V_72 L_32 , V_121 [ type ] . V_124 ) ;\r\nF_28 ( L_33 ,\r\nV_33 -> V_9 , V_33 -> V_11 * 0x40 ) ;\r\nF_28 ( L_34 , V_69 , ( ( V_69 > 1 ) ? L_35 : L_28 ) ) ;\r\nif ( V_125 == 0 )\r\nV_13 = V_126 ;\r\nelse\r\nfor ( V_18 = V_13 = 0 ; V_18 < V_125 ; V_18 ++ )\r\nV_13 |= ( 1 << V_127 [ V_18 ] ) ;\r\nV_13 &= V_128 & F_27 ( V_122 , V_69 ) ;\r\nV_13 = F_33 ( V_122 , V_13 ) ;\r\nif ( ! V_86 ) {\r\nT_4 V_129 = ( V_13 & 0xff20 ) ;\r\nV_129 = V_129 & ( V_129 - 1 ) ;\r\nif ( ( V_129 & ( V_129 - 1 ) ) == 0 )\r\nV_86 = V_87 ;\r\n}\r\nif ( ! V_130 && ( V_85 || ! V_86 ) ) {\r\nT_4 V_131 = V_13 & ( ( V_85 ) ? ( 1 << V_85 ) : ~ ( 1 << 12 ) ) ;\r\nfor ( V_85 = 15 ; V_85 > 0 ; V_85 -- )\r\nif ( ( V_131 & ( 1 << V_85 ) ) &&\r\n( F_1 ( V_85 , V_78 ) == 0 ) )\r\nbreak;\r\nif ( V_85 ) {\r\nV_130 = 1 ;\r\nV_123 = V_85 ;\r\nF_28 ( L_36 , V_85 ) ;\r\n}\r\n}\r\nif ( ! V_123 ) {\r\nif ( V_86 == 0 )\r\nV_86 = V_87 ;\r\nF_28 ( L_37 ,\r\nV_86 * 1000 / V_87 ) ;\r\n}\r\nfor ( V_18 = 0 ; V_18 < V_69 ; V_18 ++ ) {\r\nV_33 [ V_18 ] . V_8 . V_132 |= V_133 ;\r\nV_33 [ V_18 ] . V_8 . V_134 = 0x1000 ;\r\nV_33 [ V_18 ] . V_8 . V_126 = V_13 ;\r\nV_33 [ V_18 ] . V_85 = V_123 ;\r\n}\r\n}\r\nstatic void T_5 F_45 ( void )\r\n{\r\nint V_18 , V_135 , V_4 , V_136 , V_69 , V_137 ;\r\nunsigned int V_7 ;\r\n#ifdef F_46\r\nstruct V_138 * V_139 ;\r\nstruct V_140 * V_73 ;\r\nfor ( V_139 = V_141 ; V_139 -> V_142 ; V_139 ++ ) {\r\nif ( ( V_73 = F_47 ( NULL , V_139 -> V_142 , V_139 -> V_143 , NULL ) ) ) {\r\nif ( F_48 ( V_73 ) < 0 )\r\ncontinue;\r\nif ( F_49 ( V_73 ) < 0 ) {\r\nF_28 ( L_38 ) ;\r\nF_50 ( V_73 ) ;\r\nbreak;\r\n}\r\nif ( ! F_51 ( V_73 , 0 ) ) {\r\nF_28 ( L_39 ) ;\r\nF_50 ( V_73 ) ;\r\nbreak;\r\n}\r\nV_144 = F_52 ( V_73 , 0 ) ;\r\nV_145 = V_73 ;\r\nbreak;\r\n}\r\n}\r\n#endif\r\nif ( ! F_41 ( V_144 , 2 , L_30 ) ) {\r\nif ( V_89 == 0 )\r\nF_28 ( L_40 , V_144 ) ;\r\nreturn;\r\n}\r\nV_137 = F_37 ( V_144 , 0 ) ;\r\nif ( ( V_137 == V_94 ) && ( F_37 ( V_144 , 1 ) != V_137 ) ) {\r\nfor ( V_18 = 0 ; V_18 < 4 ; V_18 ++ ) {\r\nif ( V_18 == V_146 ) continue;\r\nV_7 = V_144 + ( ( V_18 & 1 ) << 2 ) + ( ( V_18 & 2 ) << 1 ) ;\r\nV_4 = ( V_18 & 1 ) << 1 ;\r\nif ( F_37 ( V_7 , V_4 ) == V_94 ) {\r\nF_43 ( V_7 , V_4 , V_147 ) ;\r\nF_44 ( 1 , V_147 ) ;\r\n}\r\n}\r\n} else {\r\nfor ( V_18 = 0 ; V_18 < 8 ; V_18 += 2 ) {\r\nif ( V_89 && ! V_148 && ( V_18 == 4 ) )\r\nbreak;\r\nV_7 = V_144 + 2 * ( V_18 >> 2 ) ;\r\nV_4 = ( V_18 & 3 ) ;\r\nV_137 = F_37 ( V_7 , V_4 ) ;\r\nif ( V_137 < 0 ) continue;\r\nfor ( V_135 = V_69 = 0 ; V_135 < 2 ; V_135 ++ ) {\r\nif ( ( V_146 == V_18 + V_135 ) || ( F_37 ( V_7 , V_4 + V_135 ) < 0 ) )\r\ncontinue;\r\nfor ( V_136 = 0 ; V_136 <= V_89 ; V_136 ++ )\r\nF_10 ( V_136 , F_53 ( 0 ) + V_149 , V_136 ) ;\r\nfor ( V_136 = 0 ; V_136 <= V_89 ; V_136 ++ )\r\nif ( F_4 ( V_136 , F_53 ( 0 ) + V_149 ) != V_136 )\r\nbreak;\r\nif ( V_136 <= V_89 ) break;\r\nF_43 ( V_7 , V_4 + V_135 , V_137 ) ; V_69 ++ ;\r\n}\r\nif ( V_69 != 0 ) F_44 ( V_69 , V_137 ) ;\r\n}\r\n}\r\n}\r\nstatic T_7 F_54 ( int V_1 , void * V_73 )\r\n{\r\nint V_18 , V_135 , V_150 ;\r\nT_4 V_151 , V_152 ;\r\nT_8 V_2 = 0 ;\r\nint V_153 = 0 ;\r\nF_29 ( L_41 , V_1 ) ;\r\nfor ( V_135 = 0 ; V_135 < 20 ; V_135 ++ ) {\r\nV_152 = 0 ;\r\nfor ( V_18 = 0 ; V_18 < V_89 ; V_18 ++ ) {\r\nif ( V_8 [ V_18 ] . V_85 != V_1 )\r\ncontinue;\r\nV_153 = 1 ;\r\nF_55 ( V_18 , V_2 ) ;\r\nV_150 = F_4 ( V_18 , V_75 ) ;\r\nif ( ( V_150 == 0 ) || ( F_4 ( V_18 , V_91 ) & 0x70 ) ) {\r\nF_56 ( V_18 , V_2 ) ;\r\ncontinue;\r\n}\r\nV_151 = ( V_150 & V_80 ) ? V_154 : 0 ;\r\nif ( F_4 ( V_18 , V_66 ) & V_119 )\r\nV_151 |= ( V_150 & V_155 ) ? V_156 : 0 ;\r\nelse {\r\nV_151 |= ( V_150 & V_157 ) ? V_158 : 0 ;\r\nV_151 |= ( V_150 & V_159 ) ? V_160 : 0 ;\r\nV_151 |= ( V_150 & V_161 ) ? V_162 : 0 ;\r\n}\r\nF_56 ( V_18 , V_2 ) ;\r\nF_29 ( L_42 , V_18 , V_151 ) ;\r\nif ( V_151 )\r\nF_57 ( & V_8 [ V_18 ] . V_8 , V_151 ) ;\r\nV_152 |= V_151 ;\r\n}\r\nif ( ! V_152 ) break;\r\n}\r\nif ( V_135 == 20 )\r\nF_28 ( V_163 L_43 ) ;\r\nF_29 ( L_44 ) ;\r\nreturn F_58 ( V_153 ) ;\r\n}\r\nstatic void F_59 ( T_8 V_12 )\r\n{\r\nF_54 ( 0 , NULL ) ;\r\nV_164 . V_165 = V_166 + V_86 ;\r\nF_60 ( & V_164 ) ;\r\n}\r\nstatic int F_61 ( T_2 V_4 , T_4 * V_167 )\r\n{\r\nT_4 V_168 ;\r\nV_168 = F_4 ( V_4 , V_114 ) ;\r\n* V_167 = ( ( V_168 & V_117 ) == V_117 )\r\n? V_154 : 0 ;\r\nif ( F_4 ( V_4 , V_66 ) & V_119 )\r\n* V_167 |= ( V_168 & V_169 ) ? 0 : V_156 ;\r\nelse {\r\n* V_167 |= ( V_168 & V_170 ) ? 0 : V_158 ;\r\n* V_167 |= ( V_168 & V_171 ) ? 0 : V_160 ;\r\n}\r\n* V_167 |= ( V_168 & V_172 ) ? V_173 : 0 ;\r\n* V_167 |= ( V_168 & V_174 ) ? V_162 : 0 ;\r\n* V_167 |= ( V_168 & V_118 ) ? V_175 : 0 ;\r\nif ( V_8 [ V_4 ] . type == V_49 ) {\r\nV_168 = F_4 ( V_4 , V_176 ) ;\r\nif ( V_8 [ V_4 ] . V_11 & 1 ) {\r\n* V_167 |= ( V_168 & V_177 ) ? 0 : V_178 ;\r\n* V_167 |= ( V_168 & V_179 ) ? 0 : V_180 ;\r\n} else {\r\n* V_167 |= ( V_168 & V_181 ) ? 0 : V_178 ;\r\n* V_167 |= ( V_168 & V_182 ) ? 0 : V_180 ;\r\n}\r\n}\r\nF_29 ( L_45 , V_4 , * V_167 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_62 ( T_2 V_4 , T_9 * V_20 )\r\n{\r\nstruct V_32 * V_33 = & V_8 [ V_4 ] ;\r\nT_1 V_5 ;\r\nF_29 ( L_46\r\nL_47 , V_4 , V_20 -> V_2 ,\r\nV_20 -> V_183 , V_20 -> V_184 , V_20 -> V_185 , V_20 -> V_186 ) ;\r\nF_26 ( V_4 ) ;\r\nV_5 = V_33 -> V_68 ;\r\nV_5 |= V_20 -> V_185 ;\r\nV_5 |= ( V_20 -> V_2 & V_187 ) ? 0 : V_188 ;\r\nV_5 |= ( V_20 -> V_2 & V_189 ) ? V_119 : 0 ;\r\nF_10 ( V_4 , V_66 , V_5 ) ;\r\nV_5 = V_190 ;\r\nif ( V_20 -> V_2 & V_191 ) V_5 |= V_192 ;\r\nif ( V_20 -> V_2 & V_193 ) V_5 |= V_194 ;\r\nif ( V_33 -> V_2 & V_62 ) {\r\nif ( V_20 -> V_184 != 0 ) {\r\nif ( V_20 -> V_184 == 120 )\r\nV_5 |= V_195 ;\r\nelse if ( V_20 -> V_184 == V_20 -> V_183 )\r\nV_5 |= V_196 ;\r\nelse return - V_197 ;\r\n}\r\nif ( V_20 -> V_183 != 0 ) {\r\nV_5 |= V_198 ;\r\nif ( V_20 -> V_183 == 33 )\r\nF_11 ( V_4 , V_23 , V_199 ) ;\r\nelse if ( V_20 -> V_183 == 50 )\r\nF_12 ( V_4 , V_23 , V_199 ) ;\r\nelse return - V_197 ;\r\n}\r\n} else if ( V_33 -> V_2 & V_200 ) {\r\nif ( V_20 -> V_184 != 0 ) {\r\nif ( V_20 -> V_184 == 120 )\r\nV_5 |= V_195 ;\r\nelse if ( V_20 -> V_184 == V_20 -> V_183 )\r\nV_5 |= V_196 ;\r\nelse return - V_197 ;\r\n}\r\nif ( V_20 -> V_183 != 0 ) {\r\nV_5 |= V_198 ;\r\nif ( V_20 -> V_183 == 33 )\r\nF_11 ( V_4 , V_58 , V_201 ) ;\r\nelse if ( V_20 -> V_183 == 50 )\r\nF_12 ( V_4 , V_58 , V_201 ) ;\r\nelse return - V_197 ;\r\n}\r\n} else if ( V_33 -> V_2 & V_202 ) {\r\nswitch ( V_20 -> V_183 ) {\r\ncase 0 : break;\r\ncase 33 : V_5 |= V_203 ; break;\r\ncase 50 : V_5 |= V_198 ; break;\r\ndefault: return - V_197 ;\r\n}\r\nswitch ( V_20 -> V_184 ) {\r\ncase 0 : break;\r\ncase 50 : V_5 |= V_196 ; break;\r\ncase 120 : V_5 |= V_195 ; break;\r\ndefault: return - V_197 ;\r\n}\r\n} else {\r\nswitch ( V_20 -> V_183 ) {\r\ncase 0 : break;\r\ncase 50 : V_5 |= V_198 ; break;\r\ndefault: return - V_197 ;\r\n}\r\nswitch ( V_20 -> V_184 ) {\r\ncase 0 : break;\r\ncase 50 : V_5 |= V_196 | V_204 ; break;\r\ncase 120 : V_5 |= V_195 | V_205 ; break;\r\ndefault: return - V_197 ;\r\n}\r\n}\r\nif ( V_5 != F_4 ( V_4 , V_206 ) )\r\nF_10 ( V_4 , V_206 , V_5 ) ;\r\nif ( V_33 -> V_2 & V_62 ) {\r\nF_13 ( V_4 , V_23 , V_207 ,\r\nV_20 -> V_2 & V_208 ) ;\r\n}\r\nV_5 = V_33 -> V_85 << 4 ;\r\nif ( V_20 -> V_186 & V_154 ) V_5 |= V_80 ;\r\nif ( V_20 -> V_2 & V_189 ) {\r\nif ( V_20 -> V_186 & V_156 ) V_5 |= V_155 ;\r\n} else {\r\nif ( V_20 -> V_186 & V_158 ) V_5 |= V_157 ;\r\nif ( V_20 -> V_186 & V_160 ) V_5 |= V_159 ;\r\nif ( V_20 -> V_186 & V_162 ) V_5 |= V_161 ;\r\n}\r\nF_10 ( V_4 , V_79 , V_5 ) ;\r\nF_4 ( V_4 , V_75 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_63 ( T_2 V_4 , struct V_209 * V_210 )\r\n{\r\nT_1 V_211 , V_212 ;\r\nF_29 ( L_48\r\nL_49 , V_4 , V_210 -> V_211 , V_210 -> V_2 , V_210 -> V_213 ,\r\n( unsigned long long ) V_210 -> V_112 , ( unsigned long long ) V_210 -> V_113 ) ;\r\nV_211 = V_210 -> V_211 ;\r\nif ( ( V_211 > 1 ) || ( V_210 -> V_112 > 0xffff ) || ( V_210 -> V_113 > 0xffff ) ||\r\n( V_210 -> V_113 < V_210 -> V_112 ) ) return - V_197 ;\r\nif ( F_4 ( V_4 , V_120 ) & F_40 ( V_211 ) )\r\nF_12 ( V_4 , V_120 , F_40 ( V_211 ) ) ;\r\nF_15 ( V_4 , F_39 ( V_211 ) + V_115 , V_210 -> V_112 ) ;\r\nF_15 ( V_4 , F_39 ( V_211 ) + V_116 , V_210 -> V_113 ) ;\r\nV_212 = F_4 ( V_4 , V_214 ) & ~ F_64 ( V_211 ) ;\r\nif ( V_210 -> V_213 ) V_212 |= F_65 ( V_211 ) ;\r\nif ( V_210 -> V_2 & V_215 ) V_212 |= F_66 ( V_211 ) ;\r\nif ( V_210 -> V_2 & V_216 ) V_212 |= F_67 ( V_211 ) ;\r\nif ( V_210 -> V_2 & V_217 ) V_212 |= F_68 ( V_211 ) ;\r\nF_10 ( V_4 , V_214 , V_212 ) ;\r\nif ( V_210 -> V_2 & V_218 )\r\nF_11 ( V_4 , V_120 , F_40 ( V_211 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_69 ( T_2 V_4 , struct V_219 * V_220 )\r\n{\r\nT_2 V_122 , V_18 ;\r\nT_1 V_211 ;\r\nF_29 ( L_50\r\nL_51 , V_4 , V_220 -> V_211 , V_220 -> V_2 , V_220 -> V_213 ,\r\n( unsigned long long ) V_220 -> V_221 -> V_112 ,\r\n( unsigned long long ) V_220 -> V_221 -> V_222 , V_220 -> V_223 ) ;\r\nV_211 = V_220 -> V_211 ;\r\nif ( ( V_211 > 4 ) || ( V_220 -> V_223 > 0x3ffffff ) ||\r\n( V_220 -> V_221 -> V_112 > V_220 -> V_221 -> V_222 ) || ( V_220 -> V_213 > 1000 ) )\r\nreturn - V_197 ;\r\nif ( ( V_220 -> V_221 -> V_112 > 0xffffff ) || ( V_220 -> V_221 -> V_222 > 0xffffff ) )\r\nreturn - V_197 ;\r\nif ( F_4 ( V_4 , V_120 ) & F_70 ( V_211 ) )\r\nF_12 ( V_4 , V_120 , F_70 ( V_211 ) ) ;\r\nV_122 = F_53 ( V_211 ) ;\r\nV_18 = ( V_220 -> V_221 -> V_112 >> 12 ) & 0x0fff ;\r\nif ( V_220 -> V_2 & V_216 ) V_18 |= V_224 ;\r\nif ( V_220 -> V_2 & V_215 ) V_18 |= V_225 ;\r\nF_15 ( V_4 , V_122 + V_115 , V_18 ) ;\r\nV_18 = ( V_220 -> V_221 -> V_222 >> 12 ) & 0x0fff ;\r\nswitch ( F_36 ( V_220 -> V_213 ) ) {\r\ncase 0 : break;\r\ncase 1 : V_18 |= V_226 ; break;\r\ncase 2 : V_18 |= V_227 ; break;\r\ndefault: V_18 |= V_227 | V_226 ; break;\r\n}\r\nF_15 ( V_4 , V_122 + V_116 , V_18 ) ;\r\nV_18 = ( ( V_220 -> V_223 - V_220 -> V_221 -> V_112 ) >> 12 ) & 0x3fff ;\r\nif ( V_220 -> V_2 & V_228 ) V_18 |= V_229 ;\r\nif ( V_220 -> V_2 & V_230 ) V_18 |= V_231 ;\r\nF_15 ( V_4 , V_122 + V_149 , V_18 ) ;\r\nif ( V_220 -> V_2 & V_218 )\r\nF_11 ( V_4 , V_120 , F_70 ( V_211 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_71 ( struct V_232 * V_17 , T_4 * V_167 )\r\n{\r\nunsigned int V_4 = F_72 ( V_17 , struct V_32 , V_8 ) -> V_233 ;\r\nif ( V_8 [ V_4 ] . V_2 & V_71 ) {\r\n* V_167 = 0 ;\r\nreturn - V_197 ;\r\n}\r\nF_73 ( F_61 ( V_4 , V_167 ) ) ;\r\n}\r\nstatic int F_74 ( struct V_232 * V_17 , T_9 * V_20 )\r\n{\r\nunsigned int V_4 = F_72 ( V_17 , struct V_32 , V_8 ) -> V_233 ;\r\nif ( V_8 [ V_4 ] . V_2 & V_71 )\r\nreturn - V_197 ;\r\nF_73 ( F_62 ( V_4 , V_20 ) ) ;\r\n}\r\nstatic int F_75 ( struct V_232 * V_17 , struct V_209 * V_210 )\r\n{\r\nunsigned int V_4 = F_72 ( V_17 , struct V_32 , V_8 ) -> V_233 ;\r\nif ( V_8 [ V_4 ] . V_2 & V_71 )\r\nreturn - V_197 ;\r\nF_73 ( F_63 ( V_4 , V_210 ) ) ;\r\n}\r\nstatic int F_76 ( struct V_232 * V_17 , struct V_219 * V_220 )\r\n{\r\nunsigned int V_4 = F_72 ( V_17 , struct V_32 , V_8 ) -> V_233 ;\r\nif ( V_8 [ V_4 ] . V_2 & V_71 )\r\nreturn - V_197 ;\r\nF_73 ( F_69 ( V_4 , V_220 ) ) ;\r\n}\r\nstatic int F_77 ( struct V_232 * V_17 )\r\n{\r\nint V_18 ;\r\nstruct V_234 V_221 = { . V_112 = 0 , . V_222 = 0x1000 } ;\r\nV_209 V_210 = { 0 , 0 , 0 , 0 , 1 } ;\r\nV_219 V_220 = { . V_221 = & V_221 , } ;\r\nfor ( V_18 = 0 ; V_18 < 2 ; V_18 ++ ) {\r\nV_210 . V_211 = V_18 ;\r\nF_75 ( V_17 , & V_210 ) ;\r\n}\r\nfor ( V_18 = 0 ; V_18 < 5 ; V_18 ++ ) {\r\nV_220 . V_211 = V_18 ;\r\nF_76 ( V_17 , & V_220 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_5 F_78 ( void )\r\n{\r\nint V_18 , V_235 ;\r\nV_235 = F_79 ( & V_236 ) ;\r\nif ( V_235 )\r\ngoto V_237;\r\nV_238 = F_80 ( L_30 , 0 ) ;\r\nif ( V_238 ) {\r\nV_235 = F_81 ( V_238 ) ;\r\nif ( V_235 )\r\nF_82 ( V_238 ) ;\r\n} else\r\nV_235 = - V_239 ;\r\nif ( V_235 )\r\ngoto V_240;\r\nF_28 ( V_72 L_52 ) ;\r\nV_89 = 0 ;\r\nF_45 () ;\r\nif ( V_89 == 0 ) {\r\nF_28 ( L_53 ) ;\r\nV_235 = - V_241 ;\r\ngoto V_242;\r\n}\r\nif ( V_130 != 0 )\r\nV_235 = F_2 ( V_85 , F_54 , 0 , L_30 , F_54 ) ;\r\nif ( V_235 )\r\ngoto V_243;\r\nfor ( V_18 = 0 ; V_18 < V_89 ; V_18 ++ ) {\r\nV_8 [ V_18 ] . V_8 . V_73 . V_244 = & V_238 -> V_73 ;\r\nV_8 [ V_18 ] . V_8 . V_245 = & V_246 ;\r\nV_8 [ V_18 ] . V_8 . V_247 = & V_248 ;\r\nV_8 [ V_18 ] . V_8 . V_249 = V_250 ;\r\nV_8 [ V_18 ] . V_233 = V_18 ;\r\nV_235 = F_83 ( & V_8 [ V_18 ] . V_8 ) ;\r\nif ( ! V_235 )\r\nV_8 [ V_18 ] . V_2 |= V_251 ;\r\n#if 0\r\nclass_device_create_file(&socket[i].socket.dev,\r\n&class_device_attr_info);\r\nclass_device_create_file(&socket[i].socket.dev,\r\n&class_device_attr_exca);\r\n#endif\r\n}\r\nif ( V_86 != 0 ) {\r\nV_164 . V_143 = F_59 ;\r\nV_164 . V_12 = 0 ;\r\nF_84 ( & V_164 ) ;\r\nV_164 . V_165 = V_166 + V_86 ;\r\nF_60 ( & V_164 ) ;\r\n}\r\nreturn 0 ;\r\nV_243:\r\nfor ( V_18 = 0 ; V_18 < V_89 ; V_18 ++ ) {\r\nF_10 ( V_18 , V_79 , 0 ) ;\r\nF_42 ( V_8 [ V_18 ] . V_9 , 2 ) ;\r\n}\r\nV_242:\r\nF_85 ( V_238 ) ;\r\nF_42 ( V_144 , 2 ) ;\r\n#ifdef F_46\r\nif ( V_145 )\r\nF_86 ( V_145 ) ;\r\n#endif\r\nV_240:\r\nF_87 ( & V_236 ) ;\r\nV_237:\r\nreturn V_235 ;\r\n}\r\nstatic void T_10 F_88 ( void )\r\n{\r\nint V_18 ;\r\nfor ( V_18 = 0 ; V_18 < V_89 ; V_18 ++ ) {\r\nif ( V_8 [ V_18 ] . V_2 & V_251 )\r\nF_89 ( & V_8 [ V_18 ] . V_8 ) ;\r\n}\r\nF_85 ( V_238 ) ;\r\nif ( V_86 != 0 )\r\nF_90 ( & V_164 ) ;\r\nif ( V_130 != 0 )\r\nF_3 ( V_85 , F_54 ) ;\r\nfor ( V_18 = 0 ; V_18 < V_89 ; V_18 ++ ) {\r\nF_10 ( V_18 , V_79 , 0 ) ;\r\nF_42 ( V_8 [ V_18 ] . V_9 , 2 ) ;\r\n}\r\nF_42 ( V_144 , 2 ) ;\r\n#ifdef F_46\r\nif ( V_145 )\r\nF_86 ( V_145 ) ;\r\n#endif\r\nF_87 ( & V_236 ) ;\r\n}
