#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun 25 13:37:32 2023
# Process ID: 9041
# Current directory: /home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dynamatic/opt/xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9046 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1986.195 ; gain = 201.684 ; free physical = 3714 ; free virtual = 9458
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:12]
	Parameter ap_ST_fsm_state1 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage32 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage33 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage34 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage35 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage36 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage37 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage38 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage39 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage40 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage41 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage42 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage43 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage44 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage45 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage46 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage47 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage48 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage49 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage50 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage51 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage52 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage53 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage54 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage55 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage56 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage57 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage58 bound to: 122'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage59 bound to: 122'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage60 bound to: 122'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage61 bound to: 122'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage62 bound to: 122'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage63 bound to: 122'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage64 bound to: 122'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage65 bound to: 122'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage66 bound to: 122'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage67 bound to: 122'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage68 bound to: 122'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage69 bound to: 122'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage70 bound to: 122'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage71 bound to: 122'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage72 bound to: 122'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage73 bound to: 122'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage74 bound to: 122'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage75 bound to: 122'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage76 bound to: 122'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage77 bound to: 122'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage78 bound to: 122'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage79 bound to: 122'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage80 bound to: 122'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage81 bound to: 122'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage82 bound to: 122'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage83 bound to: 122'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage84 bound to: 122'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage85 bound to: 122'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage86 bound to: 122'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage87 bound to: 122'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage88 bound to: 122'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage89 bound to: 122'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage90 bound to: 122'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage91 bound to: 122'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage92 bound to: 122'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage93 bound to: 122'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage94 bound to: 122'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage95 bound to: 122'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage96 bound to: 122'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage97 bound to: 122'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage98 bound to: 122'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage99 bound to: 122'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage100 bound to: 122'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage101 bound to: 122'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage102 bound to: 122'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage103 bound to: 122'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage104 bound to: 122'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage105 bound to: 122'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage106 bound to: 122'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage107 bound to: 122'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage108 bound to: 122'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage109 bound to: 122'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage110 bound to: 122'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage111 bound to: 122'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage112 bound to: 122'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage113 bound to: 122'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage114 bound to: 122'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage115 bound to: 122'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage116 bound to: 122'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage117 bound to: 122'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage118 bound to: 122'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage119 bound to: 122'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 122'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:231]
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_mubkb' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_mubkb_MulnS_0' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_mubkb_MulnS_0' (1#1) [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_mubkb' (2#1) [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:35]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect' (3#1) [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (4#1) [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
WARNING: [Synth 8-3331] design loop_imperfect_mubkb has unconnected port reset
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[31]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[30]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[29]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[28]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[27]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[26]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[25]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[24]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[23]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[22]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[21]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[20]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[19]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[18]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[17]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[16]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[15]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[14]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[13]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[12]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[11]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[10]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[9]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[31]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[30]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[29]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[28]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[27]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[26]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[25]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[24]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[23]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[22]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[21]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[20]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[19]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[18]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[17]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[16]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[15]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[14]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[13]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[12]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[11]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[10]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2050.914 ; gain = 266.402 ; free physical = 3741 ; free virtual = 9486
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2056.852 ; gain = 272.340 ; free physical = 3739 ; free virtual = 9484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2056.852 ; gain = 272.340 ; free physical = 3739 ; free virtual = 9484
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2056.852 ; gain = 0.000 ; free physical = 3729 ; free virtual = 9474
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/loop_imperfect_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/loop_imperfect_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2162.512 ; gain = 0.000 ; free physical = 3621 ; free virtual = 9366
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2169.449 ; gain = 6.938 ; free physical = 3620 ; free virtual = 9365
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2169.449 ; gain = 384.938 ; free physical = 3713 ; free virtual = 9458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2169.449 ; gain = 384.938 ; free physical = 3713 ; free virtual = 9458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2169.449 ; gain = 384.938 ; free physical = 3713 ; free virtual = 9458
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'add_ln102_4_reg_1889_reg[1:0]' into 'or_ln102_1_reg_1757_reg[1:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:4069]
INFO: [Synth 8-4471] merging register 'add_ln102_5_reg_1946_reg[1:0]' into 'add_ln102_1_reg_1822_reg[1:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:4071]
INFO: [Synth 8-4471] merging register 'add_ln102_6_reg_1951_reg[1:0]' into 'add_ln102_2_reg_1827_reg[1:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:4073]
INFO: [Synth 8-4471] merging register 'add_ln102_7_reg_2008_reg[1:0]' into 'add_ln102_3_reg_1884_reg[1:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:4037]
INFO: [Synth 8-4471] merging register 'add_ln102_8_reg_2013_reg[1:0]' into 'or_ln102_1_reg_1757_reg[1:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:4039]
INFO: [Synth 8-4471] merging register 'add_ln102_9_reg_2070_reg[1:0]' into 'add_ln102_1_reg_1822_reg[1:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:4041]
INFO: [Synth 8-4471] merging register 'add_ln102_10_reg_2075_reg[1:0]' into 'add_ln102_2_reg_1827_reg[1:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:4043]
INFO: [Synth 8-4471] merging register 'add_ln102_11_reg_2127_reg[1:0]' into 'add_ln102_3_reg_1884_reg[1:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:4045]
INFO: [Synth 8-4471] merging register 'add_ln102_12_reg_2132_reg[1:0]' into 'or_ln102_1_reg_1757_reg[1:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:4047]
INFO: [Synth 8-4471] merging register 'add_ln102_13_reg_2189_reg[1:0]' into 'add_ln102_1_reg_1822_reg[1:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:4049]
INFO: [Synth 8-4471] merging register 'add_ln102_14_reg_2194_reg[1:0]' into 'add_ln102_2_reg_1827_reg[1:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:4051]
INFO: [Synth 8-4471] merging register 'add_ln102_15_reg_2251_reg[1:0]' into 'add_ln102_3_reg_1884_reg[1:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:4053]
INFO: [Synth 8-4471] merging register 'add_ln102_16_reg_2256_reg[1:0]' into 'or_ln102_1_reg_1757_reg[1:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:4055]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1890]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1888]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1886]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1884]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1882]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1880]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1878]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1876]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1874]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1917]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1915]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1913]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1911]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1909]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1907]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1905]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1903]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1901]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_2_reg_1827_reg' and it is trimmed from '8' to '7' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1439]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_1_reg_1822_reg' and it is trimmed from '8' to '7' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1438]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_8_reg_2013_reg' and it is trimmed from '8' to '7' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1467]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_7_reg_2008_reg' and it is trimmed from '8' to '7' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1466]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_6_reg_1951_reg' and it is trimmed from '8' to '7' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1458]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_5_reg_1946_reg' and it is trimmed from '8' to '7' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1457]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_4_reg_1889_reg' and it is trimmed from '8' to '7' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1449]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_3_reg_1884_reg' and it is trimmed from '8' to '7' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1448]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_16_reg_2256_reg' and it is trimmed from '8' to '7' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1430]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_15_reg_2251_reg' and it is trimmed from '8' to '7' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1429]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_14_reg_2194_reg' and it is trimmed from '8' to '7' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1421]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_13_reg_2189_reg' and it is trimmed from '8' to '7' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1420]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_12_reg_2132_reg' and it is trimmed from '8' to '7' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1412]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_11_reg_2127_reg' and it is trimmed from '8' to '7' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1411]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_10_reg_2075_reg' and it is trimmed from '8' to '7' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1402]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_9_reg_2070_reg' and it is trimmed from '8' to '7' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1403]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln102_reg_1752_reg' and it is trimmed from '9' to '8' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1475]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_8_reg_2023_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1395]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_9_reg_2039_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1396]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_6_reg_1961_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1386]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_7_reg_1977_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1387]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_4_reg_1899_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1377]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_5_reg_1915_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1378]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_18_reg_2318_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1353]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_19_reg_2334_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1354]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_16_reg_2266_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1344]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_17_reg_2282_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1345]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_13_reg_2158_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1327]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_2_reg_1837_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1368]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_3_reg_1853_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1369]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_14_reg_2204_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1335]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_15_reg_2220_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1336]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_10_reg_2080_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1318]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_load_11_reg_2096_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1319]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_961_reg' and it is trimmed from '32' to '9' bits. [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect.v:1300]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2169.449 ; gain = 384.938 ; free physical = 3706 ; free virtual = 9452
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 17    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              122 Bit    Registers := 1     
	               32 Bit    Registers := 120   
	                9 Bit    Registers := 40    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 17    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 20    
+---Muxes : 
	   3 Input    122 Bit        Muxes := 1     
	 123 Input    122 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module loop_imperfect_mubkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module loop_imperfect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 17    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              122 Bit    Registers := 1     
	               32 Bit    Registers := 20    
	                9 Bit    Registers := 40    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 17    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input    122 Bit        Muxes := 1     
	 123 Input    122 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-4471] merging register 'loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' into 'loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/b_reg0_reg[31:0]' [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:23]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff0_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff1_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff2_reg was removed.  [/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/819d/hdl/verilog/loop_imperfect_mubkb.v:22]
DSP Report: Generating DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U19/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/a_reg0_reg is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/tmp_product is absorbed into DSP loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[31]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[30]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[29]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[28]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[27]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[26]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[25]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[24]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[23]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[22]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[21]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[20]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[19]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[18]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[17]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[16]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[15]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[14]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[13]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[12]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[11]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[10]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q0[9]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[31]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[30]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[29]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[28]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[27]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[26]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[25]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[24]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[23]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[22]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[21]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[20]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[19]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[18]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[17]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[16]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[15]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[14]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[13]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[12]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[11]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[10]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port row_q1[9]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port col_q0[31]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port col_q0[30]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port col_q0[29]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port col_q0[28]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port col_q0[27]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port col_q0[26]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port col_q0[25]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln102_1_reg_1794_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln102_1_reg_1794_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\add_ln102_2_reg_1827_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\or_ln102_1_reg_1757_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\add_ln102_2_reg_1827_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\or_ln102_1_reg_1757_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\add_ln102_reg_1752_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\add_ln102_1_reg_1822_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\add_ln102_3_reg_1884_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\add_ln102_1_reg_1822_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\add_ln102_3_reg_1884_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_2_reg_1827_reg[2]' (FDE) to 'inst/add_ln102_1_reg_1822_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_4_reg_1889_reg[2]' (FDE) to 'inst/add_ln102_3_reg_1884_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_6_reg_1951_reg[2]' (FDE) to 'inst/add_ln102_5_reg_1946_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_8_reg_2013_reg[2]' (FDE) to 'inst/add_ln102_7_reg_2008_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_10_reg_2075_reg[2]' (FDE) to 'inst/add_ln102_9_reg_2070_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_12_reg_2132_reg[2]' (FDE) to 'inst/add_ln102_11_reg_2127_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_14_reg_2194_reg[2]' (FDE) to 'inst/add_ln102_13_reg_2189_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_16_reg_2256_reg[2]' (FDE) to 'inst/add_ln102_15_reg_2251_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_6_reg_1951_reg[3]' (FDE) to 'inst/add_ln102_5_reg_1946_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_8_reg_2013_reg[3]' (FDE) to 'inst/add_ln102_7_reg_2008_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_14_reg_2194_reg[3]' (FDE) to 'inst/add_ln102_13_reg_2189_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_16_reg_2256_reg[3]' (FDE) to 'inst/add_ln102_15_reg_2251_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_14_reg_2194_reg[4]' (FDE) to 'inst/add_ln102_13_reg_2189_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_16_reg_2256_reg[4]' (FDE) to 'inst/add_ln102_15_reg_2251_reg[4]'
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module loop_imperfect.
WARNING: [Synth 8-3332] Sequential element (loop_imperfect_mubkb_U18/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module loop_imperfect.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_2_reg_1827_reg[3]' (FDE) to 'inst/add_ln102_1_reg_1822_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_4_reg_1889_reg[3]' (FDE) to 'inst/add_ln102_3_reg_1884_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_10_reg_2075_reg[3]' (FDE) to 'inst/add_ln102_9_reg_2070_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_12_reg_2132_reg[3]' (FDE) to 'inst/add_ln102_11_reg_2127_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_2_reg_1827_reg[4]' (FDE) to 'inst/add_ln102_1_reg_1822_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_4_reg_1889_reg[4]' (FDE) to 'inst/add_ln102_3_reg_1884_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_6_reg_1951_reg[4]' (FDE) to 'inst/add_ln102_5_reg_1946_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_8_reg_2013_reg[4]' (FDE) to 'inst/add_ln102_7_reg_2008_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_10_reg_2075_reg[4]' (FDE) to 'inst/add_ln102_9_reg_2070_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_12_reg_2132_reg[4]' (FDE) to 'inst/add_ln102_11_reg_2127_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_2_reg_1827_reg[5]' (FDE) to 'inst/add_ln102_1_reg_1822_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_4_reg_1889_reg[5]' (FDE) to 'inst/add_ln102_3_reg_1884_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_6_reg_1951_reg[5]' (FDE) to 'inst/add_ln102_5_reg_1946_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_8_reg_2013_reg[5]' (FDE) to 'inst/add_ln102_7_reg_2008_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_10_reg_2075_reg[5]' (FDE) to 'inst/add_ln102_9_reg_2070_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_12_reg_2132_reg[5]' (FDE) to 'inst/add_ln102_11_reg_2127_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_14_reg_2194_reg[5]' (FDE) to 'inst/add_ln102_13_reg_2189_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_16_reg_2256_reg[5]' (FDE) to 'inst/add_ln102_15_reg_2251_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_2_reg_1827_reg[6]' (FDE) to 'inst/add_ln102_1_reg_1822_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_4_reg_1889_reg[6]' (FDE) to 'inst/add_ln102_3_reg_1884_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_6_reg_1951_reg[6]' (FDE) to 'inst/add_ln102_5_reg_1946_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_8_reg_2013_reg[6]' (FDE) to 'inst/add_ln102_7_reg_2008_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_10_reg_2075_reg[6]' (FDE) to 'inst/add_ln102_9_reg_2070_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_12_reg_2132_reg[6]' (FDE) to 'inst/add_ln102_11_reg_2127_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_14_reg_2194_reg[6]' (FDE) to 'inst/add_ln102_13_reg_2189_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_16_reg_2256_reg[6]' (FDE) to 'inst/add_ln102_15_reg_2251_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_2_reg_1827_reg[7]' (FDE) to 'inst/add_ln102_1_reg_1822_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_4_reg_1889_reg[7]' (FDE) to 'inst/add_ln102_3_reg_1884_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_6_reg_1951_reg[7]' (FDE) to 'inst/add_ln102_5_reg_1946_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_8_reg_2013_reg[7]' (FDE) to 'inst/add_ln102_7_reg_2008_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_10_reg_2075_reg[7]' (FDE) to 'inst/add_ln102_9_reg_2070_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_12_reg_2132_reg[7]' (FDE) to 'inst/add_ln102_11_reg_2127_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_14_reg_2194_reg[7]' (FDE) to 'inst/add_ln102_13_reg_2189_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_16_reg_2256_reg[7]' (FDE) to 'inst/add_ln102_15_reg_2251_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_2_reg_1827_reg[8]' (FDE) to 'inst/add_ln102_1_reg_1822_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_4_reg_1889_reg[8]' (FDE) to 'inst/add_ln102_3_reg_1884_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_6_reg_1951_reg[8]' (FDE) to 'inst/add_ln102_5_reg_1946_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_8_reg_2013_reg[8]' (FDE) to 'inst/add_ln102_7_reg_2008_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_10_reg_2075_reg[8]' (FDE) to 'inst/add_ln102_9_reg_2070_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_12_reg_2132_reg[8]' (FDE) to 'inst/add_ln102_11_reg_2127_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_14_reg_2194_reg[8]' (FDE) to 'inst/add_ln102_13_reg_2189_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln102_16_reg_2256_reg[8]' (FDE) to 'inst/add_ln102_15_reg_2251_reg[8]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2169.449 ; gain = 384.938 ; free physical = 3664 ; free virtual = 9415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+---------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|loop_imperfect | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|loop_imperfect | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+---------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2169.449 ; gain = 384.938 ; free physical = 3524 ; free virtual = 9275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2171.449 ; gain = 386.938 ; free physical = 3514 ; free virtual = 9265
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2243.855 ; gain = 459.344 ; free physical = 3505 ; free virtual = 9256
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2246.824 ; gain = 462.312 ; free physical = 3505 ; free virtual = 9256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2246.824 ; gain = 462.312 ; free physical = 3505 ; free virtual = 9256
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2246.824 ; gain = 462.312 ; free physical = 3505 ; free virtual = 9256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2246.824 ; gain = 462.312 ; free physical = 3505 ; free virtual = 9256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2246.824 ; gain = 462.312 ; free physical = 3505 ; free virtual = 9256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2246.824 ; gain = 462.312 ; free physical = 3505 ; free virtual = 9256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    16|
|2     |DSP48E1_1 |    20|
|3     |DSP48E1_2 |    20|
|4     |DSP48E1_3 |    20|
|5     |LUT1      |     6|
|6     |LUT2      |    56|
|7     |LUT3      |    77|
|8     |LUT4      |    53|
|9     |LUT5      |   160|
|10    |LUT6      |   555|
|11    |FDRE      |  1568|
|12    |FDSE      |     2|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+--------------------------------+------+
|      |Instance                             |Module                          |Cells |
+------+-------------------------------------+--------------------------------+------+
|1     |top                                  |                                |  2553|
|2     |  inst                               |loop_imperfect                  |  2553|
|3     |    loop_imperfect_mubkb_U1          |loop_imperfect_mubkb            |    38|
|4     |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_37 |    38|
|5     |    loop_imperfect_mubkb_U10         |loop_imperfect_mubkb_0          |    37|
|6     |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_36 |    37|
|7     |    loop_imperfect_mubkb_U11         |loop_imperfect_mubkb_1          |    69|
|8     |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_35 |    69|
|9     |    loop_imperfect_mubkb_U12         |loop_imperfect_mubkb_2          |    38|
|10    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_34 |    38|
|11    |    loop_imperfect_mubkb_U13         |loop_imperfect_mubkb_3          |    38|
|12    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_33 |    38|
|13    |    loop_imperfect_mubkb_U14         |loop_imperfect_mubkb_4          |    37|
|14    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_32 |    37|
|15    |    loop_imperfect_mubkb_U15         |loop_imperfect_mubkb_5          |    38|
|16    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_31 |    38|
|17    |    loop_imperfect_mubkb_U16         |loop_imperfect_mubkb_6          |    37|
|18    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_30 |    37|
|19    |    loop_imperfect_mubkb_U17         |loop_imperfect_mubkb_7          |    70|
|20    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_29 |    70|
|21    |    loop_imperfect_mubkb_U18         |loop_imperfect_mubkb_8          |    69|
|22    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_28 |    69|
|23    |    loop_imperfect_mubkb_U19         |loop_imperfect_mubkb_9          |    78|
|24    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_27 |    78|
|25    |    loop_imperfect_mubkb_U2          |loop_imperfect_mubkb_10         |    38|
|26    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_26 |    38|
|27    |    loop_imperfect_mubkb_U20         |loop_imperfect_mubkb_11         |    77|
|28    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_25 |    77|
|29    |    loop_imperfect_mubkb_U3          |loop_imperfect_mubkb_12         |   102|
|30    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_24 |   102|
|31    |    loop_imperfect_mubkb_U4          |loop_imperfect_mubkb_13         |   101|
|32    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_23 |   101|
|33    |    loop_imperfect_mubkb_U5          |loop_imperfect_mubkb_14         |    38|
|34    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_22 |    38|
|35    |    loop_imperfect_mubkb_U6          |loop_imperfect_mubkb_15         |    37|
|36    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_21 |    37|
|37    |    loop_imperfect_mubkb_U7          |loop_imperfect_mubkb_16         |    38|
|38    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_20 |    38|
|39    |    loop_imperfect_mubkb_U8          |loop_imperfect_mubkb_17         |    69|
|40    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0_19 |    69|
|41    |    loop_imperfect_mubkb_U9          |loop_imperfect_mubkb_18         |    38|
|42    |      loop_imperfect_mubkb_MulnS_0_U |loop_imperfect_mubkb_MulnS_0    |    38|
+------+-------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2246.824 ; gain = 462.312 ; free physical = 3505 ; free virtual = 9256
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1466 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2246.824 ; gain = 349.715 ; free physical = 3567 ; free virtual = 9317
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2246.832 ; gain = 462.312 ; free physical = 3567 ; free virtual = 9318
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2249.793 ; gain = 0.000 ; free physical = 3636 ; free virtual = 9387
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2249.793 ; gain = 0.000 ; free physical = 3582 ; free virtual = 9333
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
164 Infos, 334 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 2249.793 ; gain = 715.223 ; free physical = 3732 ; free virtual = 9483
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2249.793 ; gain = 0.000 ; free physical = 3732 ; free virtual = 9483
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = cb47bdecb281b365
INFO: [Coretcl 2-1174] Renamed 41 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2249.793 ; gain = 0.000 ; free physical = 3731 ; free virtual = 9486
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/spmv/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 25 13:38:17 2023...
