{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 19:01:11 2020 " "Info: Processing started: Tue Dec 01 19:01:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[0\] " "Warning: Node \"temp\[0\]\" is a latch" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[1\] " "Warning: Node \"temp\[1\]\" is a latch" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[2\] " "Warning: Node \"temp\[2\]\" is a latch" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[3\] " "Warning: Node \"temp\[3\]\" is a latch" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[4\] " "Warning: Node \"temp\[4\]\" is a latch" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[5\] " "Warning: Node \"temp\[5\]\" is a latch" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[6\] " "Warning: Node \"temp\[6\]\" is a latch" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[7\] " "Warning: Node \"temp\[7\]\" is a latch" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[8\] " "Warning: Node \"temp\[8\]\" is a latch" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Cf\$latch " "Warning: Node \"Cf\$latch\" is a latch" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Zf\$latch " "Warning: Node \"Zf\$latch\" is a latch" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[3\] " "Info: Assuming node \"S\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[2\] " "Info: Assuming node \"S\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[1\] " "Info: Assuming node \"S\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "M " "Info: Assuming node \"M\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[0\] " "Info: Assuming node \"S\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Cf~0 " "Info: Detected gated clock \"Cf~0\" as buffer" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Cf~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Cf~4 " "Info: Detected gated clock \"Cf~4\" as buffer" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Cf~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "T~57 " "Info: Detected gated clock \"T~57\" as buffer" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 9 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "T~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "S\[3\] register register temp\[6\] Zf\$latch 500.0 MHz Internal " "Info: Clock \"S\[3\]\" Internal fmax is restricted to 500.0 MHz between source register \"temp\[6\]\" and destination register \"Zf\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.276 ns + Longest register register " "Info: + Longest register to register delay is 1.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[6\] 1 REG LCCOMB_X2_Y7_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y7_N24; Fanout = 2; REG Node = 'temp\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[6] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.366 ns) 0.741 ns Zf~3 2 COMB LCCOMB_X2_Y7_N30 1 " "Info: 2: + IC(0.375 ns) + CELL(0.366 ns) = 0.741 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 1; COMB Node = 'Zf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { temp[6] Zf~3 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 1.006 ns Zf~4 3 COMB LCCOMB_X2_Y7_N4 1 " "Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 1.006 ns; Loc. = LCCOMB_X2_Y7_N4; Fanout = 1; COMB Node = 'Zf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Zf~3 Zf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 1.276 ns Zf\$latch 4 REG LCCOMB_X2_Y7_N28 1 " "Info: 4: + IC(0.217 ns) + CELL(0.053 ns) = 1.276 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; REG Node = 'Zf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Zf~4 Zf$latch } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.472 ns ( 36.99 % ) " "Info: Total cell delay = 0.472 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.804 ns ( 63.01 % ) " "Info: Total interconnect delay = 0.804 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { temp[6] Zf~3 Zf~4 Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.276 ns" { temp[6] {} Zf~3 {} Zf~4 {} Zf$latch {} } { 0.000ns 0.375ns 0.212ns 0.217ns } { 0.000ns 0.366ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.239 ns - Smallest " "Info: - Smallest clock skew is 1.239 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] destination 5.357 ns + Shortest register " "Info: + Shortest clock path from clock \"S\[3\]\" to destination register is 5.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[3\] 1 CLK PIN_T21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 5; CLK Node = 'S\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.228 ns) 2.381 ns T~57 2 COMB LCCOMB_X5_Y2_N10 9 " "Info: 2: + IC(1.323 ns) + CELL(0.228 ns) = 2.381 ns; Loc. = LCCOMB_X5_Y2_N10; Fanout = 9; COMB Node = 'T~57'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { S[3] T~57 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 2.641 ns Cf~0 3 COMB LCCOMB_X5_Y2_N22 1 " "Info: 3: + IC(0.207 ns) + CELL(0.053 ns) = 2.641 ns; Loc. = LCCOMB_X5_Y2_N22; Fanout = 1; COMB Node = 'Cf~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { T~57 Cf~0 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 4.213 ns Cf~0clkctrl 4 COMB CLKCTRL_G7 2 " "Info: 4: + IC(1.572 ns) + CELL(0.000 ns) = 4.213 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'Cf~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Cf~0 Cf~0clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.228 ns) 5.357 ns Zf\$latch 5 REG LCCOMB_X2_Y7_N28 1 " "Info: 5: + IC(0.916 ns) + CELL(0.228 ns) = 5.357 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; REG Node = 'Zf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.339 ns ( 25.00 % ) " "Info: Total cell delay = 1.339 ns ( 25.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.018 ns ( 75.00 % ) " "Info: Total interconnect delay = 4.018 ns ( 75.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.357 ns" { S[3] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.357 ns" { S[3] {} S[3]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.323ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.228ns 0.053ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] source 4.118 ns - Longest register " "Info: - Longest clock path from clock \"S\[3\]\" to source register is 4.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[3\] 1 CLK PIN_T21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 5; CLK Node = 'S\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.053 ns) 1.658 ns Cf~4 2 COMB LCCOMB_X2_Y7_N20 3 " "Info: 2: + IC(0.775 ns) + CELL(0.053 ns) = 1.658 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 3; COMB Node = 'Cf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { S[3] Cf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.000 ns) 3.124 ns Cf~4clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(1.466 ns) + CELL(0.000 ns) = 3.124 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Cf~4clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { Cf~4 Cf~4clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.053 ns) 4.118 ns temp\[6\] 4 REG LCCOMB_X2_Y7_N24 2 " "Info: 4: + IC(0.941 ns) + CELL(0.053 ns) = 4.118 ns; Loc. = LCCOMB_X2_Y7_N24; Fanout = 2; REG Node = 'temp\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Cf~4clkctrl temp[6] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.936 ns ( 22.73 % ) " "Info: Total cell delay = 0.936 ns ( 22.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.182 ns ( 77.27 % ) " "Info: Total interconnect delay = 3.182 ns ( 77.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.118 ns" { S[3] Cf~4 Cf~4clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.118 ns" { S[3] {} S[3]~combout {} Cf~4 {} Cf~4clkctrl {} temp[6] {} } { 0.000ns 0.000ns 0.775ns 1.466ns 0.941ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.357 ns" { S[3] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.357 ns" { S[3] {} S[3]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.323ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.228ns 0.053ns 0.000ns 0.228ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.118 ns" { S[3] Cf~4 Cf~4clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.118 ns" { S[3] {} S[3]~combout {} Cf~4 {} Cf~4clkctrl {} temp[6] {} } { 0.000ns 0.000ns 0.775ns 1.466ns 0.941ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.674 ns + " "Info: + Micro setup delay of destination is 0.674 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { temp[6] Zf~3 Zf~4 Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.276 ns" { temp[6] {} Zf~3 {} Zf~4 {} Zf$latch {} } { 0.000ns 0.375ns 0.212ns 0.217ns } { 0.000ns 0.366ns 0.053ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.357 ns" { S[3] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.357 ns" { S[3] {} S[3]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.323ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.228ns 0.053ns 0.000ns 0.228ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.118 ns" { S[3] Cf~4 Cf~4clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.118 ns" { S[3] {} S[3]~combout {} Cf~4 {} Cf~4clkctrl {} temp[6] {} } { 0.000ns 0.000ns 0.775ns 1.466ns 0.941ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { Zf$latch {} } {  } {  } "" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "S\[2\] register register temp\[6\] Zf\$latch 500.0 MHz Internal " "Info: Clock \"S\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"temp\[6\]\" and destination register \"Zf\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.276 ns + Longest register register " "Info: + Longest register to register delay is 1.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[6\] 1 REG LCCOMB_X2_Y7_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y7_N24; Fanout = 2; REG Node = 'temp\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[6] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.366 ns) 0.741 ns Zf~3 2 COMB LCCOMB_X2_Y7_N30 1 " "Info: 2: + IC(0.375 ns) + CELL(0.366 ns) = 0.741 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 1; COMB Node = 'Zf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { temp[6] Zf~3 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 1.006 ns Zf~4 3 COMB LCCOMB_X2_Y7_N4 1 " "Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 1.006 ns; Loc. = LCCOMB_X2_Y7_N4; Fanout = 1; COMB Node = 'Zf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Zf~3 Zf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 1.276 ns Zf\$latch 4 REG LCCOMB_X2_Y7_N28 1 " "Info: 4: + IC(0.217 ns) + CELL(0.053 ns) = 1.276 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; REG Node = 'Zf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Zf~4 Zf$latch } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.472 ns ( 36.99 % ) " "Info: Total cell delay = 0.472 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.804 ns ( 63.01 % ) " "Info: Total interconnect delay = 0.804 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { temp[6] Zf~3 Zf~4 Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.276 ns" { temp[6] {} Zf~3 {} Zf~4 {} Zf$latch {} } { 0.000ns 0.375ns 0.212ns 0.217ns } { 0.000ns 0.366ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.374 ns - Smallest " "Info: - Smallest clock skew is 0.374 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] destination 4.848 ns + Shortest register " "Info: + Shortest clock path from clock \"S\[2\]\" to destination register is 4.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns S\[2\] 1 CLK PIN_T17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_T17; Fanout = 5; CLK Node = 'S\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.053 ns) 1.872 ns T~57 2 COMB LCCOMB_X5_Y2_N10 9 " "Info: 2: + IC(1.019 ns) + CELL(0.053 ns) = 1.872 ns; Loc. = LCCOMB_X5_Y2_N10; Fanout = 9; COMB Node = 'T~57'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { S[2] T~57 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 2.132 ns Cf~0 3 COMB LCCOMB_X5_Y2_N22 1 " "Info: 3: + IC(0.207 ns) + CELL(0.053 ns) = 2.132 ns; Loc. = LCCOMB_X5_Y2_N22; Fanout = 1; COMB Node = 'Cf~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { T~57 Cf~0 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 3.704 ns Cf~0clkctrl 4 COMB CLKCTRL_G7 2 " "Info: 4: + IC(1.572 ns) + CELL(0.000 ns) = 3.704 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'Cf~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Cf~0 Cf~0clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.228 ns) 4.848 ns Zf\$latch 5 REG LCCOMB_X2_Y7_N28 1 " "Info: 5: + IC(0.916 ns) + CELL(0.228 ns) = 4.848 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; REG Node = 'Zf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.134 ns ( 23.39 % ) " "Info: Total cell delay = 1.134 ns ( 23.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.714 ns ( 76.61 % ) " "Info: Total interconnect delay = 3.714 ns ( 76.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.848 ns" { S[2] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.848 ns" { S[2] {} S[2]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.019ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.800ns 0.053ns 0.053ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] source 4.474 ns - Longest register " "Info: - Longest clock path from clock \"S\[2\]\" to source register is 4.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns S\[2\] 1 CLK PIN_T17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_T17; Fanout = 5; CLK Node = 'S\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.225 ns) 2.014 ns Cf~4 2 COMB LCCOMB_X2_Y7_N20 3 " "Info: 2: + IC(0.989 ns) + CELL(0.225 ns) = 2.014 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 3; COMB Node = 'Cf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { S[2] Cf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.000 ns) 3.480 ns Cf~4clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(1.466 ns) + CELL(0.000 ns) = 3.480 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Cf~4clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { Cf~4 Cf~4clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.053 ns) 4.474 ns temp\[6\] 4 REG LCCOMB_X2_Y7_N24 2 " "Info: 4: + IC(0.941 ns) + CELL(0.053 ns) = 4.474 ns; Loc. = LCCOMB_X2_Y7_N24; Fanout = 2; REG Node = 'temp\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Cf~4clkctrl temp[6] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.078 ns ( 24.09 % ) " "Info: Total cell delay = 1.078 ns ( 24.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.396 ns ( 75.91 % ) " "Info: Total interconnect delay = 3.396 ns ( 75.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.474 ns" { S[2] Cf~4 Cf~4clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.474 ns" { S[2] {} S[2]~combout {} Cf~4 {} Cf~4clkctrl {} temp[6] {} } { 0.000ns 0.000ns 0.989ns 1.466ns 0.941ns } { 0.000ns 0.800ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.848 ns" { S[2] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.848 ns" { S[2] {} S[2]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.019ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.800ns 0.053ns 0.053ns 0.000ns 0.228ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.474 ns" { S[2] Cf~4 Cf~4clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.474 ns" { S[2] {} S[2]~combout {} Cf~4 {} Cf~4clkctrl {} temp[6] {} } { 0.000ns 0.000ns 0.989ns 1.466ns 0.941ns } { 0.000ns 0.800ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.674 ns + " "Info: + Micro setup delay of destination is 0.674 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { temp[6] Zf~3 Zf~4 Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.276 ns" { temp[6] {} Zf~3 {} Zf~4 {} Zf$latch {} } { 0.000ns 0.375ns 0.212ns 0.217ns } { 0.000ns 0.366ns 0.053ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.848 ns" { S[2] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.848 ns" { S[2] {} S[2]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.019ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.800ns 0.053ns 0.053ns 0.000ns 0.228ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.474 ns" { S[2] Cf~4 Cf~4clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.474 ns" { S[2] {} S[2]~combout {} Cf~4 {} Cf~4clkctrl {} temp[6] {} } { 0.000ns 0.000ns 0.989ns 1.466ns 0.941ns } { 0.000ns 0.800ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { Zf$latch {} } {  } {  } "" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "S\[1\] register register temp\[6\] Zf\$latch 500.0 MHz Internal " "Info: Clock \"S\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"temp\[6\]\" and destination register \"Zf\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.276 ns + Longest register register " "Info: + Longest register to register delay is 1.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[6\] 1 REG LCCOMB_X2_Y7_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y7_N24; Fanout = 2; REG Node = 'temp\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[6] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.366 ns) 0.741 ns Zf~3 2 COMB LCCOMB_X2_Y7_N30 1 " "Info: 2: + IC(0.375 ns) + CELL(0.366 ns) = 0.741 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 1; COMB Node = 'Zf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { temp[6] Zf~3 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 1.006 ns Zf~4 3 COMB LCCOMB_X2_Y7_N4 1 " "Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 1.006 ns; Loc. = LCCOMB_X2_Y7_N4; Fanout = 1; COMB Node = 'Zf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Zf~3 Zf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 1.276 ns Zf\$latch 4 REG LCCOMB_X2_Y7_N28 1 " "Info: 4: + IC(0.217 ns) + CELL(0.053 ns) = 1.276 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; REG Node = 'Zf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Zf~4 Zf$latch } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.472 ns ( 36.99 % ) " "Info: Total cell delay = 0.472 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.804 ns ( 63.01 % ) " "Info: Total interconnect delay = 0.804 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { temp[6] Zf~3 Zf~4 Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.276 ns" { temp[6] {} Zf~3 {} Zf~4 {} Zf$latch {} } { 0.000ns 0.375ns 0.212ns 0.217ns } { 0.000ns 0.366ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.858 ns - Smallest " "Info: - Smallest clock skew is 0.858 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[1\] destination 5.417 ns + Shortest register " "Info: + Shortest clock path from clock \"S\[1\]\" to destination register is 5.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[1\] 1 CLK PIN_R21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R21; Fanout = 5; CLK Node = 'S\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.225 ns) 2.441 ns T~57 2 COMB LCCOMB_X5_Y2_N10 9 " "Info: 2: + IC(1.386 ns) + CELL(0.225 ns) = 2.441 ns; Loc. = LCCOMB_X5_Y2_N10; Fanout = 9; COMB Node = 'T~57'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { S[1] T~57 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 2.701 ns Cf~0 3 COMB LCCOMB_X5_Y2_N22 1 " "Info: 3: + IC(0.207 ns) + CELL(0.053 ns) = 2.701 ns; Loc. = LCCOMB_X5_Y2_N22; Fanout = 1; COMB Node = 'Cf~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { T~57 Cf~0 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 4.273 ns Cf~0clkctrl 4 COMB CLKCTRL_G7 2 " "Info: 4: + IC(1.572 ns) + CELL(0.000 ns) = 4.273 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'Cf~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Cf~0 Cf~0clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.228 ns) 5.417 ns Zf\$latch 5 REG LCCOMB_X2_Y7_N28 1 " "Info: 5: + IC(0.916 ns) + CELL(0.228 ns) = 5.417 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; REG Node = 'Zf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.336 ns ( 24.66 % ) " "Info: Total cell delay = 1.336 ns ( 24.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.081 ns ( 75.34 % ) " "Info: Total interconnect delay = 4.081 ns ( 75.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.417 ns" { S[1] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.417 ns" { S[1] {} S[1]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.386ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.225ns 0.053ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[1\] source 4.559 ns - Longest register " "Info: - Longest clock path from clock \"S\[1\]\" to source register is 4.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[1\] 1 CLK PIN_R21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R21; Fanout = 5; CLK Node = 'S\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.228 ns) 2.099 ns Cf~4 2 COMB LCCOMB_X2_Y7_N20 3 " "Info: 2: + IC(1.041 ns) + CELL(0.228 ns) = 2.099 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 3; COMB Node = 'Cf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { S[1] Cf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.000 ns) 3.565 ns Cf~4clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(1.466 ns) + CELL(0.000 ns) = 3.565 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Cf~4clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { Cf~4 Cf~4clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.053 ns) 4.559 ns temp\[6\] 4 REG LCCOMB_X2_Y7_N24 2 " "Info: 4: + IC(0.941 ns) + CELL(0.053 ns) = 4.559 ns; Loc. = LCCOMB_X2_Y7_N24; Fanout = 2; REG Node = 'temp\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Cf~4clkctrl temp[6] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.111 ns ( 24.37 % ) " "Info: Total cell delay = 1.111 ns ( 24.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.448 ns ( 75.63 % ) " "Info: Total interconnect delay = 3.448 ns ( 75.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { S[1] Cf~4 Cf~4clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { S[1] {} S[1]~combout {} Cf~4 {} Cf~4clkctrl {} temp[6] {} } { 0.000ns 0.000ns 1.041ns 1.466ns 0.941ns } { 0.000ns 0.830ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.417 ns" { S[1] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.417 ns" { S[1] {} S[1]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.386ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.225ns 0.053ns 0.000ns 0.228ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { S[1] Cf~4 Cf~4clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { S[1] {} S[1]~combout {} Cf~4 {} Cf~4clkctrl {} temp[6] {} } { 0.000ns 0.000ns 1.041ns 1.466ns 0.941ns } { 0.000ns 0.830ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.674 ns + " "Info: + Micro setup delay of destination is 0.674 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { temp[6] Zf~3 Zf~4 Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.276 ns" { temp[6] {} Zf~3 {} Zf~4 {} Zf$latch {} } { 0.000ns 0.375ns 0.212ns 0.217ns } { 0.000ns 0.366ns 0.053ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.417 ns" { S[1] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.417 ns" { S[1] {} S[1]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.386ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.225ns 0.053ns 0.000ns 0.228ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { S[1] Cf~4 Cf~4clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { S[1] {} S[1]~combout {} Cf~4 {} Cf~4clkctrl {} temp[6] {} } { 0.000ns 0.000ns 1.041ns 1.466ns 0.941ns } { 0.000ns 0.830ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { Zf$latch {} } {  } {  } "" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "M register register temp\[6\] Zf\$latch 500.0 MHz Internal " "Info: Clock \"M\" Internal fmax is restricted to 500.0 MHz between source register \"temp\[6\]\" and destination register \"Zf\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.276 ns + Longest register register " "Info: + Longest register to register delay is 1.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[6\] 1 REG LCCOMB_X2_Y7_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y7_N24; Fanout = 2; REG Node = 'temp\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[6] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.366 ns) 0.741 ns Zf~3 2 COMB LCCOMB_X2_Y7_N30 1 " "Info: 2: + IC(0.375 ns) + CELL(0.366 ns) = 0.741 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 1; COMB Node = 'Zf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { temp[6] Zf~3 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 1.006 ns Zf~4 3 COMB LCCOMB_X2_Y7_N4 1 " "Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 1.006 ns; Loc. = LCCOMB_X2_Y7_N4; Fanout = 1; COMB Node = 'Zf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Zf~3 Zf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 1.276 ns Zf\$latch 4 REG LCCOMB_X2_Y7_N28 1 " "Info: 4: + IC(0.217 ns) + CELL(0.053 ns) = 1.276 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; REG Node = 'Zf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Zf~4 Zf$latch } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.472 ns ( 36.99 % ) " "Info: Total cell delay = 0.472 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.804 ns ( 63.01 % ) " "Info: Total interconnect delay = 0.804 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { temp[6] Zf~3 Zf~4 Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.276 ns" { temp[6] {} Zf~3 {} Zf~4 {} Zf$latch {} } { 0.000ns 0.375ns 0.212ns 0.217ns } { 0.000ns 0.366ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.639 ns - Smallest " "Info: - Smallest clock skew is 0.639 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 5.056 ns + Shortest register " "Info: + Shortest clock path from clock \"M\" to destination register is 5.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns M 1 CLK PIN_T22 12 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T22; Fanout = 12; CLK Node = 'M'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.225 ns) 2.340 ns Cf~0 2 COMB LCCOMB_X5_Y2_N22 1 " "Info: 2: + IC(1.285 ns) + CELL(0.225 ns) = 2.340 ns; Loc. = LCCOMB_X5_Y2_N22; Fanout = 1; COMB Node = 'Cf~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { M Cf~0 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 3.912 ns Cf~0clkctrl 3 COMB CLKCTRL_G7 2 " "Info: 3: + IC(1.572 ns) + CELL(0.000 ns) = 3.912 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'Cf~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Cf~0 Cf~0clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.228 ns) 5.056 ns Zf\$latch 4 REG LCCOMB_X2_Y7_N28 1 " "Info: 4: + IC(0.916 ns) + CELL(0.228 ns) = 5.056 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; REG Node = 'Zf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.283 ns ( 25.38 % ) " "Info: Total cell delay = 1.283 ns ( 25.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.773 ns ( 74.62 % ) " "Info: Total interconnect delay = 3.773 ns ( 74.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.056 ns" { M Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.056 ns" { M {} M~combout {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.285ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M source 4.417 ns - Longest register " "Info: - Longest clock path from clock \"M\" to source register is 4.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns M 1 CLK PIN_T22 12 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T22; Fanout = 12; CLK Node = 'M'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.346 ns) 1.957 ns Cf~4 2 COMB LCCOMB_X2_Y7_N20 3 " "Info: 2: + IC(0.781 ns) + CELL(0.346 ns) = 1.957 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 3; COMB Node = 'Cf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { M Cf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.000 ns) 3.423 ns Cf~4clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(1.466 ns) + CELL(0.000 ns) = 3.423 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Cf~4clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { Cf~4 Cf~4clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.053 ns) 4.417 ns temp\[6\] 4 REG LCCOMB_X2_Y7_N24 2 " "Info: 4: + IC(0.941 ns) + CELL(0.053 ns) = 4.417 ns; Loc. = LCCOMB_X2_Y7_N24; Fanout = 2; REG Node = 'temp\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Cf~4clkctrl temp[6] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 27.82 % ) " "Info: Total cell delay = 1.229 ns ( 27.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.188 ns ( 72.18 % ) " "Info: Total interconnect delay = 3.188 ns ( 72.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.417 ns" { M Cf~4 Cf~4clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.417 ns" { M {} M~combout {} Cf~4 {} Cf~4clkctrl {} temp[6] {} } { 0.000ns 0.000ns 0.781ns 1.466ns 0.941ns } { 0.000ns 0.830ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.056 ns" { M Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.056 ns" { M {} M~combout {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.285ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.228ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.417 ns" { M Cf~4 Cf~4clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.417 ns" { M {} M~combout {} Cf~4 {} Cf~4clkctrl {} temp[6] {} } { 0.000ns 0.000ns 0.781ns 1.466ns 0.941ns } { 0.000ns 0.830ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.674 ns + " "Info: + Micro setup delay of destination is 0.674 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { temp[6] Zf~3 Zf~4 Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.276 ns" { temp[6] {} Zf~3 {} Zf~4 {} Zf$latch {} } { 0.000ns 0.375ns 0.212ns 0.217ns } { 0.000ns 0.366ns 0.053ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.056 ns" { M Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.056 ns" { M {} M~combout {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.285ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.228ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.417 ns" { M Cf~4 Cf~4clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.417 ns" { M {} M~combout {} Cf~4 {} Cf~4clkctrl {} temp[6] {} } { 0.000ns 0.000ns 0.781ns 1.466ns 0.941ns } { 0.000ns 0.830ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { Zf$latch {} } {  } {  } "" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "S\[0\] register register temp\[6\] Zf\$latch 500.0 MHz Internal " "Info: Clock \"S\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"temp\[6\]\" and destination register \"Zf\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.276 ns + Longest register register " "Info: + Longest register to register delay is 1.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[6\] 1 REG LCCOMB_X2_Y7_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y7_N24; Fanout = 2; REG Node = 'temp\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[6] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.366 ns) 0.741 ns Zf~3 2 COMB LCCOMB_X2_Y7_N30 1 " "Info: 2: + IC(0.375 ns) + CELL(0.366 ns) = 0.741 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 1; COMB Node = 'Zf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { temp[6] Zf~3 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 1.006 ns Zf~4 3 COMB LCCOMB_X2_Y7_N4 1 " "Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 1.006 ns; Loc. = LCCOMB_X2_Y7_N4; Fanout = 1; COMB Node = 'Zf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Zf~3 Zf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 1.276 ns Zf\$latch 4 REG LCCOMB_X2_Y7_N28 1 " "Info: 4: + IC(0.217 ns) + CELL(0.053 ns) = 1.276 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; REG Node = 'Zf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Zf~4 Zf$latch } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.472 ns ( 36.99 % ) " "Info: Total cell delay = 0.472 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.804 ns ( 63.01 % ) " "Info: Total interconnect delay = 0.804 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { temp[6] Zf~3 Zf~4 Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.276 ns" { temp[6] {} Zf~3 {} Zf~4 {} Zf$latch {} } { 0.000ns 0.375ns 0.212ns 0.217ns } { 0.000ns 0.366ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.164 ns - Smallest " "Info: - Smallest clock skew is 0.164 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[0\] destination 4.879 ns + Shortest register " "Info: + Shortest clock path from clock \"S\[0\]\" to destination register is 4.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns S\[0\] 1 CLK PIN_R18 5 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 5; CLK Node = 'S\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.228 ns) 2.163 ns Cf~0 2 COMB LCCOMB_X5_Y2_N22 1 " "Info: 2: + IC(1.125 ns) + CELL(0.228 ns) = 2.163 ns; Loc. = LCCOMB_X5_Y2_N22; Fanout = 1; COMB Node = 'Cf~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { S[0] Cf~0 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 3.735 ns Cf~0clkctrl 3 COMB CLKCTRL_G7 2 " "Info: 3: + IC(1.572 ns) + CELL(0.000 ns) = 3.735 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'Cf~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Cf~0 Cf~0clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.228 ns) 4.879 ns Zf\$latch 4 REG LCCOMB_X2_Y7_N28 1 " "Info: 4: + IC(0.916 ns) + CELL(0.228 ns) = 4.879 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; REG Node = 'Zf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.266 ns ( 25.95 % ) " "Info: Total cell delay = 1.266 ns ( 25.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.613 ns ( 74.05 % ) " "Info: Total interconnect delay = 3.613 ns ( 74.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.879 ns" { S[0] Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.879 ns" { S[0] {} S[0]~combout {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.125ns 1.572ns 0.916ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[0\] source 4.715 ns - Longest register " "Info: - Longest clock path from clock \"S\[0\]\" to source register is 4.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns S\[0\] 1 CLK PIN_R18 5 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 5; CLK Node = 'S\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.366 ns) 2.255 ns Cf~4 2 COMB LCCOMB_X2_Y7_N20 3 " "Info: 2: + IC(1.079 ns) + CELL(0.366 ns) = 2.255 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 3; COMB Node = 'Cf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { S[0] Cf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.000 ns) 3.721 ns Cf~4clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(1.466 ns) + CELL(0.000 ns) = 3.721 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Cf~4clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { Cf~4 Cf~4clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.053 ns) 4.715 ns temp\[6\] 4 REG LCCOMB_X2_Y7_N24 2 " "Info: 4: + IC(0.941 ns) + CELL(0.053 ns) = 4.715 ns; Loc. = LCCOMB_X2_Y7_N24; Fanout = 2; REG Node = 'temp\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Cf~4clkctrl temp[6] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 26.07 % ) " "Info: Total cell delay = 1.229 ns ( 26.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.486 ns ( 73.93 % ) " "Info: Total interconnect delay = 3.486 ns ( 73.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.715 ns" { S[0] Cf~4 Cf~4clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.715 ns" { S[0] {} S[0]~combout {} Cf~4 {} Cf~4clkctrl {} temp[6] {} } { 0.000ns 0.000ns 1.079ns 1.466ns 0.941ns } { 0.000ns 0.810ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.879 ns" { S[0] Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.879 ns" { S[0] {} S[0]~combout {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.125ns 1.572ns 0.916ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.228ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.715 ns" { S[0] Cf~4 Cf~4clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.715 ns" { S[0] {} S[0]~combout {} Cf~4 {} Cf~4clkctrl {} temp[6] {} } { 0.000ns 0.000ns 1.079ns 1.466ns 0.941ns } { 0.000ns 0.810ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.674 ns + " "Info: + Micro setup delay of destination is 0.674 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { temp[6] Zf~3 Zf~4 Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.276 ns" { temp[6] {} Zf~3 {} Zf~4 {} Zf$latch {} } { 0.000ns 0.375ns 0.212ns 0.217ns } { 0.000ns 0.366ns 0.053ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.879 ns" { S[0] Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.879 ns" { S[0] {} S[0]~combout {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.125ns 1.572ns 0.916ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.228ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.715 ns" { S[0] Cf~4 Cf~4clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.715 ns" { S[0] {} S[0]~combout {} Cf~4 {} Cf~4clkctrl {} temp[6] {} } { 0.000ns 0.000ns 1.079ns 1.466ns 0.941ns } { 0.000ns 0.810ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { Zf$latch {} } {  } {  } "" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "S\[3\] 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"S\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "temp\[5\] Zf\$latch S\[3\] 421 ps " "Info: Found hold time violation between source  pin or register \"temp\[5\]\" and destination pin or register \"Zf\$latch\" for clock \"S\[3\]\" (Hold time is 421 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.232 ns + Largest " "Info: + Largest clock skew is 1.232 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] destination 5.357 ns + Longest register " "Info: + Longest clock path from clock \"S\[3\]\" to destination register is 5.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[3\] 1 CLK PIN_T21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 5; CLK Node = 'S\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.228 ns) 2.381 ns T~57 2 COMB LCCOMB_X5_Y2_N10 9 " "Info: 2: + IC(1.323 ns) + CELL(0.228 ns) = 2.381 ns; Loc. = LCCOMB_X5_Y2_N10; Fanout = 9; COMB Node = 'T~57'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { S[3] T~57 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 2.641 ns Cf~0 3 COMB LCCOMB_X5_Y2_N22 1 " "Info: 3: + IC(0.207 ns) + CELL(0.053 ns) = 2.641 ns; Loc. = LCCOMB_X5_Y2_N22; Fanout = 1; COMB Node = 'Cf~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { T~57 Cf~0 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 4.213 ns Cf~0clkctrl 4 COMB CLKCTRL_G7 2 " "Info: 4: + IC(1.572 ns) + CELL(0.000 ns) = 4.213 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'Cf~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Cf~0 Cf~0clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.228 ns) 5.357 ns Zf\$latch 5 REG LCCOMB_X2_Y7_N28 1 " "Info: 5: + IC(0.916 ns) + CELL(0.228 ns) = 5.357 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; REG Node = 'Zf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.339 ns ( 25.00 % ) " "Info: Total cell delay = 1.339 ns ( 25.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.018 ns ( 75.00 % ) " "Info: Total interconnect delay = 4.018 ns ( 75.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.357 ns" { S[3] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.357 ns" { S[3] {} S[3]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.323ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.228ns 0.053ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] source 4.125 ns - Shortest register " "Info: - Shortest clock path from clock \"S\[3\]\" to source register is 4.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[3\] 1 CLK PIN_T21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 5; CLK Node = 'S\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.053 ns) 1.658 ns Cf~4 2 COMB LCCOMB_X2_Y7_N20 3 " "Info: 2: + IC(0.775 ns) + CELL(0.053 ns) = 1.658 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 3; COMB Node = 'Cf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { S[3] Cf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.000 ns) 3.124 ns Cf~4clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(1.466 ns) + CELL(0.000 ns) = 3.124 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Cf~4clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { Cf~4 Cf~4clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.053 ns) 4.125 ns temp\[5\] 4 REG LCCOMB_X2_Y7_N0 2 " "Info: 4: + IC(0.948 ns) + CELL(0.053 ns) = 4.125 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 2; REG Node = 'temp\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { Cf~4clkctrl temp[5] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.936 ns ( 22.69 % ) " "Info: Total cell delay = 0.936 ns ( 22.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.189 ns ( 77.31 % ) " "Info: Total interconnect delay = 3.189 ns ( 77.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.125 ns" { S[3] Cf~4 Cf~4clkctrl temp[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.125 ns" { S[3] {} S[3]~combout {} Cf~4 {} Cf~4clkctrl {} temp[5] {} } { 0.000ns 0.000ns 0.775ns 1.466ns 0.948ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.357 ns" { S[3] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.357 ns" { S[3] {} S[3]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.323ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.228ns 0.053ns 0.000ns 0.228ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.125 ns" { S[3] Cf~4 Cf~4clkctrl temp[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.125 ns" { S[3] {} S[3]~combout {} Cf~4 {} Cf~4clkctrl {} temp[5] {} } { 0.000ns 0.000ns 0.775ns 1.466ns 0.948ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.811 ns - Shortest register register " "Info: - Shortest register to register delay is 0.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[5\] 1 REG LCCOMB_X2_Y7_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 2; REG Node = 'temp\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[5] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 0.276 ns Zf~3 2 COMB LCCOMB_X2_Y7_N30 1 " "Info: 2: + IC(0.223 ns) + CELL(0.053 ns) = 0.276 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 1; COMB Node = 'Zf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { temp[5] Zf~3 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 0.541 ns Zf~4 3 COMB LCCOMB_X2_Y7_N4 1 " "Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.541 ns; Loc. = LCCOMB_X2_Y7_N4; Fanout = 1; COMB Node = 'Zf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Zf~3 Zf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 0.811 ns Zf\$latch 4 REG LCCOMB_X2_Y7_N28 1 " "Info: 4: + IC(0.217 ns) + CELL(0.053 ns) = 0.811 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; REG Node = 'Zf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Zf~4 Zf$latch } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.159 ns ( 19.61 % ) " "Info: Total cell delay = 0.159 ns ( 19.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.652 ns ( 80.39 % ) " "Info: Total interconnect delay = 0.652 ns ( 80.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { temp[5] Zf~3 Zf~4 Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.811 ns" { temp[5] {} Zf~3 {} Zf~4 {} Zf$latch {} } { 0.000ns 0.223ns 0.212ns 0.217ns } { 0.000ns 0.053ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.357 ns" { S[3] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.357 ns" { S[3] {} S[3]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.323ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.228ns 0.053ns 0.000ns 0.228ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.125 ns" { S[3] Cf~4 Cf~4clkctrl temp[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.125 ns" { S[3] {} S[3]~combout {} Cf~4 {} Cf~4clkctrl {} temp[5] {} } { 0.000ns 0.000ns 0.775ns 1.466ns 0.948ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { temp[5] Zf~3 Zf~4 Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.811 ns" { temp[5] {} Zf~3 {} Zf~4 {} Zf$latch {} } { 0.000ns 0.223ns 0.212ns 0.217ns } { 0.000ns 0.053ns 0.053ns 0.053ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "S\[1\] 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"S\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "temp\[5\] Zf\$latch S\[1\] 40 ps " "Info: Found hold time violation between source  pin or register \"temp\[5\]\" and destination pin or register \"Zf\$latch\" for clock \"S\[1\]\" (Hold time is 40 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.851 ns + Largest " "Info: + Largest clock skew is 0.851 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[1\] destination 5.417 ns + Longest register " "Info: + Longest clock path from clock \"S\[1\]\" to destination register is 5.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[1\] 1 CLK PIN_R21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R21; Fanout = 5; CLK Node = 'S\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.225 ns) 2.441 ns T~57 2 COMB LCCOMB_X5_Y2_N10 9 " "Info: 2: + IC(1.386 ns) + CELL(0.225 ns) = 2.441 ns; Loc. = LCCOMB_X5_Y2_N10; Fanout = 9; COMB Node = 'T~57'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { S[1] T~57 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 2.701 ns Cf~0 3 COMB LCCOMB_X5_Y2_N22 1 " "Info: 3: + IC(0.207 ns) + CELL(0.053 ns) = 2.701 ns; Loc. = LCCOMB_X5_Y2_N22; Fanout = 1; COMB Node = 'Cf~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { T~57 Cf~0 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 4.273 ns Cf~0clkctrl 4 COMB CLKCTRL_G7 2 " "Info: 4: + IC(1.572 ns) + CELL(0.000 ns) = 4.273 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'Cf~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Cf~0 Cf~0clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.228 ns) 5.417 ns Zf\$latch 5 REG LCCOMB_X2_Y7_N28 1 " "Info: 5: + IC(0.916 ns) + CELL(0.228 ns) = 5.417 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; REG Node = 'Zf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.336 ns ( 24.66 % ) " "Info: Total cell delay = 1.336 ns ( 24.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.081 ns ( 75.34 % ) " "Info: Total interconnect delay = 4.081 ns ( 75.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.417 ns" { S[1] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.417 ns" { S[1] {} S[1]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.386ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.225ns 0.053ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[1\] source 4.566 ns - Shortest register " "Info: - Shortest clock path from clock \"S\[1\]\" to source register is 4.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[1\] 1 CLK PIN_R21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R21; Fanout = 5; CLK Node = 'S\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.228 ns) 2.099 ns Cf~4 2 COMB LCCOMB_X2_Y7_N20 3 " "Info: 2: + IC(1.041 ns) + CELL(0.228 ns) = 2.099 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 3; COMB Node = 'Cf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { S[1] Cf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.000 ns) 3.565 ns Cf~4clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(1.466 ns) + CELL(0.000 ns) = 3.565 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Cf~4clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { Cf~4 Cf~4clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.053 ns) 4.566 ns temp\[5\] 4 REG LCCOMB_X2_Y7_N0 2 " "Info: 4: + IC(0.948 ns) + CELL(0.053 ns) = 4.566 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 2; REG Node = 'temp\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { Cf~4clkctrl temp[5] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.111 ns ( 24.33 % ) " "Info: Total cell delay = 1.111 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.455 ns ( 75.67 % ) " "Info: Total interconnect delay = 3.455 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.566 ns" { S[1] Cf~4 Cf~4clkctrl temp[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.566 ns" { S[1] {} S[1]~combout {} Cf~4 {} Cf~4clkctrl {} temp[5] {} } { 0.000ns 0.000ns 1.041ns 1.466ns 0.948ns } { 0.000ns 0.830ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.417 ns" { S[1] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.417 ns" { S[1] {} S[1]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.386ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.225ns 0.053ns 0.000ns 0.228ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.566 ns" { S[1] Cf~4 Cf~4clkctrl temp[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.566 ns" { S[1] {} S[1]~combout {} Cf~4 {} Cf~4clkctrl {} temp[5] {} } { 0.000ns 0.000ns 1.041ns 1.466ns 0.948ns } { 0.000ns 0.830ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.811 ns - Shortest register register " "Info: - Shortest register to register delay is 0.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[5\] 1 REG LCCOMB_X2_Y7_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 2; REG Node = 'temp\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[5] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 0.276 ns Zf~3 2 COMB LCCOMB_X2_Y7_N30 1 " "Info: 2: + IC(0.223 ns) + CELL(0.053 ns) = 0.276 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 1; COMB Node = 'Zf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { temp[5] Zf~3 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 0.541 ns Zf~4 3 COMB LCCOMB_X2_Y7_N4 1 " "Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 0.541 ns; Loc. = LCCOMB_X2_Y7_N4; Fanout = 1; COMB Node = 'Zf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Zf~3 Zf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 0.811 ns Zf\$latch 4 REG LCCOMB_X2_Y7_N28 1 " "Info: 4: + IC(0.217 ns) + CELL(0.053 ns) = 0.811 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; REG Node = 'Zf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Zf~4 Zf$latch } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.159 ns ( 19.61 % ) " "Info: Total cell delay = 0.159 ns ( 19.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.652 ns ( 80.39 % ) " "Info: Total interconnect delay = 0.652 ns ( 80.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { temp[5] Zf~3 Zf~4 Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.811 ns" { temp[5] {} Zf~3 {} Zf~4 {} Zf$latch {} } { 0.000ns 0.223ns 0.212ns 0.217ns } { 0.000ns 0.053ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.417 ns" { S[1] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.417 ns" { S[1] {} S[1]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.386ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.225ns 0.053ns 0.000ns 0.228ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.566 ns" { S[1] Cf~4 Cf~4clkctrl temp[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.566 ns" { S[1] {} S[1]~combout {} Cf~4 {} Cf~4clkctrl {} temp[5] {} } { 0.000ns 0.000ns 1.041ns 1.466ns 0.948ns } { 0.000ns 0.830ns 0.228ns 0.000ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { temp[5] Zf~3 Zf~4 Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.811 ns" { temp[5] {} Zf~3 {} Zf~4 {} Zf$latch {} } { 0.000ns 0.223ns 0.212ns 0.217ns } { 0.000ns 0.053ns 0.053ns 0.053ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "temp\[7\] S\[3\] S\[3\] 4.882 ns register " "Info: tsu for register \"temp\[7\]\" (data pin = \"S\[3\]\", clock pin = \"S\[3\]\") is 4.882 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.464 ns + Longest pin register " "Info: + Longest pin to register delay is 8.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[3\] 1 CLK PIN_T21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 5; CLK Node = 'S\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.462 ns) + CELL(0.366 ns) 5.658 ns Equal0~0 2 COMB LCCOMB_X5_Y2_N16 18 " "Info: 2: + IC(4.462 ns) + CELL(0.366 ns) = 5.658 ns; Loc. = LCCOMB_X5_Y2_N16; Fanout = 18; COMB Node = 'Equal0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { S[3] Equal0~0 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.516 ns) 6.997 ns Add0~3 3 COMB LCCOMB_X3_Y4_N0 2 " "Info: 3: + IC(0.823 ns) + CELL(0.516 ns) = 6.997 ns; Loc. = LCCOMB_X3_Y4_N0; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { Equal0~0 Add0~3 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.032 ns Add0~7 4 COMB LCCOMB_X3_Y4_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 7.032 ns; Loc. = LCCOMB_X3_Y4_N2; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~3 Add0~7 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.067 ns Add0~11 5 COMB LCCOMB_X3_Y4_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 7.067 ns; Loc. = LCCOMB_X3_Y4_N4; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~7 Add0~11 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.102 ns Add0~15 6 COMB LCCOMB_X3_Y4_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 7.102 ns; Loc. = LCCOMB_X3_Y4_N6; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~11 Add0~15 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.137 ns Add0~19 7 COMB LCCOMB_X3_Y4_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 7.137 ns; Loc. = LCCOMB_X3_Y4_N8; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~15 Add0~19 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.172 ns Add0~23 8 COMB LCCOMB_X3_Y4_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 7.172 ns; Loc. = LCCOMB_X3_Y4_N10; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~19 Add0~23 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.207 ns Add0~27 9 COMB LCCOMB_X3_Y4_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 7.207 ns; Loc. = LCCOMB_X3_Y4_N12; Fanout = 2; COMB Node = 'Add0~27'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~23 Add0~27 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.303 ns Add0~31 10 COMB LCCOMB_X3_Y4_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 7.303 ns; Loc. = LCCOMB_X3_Y4_N14; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~27 Add0~31 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.428 ns Add0~34 11 COMB LCCOMB_X3_Y4_N16 1 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 7.428 ns; Loc. = LCCOMB_X3_Y4_N16; Fanout = 1; COMB Node = 'Add0~34'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~31 Add0~34 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.225 ns) 8.464 ns temp\[7\] 12 REG LCCOMB_X2_Y7_N14 2 " "Info: 12: + IC(0.811 ns) + CELL(0.225 ns) = 8.464 ns; Loc. = LCCOMB_X2_Y7_N14; Fanout = 2; REG Node = 'temp\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { Add0~34 temp[7] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.368 ns ( 27.98 % ) " "Info: Total cell delay = 2.368 ns ( 27.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.096 ns ( 72.02 % ) " "Info: Total interconnect delay = 6.096 ns ( 72.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.464 ns" { S[3] Equal0~0 Add0~3 Add0~7 Add0~11 Add0~15 Add0~19 Add0~23 Add0~27 Add0~31 Add0~34 temp[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.464 ns" { S[3] {} S[3]~combout {} Equal0~0 {} Add0~3 {} Add0~7 {} Add0~11 {} Add0~15 {} Add0~19 {} Add0~23 {} Add0~27 {} Add0~31 {} Add0~34 {} temp[7] {} } { 0.000ns 0.000ns 4.462ns 0.823ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.811ns } { 0.000ns 0.830ns 0.366ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.539 ns + " "Info: + Micro setup delay of destination is 0.539 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] destination 4.121 ns - Shortest register " "Info: - Shortest clock path from clock \"S\[3\]\" to destination register is 4.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[3\] 1 CLK PIN_T21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 5; CLK Node = 'S\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.053 ns) 1.658 ns Cf~4 2 COMB LCCOMB_X2_Y7_N20 3 " "Info: 2: + IC(0.775 ns) + CELL(0.053 ns) = 1.658 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 3; COMB Node = 'Cf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { S[3] Cf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.000 ns) 3.124 ns Cf~4clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(1.466 ns) + CELL(0.000 ns) = 3.124 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Cf~4clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { Cf~4 Cf~4clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.053 ns) 4.121 ns temp\[7\] 4 REG LCCOMB_X2_Y7_N14 2 " "Info: 4: + IC(0.944 ns) + CELL(0.053 ns) = 4.121 ns; Loc. = LCCOMB_X2_Y7_N14; Fanout = 2; REG Node = 'temp\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Cf~4clkctrl temp[7] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.936 ns ( 22.71 % ) " "Info: Total cell delay = 0.936 ns ( 22.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.185 ns ( 77.29 % ) " "Info: Total interconnect delay = 3.185 ns ( 77.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.121 ns" { S[3] Cf~4 Cf~4clkctrl temp[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.121 ns" { S[3] {} S[3]~combout {} Cf~4 {} Cf~4clkctrl {} temp[7] {} } { 0.000ns 0.000ns 0.775ns 1.466ns 0.944ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.464 ns" { S[3] Equal0~0 Add0~3 Add0~7 Add0~11 Add0~15 Add0~19 Add0~23 Add0~27 Add0~31 Add0~34 temp[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.464 ns" { S[3] {} S[3]~combout {} Equal0~0 {} Add0~3 {} Add0~7 {} Add0~11 {} Add0~15 {} Add0~19 {} Add0~23 {} Add0~27 {} Add0~31 {} Add0~34 {} temp[7] {} } { 0.000ns 0.000ns 4.462ns 0.823ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.811ns } { 0.000ns 0.830ns 0.366ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.225ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.121 ns" { S[3] Cf~4 Cf~4clkctrl temp[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.121 ns" { S[3] {} S[3]~combout {} Cf~4 {} Cf~4clkctrl {} temp[7] {} } { 0.000ns 0.000ns 0.775ns 1.466ns 0.944ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "S\[0\] T\[1\] temp\[1\] 10.597 ns register " "Info: tco from clock \"S\[0\]\" to destination pin \"T\[1\]\" through register \"temp\[1\]\" is 10.597 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[0\] source 4.717 ns + Longest register " "Info: + Longest clock path from clock \"S\[0\]\" to source register is 4.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns S\[0\] 1 CLK PIN_R18 5 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 5; CLK Node = 'S\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.366 ns) 2.255 ns Cf~4 2 COMB LCCOMB_X2_Y7_N20 3 " "Info: 2: + IC(1.079 ns) + CELL(0.366 ns) = 2.255 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 3; COMB Node = 'Cf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { S[0] Cf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.000 ns) 3.721 ns Cf~4clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(1.466 ns) + CELL(0.000 ns) = 3.721 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Cf~4clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { Cf~4 Cf~4clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.053 ns) 4.717 ns temp\[1\] 4 REG LCCOMB_X2_Y7_N18 2 " "Info: 4: + IC(0.943 ns) + CELL(0.053 ns) = 4.717 ns; Loc. = LCCOMB_X2_Y7_N18; Fanout = 2; REG Node = 'temp\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { Cf~4clkctrl temp[1] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 26.05 % ) " "Info: Total cell delay = 1.229 ns ( 26.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.488 ns ( 73.95 % ) " "Info: Total interconnect delay = 3.488 ns ( 73.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.717 ns" { S[0] Cf~4 Cf~4clkctrl temp[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.717 ns" { S[0] {} S[0]~combout {} Cf~4 {} Cf~4clkctrl {} temp[1] {} } { 0.000ns 0.000ns 1.079ns 1.466ns 0.943ns } { 0.000ns 0.810ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.880 ns + Longest register pin " "Info: + Longest register to pin delay is 5.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[1\] 1 REG LCCOMB_X2_Y7_N18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y7_N18; Fanout = 2; REG Node = 'temp\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[1] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.366 ns) 0.840 ns T~61 2 COMB LCCOMB_X2_Y7_N2 1 " "Info: 2: + IC(0.474 ns) + CELL(0.366 ns) = 0.840 ns; Loc. = LCCOMB_X2_Y7_N2; Fanout = 1; COMB Node = 'T~61'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { temp[1] T~61 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.053 ns) 1.482 ns T~62 3 COMB LCCOMB_X3_Y4_N26 1 " "Info: 3: + IC(0.589 ns) + CELL(0.053 ns) = 1.482 ns; Loc. = LCCOMB_X3_Y4_N26; Fanout = 1; COMB Node = 'T~62'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { T~61 T~62 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.244 ns) + CELL(2.154 ns) 5.880 ns T\[1\] 4 PIN PIN_C21 0 " "Info: 4: + IC(2.244 ns) + CELL(2.154 ns) = 5.880 ns; Loc. = PIN_C21; Fanout = 0; PIN Node = 'T\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.398 ns" { T~62 T[1] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.573 ns ( 43.76 % ) " "Info: Total cell delay = 2.573 ns ( 43.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.307 ns ( 56.24 % ) " "Info: Total interconnect delay = 3.307 ns ( 56.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { temp[1] T~61 T~62 T[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.880 ns" { temp[1] {} T~61 {} T~62 {} T[1] {} } { 0.000ns 0.474ns 0.589ns 2.244ns } { 0.000ns 0.366ns 0.053ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.717 ns" { S[0] Cf~4 Cf~4clkctrl temp[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.717 ns" { S[0] {} S[0]~combout {} Cf~4 {} Cf~4clkctrl {} temp[1] {} } { 0.000ns 0.000ns 1.079ns 1.466ns 0.943ns } { 0.000ns 0.810ns 0.366ns 0.000ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { temp[1] T~61 T~62 T[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.880 ns" { temp[1] {} T~61 {} T~62 {} T[1] {} } { 0.000ns 0.474ns 0.589ns 2.244ns } { 0.000ns 0.366ns 0.053ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S\[1\] T\[1\] 11.473 ns Longest " "Info: Longest tpd from source pin \"S\[1\]\" to destination pin \"T\[1\]\" is 11.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[1\] 1 CLK PIN_R21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R21; Fanout = 5; CLK Node = 'S\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.346 ns) 5.862 ns T~58 2 COMB LCCOMB_X5_Y2_N8 8 " "Info: 2: + IC(4.686 ns) + CELL(0.346 ns) = 5.862 ns; Loc. = LCCOMB_X5_Y2_N8; Fanout = 8; COMB Node = 'T~58'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { S[1] T~58 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.366 ns) 7.075 ns T~62 3 COMB LCCOMB_X3_Y4_N26 1 " "Info: 3: + IC(0.847 ns) + CELL(0.366 ns) = 7.075 ns; Loc. = LCCOMB_X3_Y4_N26; Fanout = 1; COMB Node = 'T~62'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { T~58 T~62 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.244 ns) + CELL(2.154 ns) 11.473 ns T\[1\] 4 PIN PIN_C21 0 " "Info: 4: + IC(2.244 ns) + CELL(2.154 ns) = 11.473 ns; Loc. = PIN_C21; Fanout = 0; PIN Node = 'T\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.398 ns" { T~62 T[1] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.696 ns ( 32.21 % ) " "Info: Total cell delay = 3.696 ns ( 32.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.777 ns ( 67.79 % ) " "Info: Total interconnect delay = 7.777 ns ( 67.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.473 ns" { S[1] T~58 T~62 T[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.473 ns" { S[1] {} S[1]~combout {} T~58 {} T~62 {} T[1] {} } { 0.000ns 0.000ns 4.686ns 0.847ns 2.244ns } { 0.000ns 0.830ns 0.346ns 0.366ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Zf\$latch S\[3\] S\[1\] 2.656 ns register " "Info: th for register \"Zf\$latch\" (data pin = \"S\[3\]\", clock pin = \"S\[1\]\") is 2.656 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[1\] destination 5.417 ns + Longest register " "Info: + Longest clock path from clock \"S\[1\]\" to destination register is 5.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[1\] 1 CLK PIN_R21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R21; Fanout = 5; CLK Node = 'S\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.225 ns) 2.441 ns T~57 2 COMB LCCOMB_X5_Y2_N10 9 " "Info: 2: + IC(1.386 ns) + CELL(0.225 ns) = 2.441 ns; Loc. = LCCOMB_X5_Y2_N10; Fanout = 9; COMB Node = 'T~57'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { S[1] T~57 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 2.701 ns Cf~0 3 COMB LCCOMB_X5_Y2_N22 1 " "Info: 3: + IC(0.207 ns) + CELL(0.053 ns) = 2.701 ns; Loc. = LCCOMB_X5_Y2_N22; Fanout = 1; COMB Node = 'Cf~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { T~57 Cf~0 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 4.273 ns Cf~0clkctrl 4 COMB CLKCTRL_G7 2 " "Info: 4: + IC(1.572 ns) + CELL(0.000 ns) = 4.273 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'Cf~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Cf~0 Cf~0clkctrl } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.228 ns) 5.417 ns Zf\$latch 5 REG LCCOMB_X2_Y7_N28 1 " "Info: 5: + IC(0.916 ns) + CELL(0.228 ns) = 5.417 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; REG Node = 'Zf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.336 ns ( 24.66 % ) " "Info: Total cell delay = 1.336 ns ( 24.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.081 ns ( 75.34 % ) " "Info: Total interconnect delay = 4.081 ns ( 75.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.417 ns" { S[1] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.417 ns" { S[1] {} S[1]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.386ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.225ns 0.053ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.761 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[3\] 1 CLK PIN_T21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 5; CLK Node = 'S\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.053 ns) 1.658 ns Cf~4 2 COMB LCCOMB_X2_Y7_N20 3 " "Info: 2: + IC(0.775 ns) + CELL(0.053 ns) = 1.658 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 3; COMB Node = 'Cf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { S[3] Cf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.154 ns) 2.491 ns Zf~4 3 COMB LCCOMB_X2_Y7_N4 1 " "Info: 3: + IC(0.679 ns) + CELL(0.154 ns) = 2.491 ns; Loc. = LCCOMB_X2_Y7_N4; Fanout = 1; COMB Node = 'Zf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { Cf~4 Zf~4 } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.761 ns Zf\$latch 4 REG LCCOMB_X2_Y7_N28 1 " "Info: 4: + IC(0.217 ns) + CELL(0.053 ns) = 2.761 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; REG Node = 'Zf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Zf~4 Zf$latch } "NODE_NAME" } } { "ALU/ALU.vhd" "" { Text "D:/文档/数电实验/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.090 ns ( 39.48 % ) " "Info: Total cell delay = 1.090 ns ( 39.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.671 ns ( 60.52 % ) " "Info: Total interconnect delay = 1.671 ns ( 60.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { S[3] Cf~4 Zf~4 Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { S[3] {} S[3]~combout {} Cf~4 {} Zf~4 {} Zf$latch {} } { 0.000ns 0.000ns 0.775ns 0.679ns 0.217ns } { 0.000ns 0.830ns 0.053ns 0.154ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.417 ns" { S[1] T~57 Cf~0 Cf~0clkctrl Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.417 ns" { S[1] {} S[1]~combout {} T~57 {} Cf~0 {} Cf~0clkctrl {} Zf$latch {} } { 0.000ns 0.000ns 1.386ns 0.207ns 1.572ns 0.916ns } { 0.000ns 0.830ns 0.225ns 0.053ns 0.000ns 0.228ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { S[3] Cf~4 Zf~4 Zf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { S[3] {} S[3]~combout {} Cf~4 {} Zf~4 {} Zf$latch {} } { 0.000ns 0.000ns 0.775ns 0.679ns 0.217ns } { 0.000ns 0.830ns 0.053ns 0.154ns 0.053ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 19:01:11 2020 " "Info: Processing ended: Tue Dec 01 19:01:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
