****************************************
Report : design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:00:10 2024
****************************************

Total number of std cells in library : 291
Total number of dont_use lib cells   : 12
Total number of dont_touch lib cells : 12
Total number of buffers              : 11
Total number of inverters            : 15
Total number of flip-flops           : 102
Total number of latches              : 12
Total number of ICGs                 : 12

Cell Instance Type  Count         Area
--------------------------------------
TOTAL LEAF CELLS    34566 127606.71898
Standard cells      34566 127606.71898
Hard macro cells        0      0.00000
Soft macro cells        0      0.00000
Always on cells         0      0.00000
Physical only           0      0.00000
Fixed cells             0      0.00000
Moveable cells      34566 127606.71898
Sequential           2180  15513.45805
Buffer/inverter      2820   4415.75200
ICG cells               0      0.00000

Logic Hierarchies                    : 4
Design Masters count                 : 33
Total Flat nets count                : 40281
Total FloatingNets count             : 0
Total no of Ports                    : 139
Number of Master Clocks in design    : 1
Number of Generated Clocks in design : 0
Number of Path Groups in design      : 7 (1 of them Non Default)
Number of Scan Chains in design      : 0
List of Modes                        : default
List of Corners                      : default
List of Scenarios                    : default

Core Area                            : 181977.26976
Chip Area                            : 217704.30976
Total Site Row Area                  : 181977.270
Number of Blockages                  : 0
Total area of Blockages              : 0.000
Number of Power Domains              : 1
Number of Voltage Areas              : 1
Number of Group Bounds               : 0
Number of Exclusive MoveBounds       : 0
Number of Hard or Soft MoveBounds    : 0
Number of Multibit Registers         : 0
Number of Multibit LS/ISO Cells      : 0
Number of Top Level RP Groups        : 0
Number of Tech Layers                : 71 (61 of them have unknown routing dir.)

Total wire length                    : 0.00000 micron
Total number of wires                : 0
Total number of contacts             : 39424
1
