# Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 
# do mainframe.ldo 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sync_genlock_regen
# -- Compiling architecture behavioral of sync_genlock_regen
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity reset_sequencer
# -- Compiling architecture behavioral of reset_sequencer
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity tri_level_module
# -- Compiling architecture behavioral of tri_level_module
# -- Loading entity sync_genlock_regen
# -- Loading entity reset_sequencer
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity mainframe
# -- Compiling architecture behavioral of mainframe
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity tri_level_module
# vsim -t 1ps mainframe 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_signed(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../modelsim_lib.util(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.mainframe(behavioral)
# Loading work.tri_level_module(behavioral)
# Loading work.sync_genlock_regen(behavioral)
# Loading work.reset_sequencer(behavioral)
# .wave
# .structure
# .signals
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Tri_Level_Module.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity tri_level_module
# -- Compiling architecture behavioral of tri_level_module
# -- Loading entity sync_genlock_regen
# -- Loading entity reset_sequencer
restart
# Loading work.tri_level_module(behavioral)
run
add wave sim:/mainframe/trilevel_module_1/f8g_genlock_monitor/sync_clean_o
add wave sim:/mainframe/trilevel_module_1/f8g_genlock_monitor/sync_pulse_delayed
add wave sim:/mainframe/trilevel_module_1/f8g_genlock_monitor/lookat_sync_pulse
restart
run
add wave sim:/mainframe/trilevel_module_1/f4m_genlock_monitor/sync_clean_o
add wave sim:/mainframe/trilevel_module_1/f4m_genlock_monitor/sync_pulse_delayed
add wave sim:/mainframe/trilevel_module_1/f4m_genlock_monitor/lookat_sync_pulse
restart
run
add wave sim:/mainframe/trilevel_module_1/f4m_genlock_monitor/sync_pulse
restart
run
add wave sim:/mainframe/trilevel_module_1/f8g_genlock_monitor/sync_pulse
restart
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Mainframe.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity mainframe
# -- Compiling architecture behavioral of mainframe
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity tri_level_module
restart
# Loading work.mainframe(behavioral)
# Warning in wave window restart:  No objects found matching "/mainframe/f4m_count" 
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Mainframe.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity mainframe
# -- Compiling architecture behavioral of mainframe
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity tri_level_module
restart
# Loading work.mainframe(behavioral)
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Mainframe.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity mainframe
# -- Compiling architecture behavioral of mainframe
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity tri_level_module
restart
# Loading work.mainframe(behavioral)
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Mainframe.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity mainframe
# -- Compiling architecture behavioral of mainframe
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity tri_level_module
restart
# Loading work.mainframe(behavioral)
run
add wave sim:/mainframe/trilevel_module_1/f4m_genlock_monitor/sync_i
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Mainframe.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity mainframe
# -- Compiling architecture behavioral of mainframe
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity tri_level_module
restart
# Loading work.mainframe(behavioral)
run
add wave sim:/mainframe/trilevel_module_1/f8g_genlock_monitor/sync_i
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Mainframe.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity mainframe
# -- Compiling architecture behavioral of mainframe
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity tri_level_module
restart
# Loading work.mainframe(behavioral)
run
add wave sim:/mainframe/trilevel_module_1/f4m_i
add wave sim:/mainframe/trilevel_module_1/f8g_i
restart
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Mainframe.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity mainframe
# -- Compiling architecture behavioral of mainframe
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity tri_level_module
restart
# Loading work.mainframe(behavioral)
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Mainframe.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity mainframe
# -- Compiling architecture behavioral of mainframe
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity tri_level_module
restart
# Loading work.mainframe(behavioral)
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Reset_sequencer.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity reset_sequencer
# -- Compiling architecture behavioral of reset_sequencer
restart
# Loading work.reset_sequencer(behavioral)
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Reset_sequencer.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity reset_sequencer
# -- Compiling architecture behavioral of reset_sequencer
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Reset_sequencer.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity reset_sequencer
# -- Compiling architecture behavioral of reset_sequencer
run
add wave sim:/mainframe/trilevel_module_1/reset_sequencer_1/reset_genlock_o
add wave sim:/mainframe/trilevel_module_1/reset_sequencer_1/reset_genmon_o
add wave sim:/mainframe/trilevel_module_1/reset_sequencer_1/tick_160ms_o
restart
# Loading work.reset_sequencer(behavioral)
run
add wave sim:/mainframe/trilevel_module_1/f8g_genlock_monitor/illegal_pulse
add wave sim:/mainframe/trilevel_module_1/f8g_genlock_monitor/no_pulse
restart
run
add wave sim:/mainframe/trilevel_module_1/f8g_genlock_monitor/genlock_ok_o
add wave sim:/mainframe/trilevel_module_1/f8g_genlock_monitor/genlock_almost_ok_o
restart
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Mainframe.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity mainframe
# -- Compiling architecture behavioral of mainframe
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity tri_level_module
vcom -reportprogress 30 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Reset_sequencer.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity reset_sequencer
# -- Compiling architecture behavioral of reset_sequencer
vcom -reportprogress 30 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/sync_genlock_regen.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sync_genlock_regen
# -- Compiling architecture behavioral of sync_genlock_regen
vcom -reportprogress 30 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Tri_Level_Module.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity tri_level_module
# -- Compiling architecture behavioral of tri_level_module
# -- Loading entity sync_genlock_regen
# -- Loading entity reset_sequencer
restart
# Loading work.mainframe(behavioral)
# Loading work.tri_level_module(behavioral)
# Loading work.sync_genlock_regen(behavioral)
# Loading work.reset_sequencer(behavioral)
# Warning in wave window restart:  No objects found matching "/mainframe/trilevel_module_1/f8g_genlock_monitor/genlock_almost_ok_o" 
run
add wave sim:/mainframe/trilevel_module_1/f8g_genlock_monitor/genlock_resync_o
restart
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Tri_Level_Module.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity tri_level_module
# -- Compiling architecture behavioral of tri_level_module
# -- Loading entity sync_genlock_regen
# -- Loading entity reset_sequencer
restart
restart
# Loading work.tri_level_module(behavioral)
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Mainframe/Tri_Level_Module.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity tri_level_module
# -- Compiling architecture behavioral of tri_level_module
# -- Loading entity sync_genlock_regen
# -- Loading entity reset_sequencer
restart
# Loading work.tri_level_module(behavioral)
run
