Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 16 23:03:03 2024
| Host         : DESKTOP-E8CIL9E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/RX_UART_0/U0/data_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/TX_UART_0/U0/tx_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.800        0.000                      0                   80        0.198        0.000                      0                   80        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.800        0.000                      0                   80        0.198        0.000                      0                   80        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 design_1_i/RX_UART_0/U0/clock_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/clock_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.210ns (28.699%)  route 3.006ns (71.301%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.172    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y56          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.518     5.690 f  design_1_i/RX_UART_0/U0/clock_cnt_reg[9]/Q
                         net (fo=3, routed)           0.819     6.510    design_1_i/RX_UART_0/U0/clock_cnt_reg_n_0_[9]
    SLICE_X6Y56          LUT6 (Prop_lut6_I0_O)        0.124     6.634 f  design_1_i/RX_UART_0/U0/current_state[0]_i_5/O
                         net (fo=1, routed)           0.436     7.070    design_1_i/RX_UART_0/U0/current_state[0]_i_5_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.194 f  design_1_i/RX_UART_0/U0/current_state[0]_i_2/O
                         net (fo=5, routed)           0.577     7.771    design_1_i/RX_UART_0/U0/current_state[0]_i_2_n_0
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.118     7.889 f  design_1_i/RX_UART_0/U0/clock_cnt[13]_i_3/O
                         net (fo=14, routed)          1.174     9.063    design_1_i/RX_UART_0/U0/clock_cnt[13]_i_3_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I1_O)        0.326     9.389 r  design_1_i/RX_UART_0/U0/clock_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     9.389    design_1_i/RX_UART_0/U0/p_1_in[7]
    SLICE_X6Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.875    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[7]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.077    15.189    design_1_i/RX_UART_0/U0/clock_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/clock_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.210ns (29.529%)  route 2.888ns (70.471%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.172    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.690 f  design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/Q
                         net (fo=3, routed)           0.831     6.522    design_1_i/RX_UART_0/U0/clock_cnt_reg_n_0_[8]
    SLICE_X6Y56          LUT6 (Prop_lut6_I1_O)        0.124     6.646 f  design_1_i/RX_UART_0/U0/current_state[0]_i_5/O
                         net (fo=1, routed)           0.436     7.082    design_1_i/RX_UART_0/U0/current_state[0]_i_5_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.206 f  design_1_i/RX_UART_0/U0/current_state[0]_i_2/O
                         net (fo=5, routed)           0.577     7.783    design_1_i/RX_UART_0/U0/current_state[0]_i_2_n_0
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.118     7.901 f  design_1_i/RX_UART_0/U0/clock_cnt[13]_i_3/O
                         net (fo=14, routed)          1.043     8.944    design_1_i/RX_UART_0/U0/clock_cnt[13]_i_3_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.326     9.270 r  design_1_i/RX_UART_0/U0/clock_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.270    design_1_i/RX_UART_0/U0/p_1_in[1]
    SLICE_X5Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.875    design_1_i/RX_UART_0/U0/clk
    SLICE_X5Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[1]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)        0.029    15.141    design_1_i/RX_UART_0/U0/clock_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/clock_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.242ns (30.603%)  route 2.816ns (69.397%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.172    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/Q
                         net (fo=3, routed)           0.831     6.522    design_1_i/RX_UART_0/U0/clock_cnt_reg_n_0_[8]
    SLICE_X6Y56          LUT6 (Prop_lut6_I1_O)        0.124     6.646 r  design_1_i/RX_UART_0/U0/current_state[0]_i_5/O
                         net (fo=1, routed)           0.436     7.082    design_1_i/RX_UART_0/U0/current_state[0]_i_5_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  design_1_i/RX_UART_0/U0/current_state[0]_i_2/O
                         net (fo=5, routed)           0.877     8.083    design_1_i/RX_UART_0/U0/current_state[0]_i_2_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.150     8.233 f  design_1_i/RX_UART_0/U0/clock_cnt[13]_i_4/O
                         net (fo=14, routed)          0.672     8.905    design_1_i/RX_UART_0/U0/clock_cnt[13]_i_4_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I2_O)        0.326     9.231 r  design_1_i/RX_UART_0/U0/clock_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     9.231    design_1_i/RX_UART_0/U0/p_1_in[12]
    SLICE_X5Y56          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.875    design_1_i/RX_UART_0/U0/clk
    SLICE_X5Y56          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[12]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.031    15.143    design_1_i/RX_UART_0/U0/clock_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/clock_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.242ns (30.762%)  route 2.795ns (69.238%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.172    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/Q
                         net (fo=3, routed)           0.831     6.522    design_1_i/RX_UART_0/U0/clock_cnt_reg_n_0_[8]
    SLICE_X6Y56          LUT6 (Prop_lut6_I1_O)        0.124     6.646 r  design_1_i/RX_UART_0/U0/current_state[0]_i_5/O
                         net (fo=1, routed)           0.436     7.082    design_1_i/RX_UART_0/U0/current_state[0]_i_5_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  design_1_i/RX_UART_0/U0/current_state[0]_i_2/O
                         net (fo=5, routed)           0.877     8.083    design_1_i/RX_UART_0/U0/current_state[0]_i_2_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.150     8.233 f  design_1_i/RX_UART_0/U0/clock_cnt[13]_i_4/O
                         net (fo=14, routed)          0.651     8.884    design_1_i/RX_UART_0/U0/clock_cnt[13]_i_4_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I2_O)        0.326     9.210 r  design_1_i/RX_UART_0/U0/clock_cnt[13]_i_2/O
                         net (fo=1, routed)           0.000     9.210    design_1_i/RX_UART_0/U0/p_1_in[13]
    SLICE_X5Y57          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.503    14.874    design_1_i/RX_UART_0/U0/clk
    SLICE_X5Y57          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[13]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X5Y57          FDRE (Setup_fdre_C_D)        0.029    15.140    design_1_i/RX_UART_0/U0/clock_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/data_output_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.890ns (23.943%)  route 2.827ns (76.057%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.172    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/Q
                         net (fo=3, routed)           0.659     6.350    design_1_i/RX_UART_0/U0/clock_cnt_reg_n_0_[8]
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.124     6.474 r  design_1_i/RX_UART_0/U0/data_output[7]_i_3/O
                         net (fo=1, routed)           0.426     6.900    design_1_i/RX_UART_0/U0/data_output[7]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  design_1_i/RX_UART_0/U0/data_output[7]_i_2/O
                         net (fo=21, routed)          0.964     7.987    design_1_i/RX_UART_0/U0/data_output[7]_i_2_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I3_O)        0.124     8.111 r  design_1_i/RX_UART_0/U0/data_output[7]_i_1/O
                         net (fo=5, routed)           0.778     8.890    design_1_i/RX_UART_0/U0/data_output[7]_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.877    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[0]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X3Y55          FDRE (Setup_fdre_C_CE)      -0.205    14.896    design_1_i/RX_UART_0/U0/data_output_reg[0]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/data_output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.890ns (23.943%)  route 2.827ns (76.057%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.172    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/Q
                         net (fo=3, routed)           0.659     6.350    design_1_i/RX_UART_0/U0/clock_cnt_reg_n_0_[8]
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.124     6.474 r  design_1_i/RX_UART_0/U0/data_output[7]_i_3/O
                         net (fo=1, routed)           0.426     6.900    design_1_i/RX_UART_0/U0/data_output[7]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  design_1_i/RX_UART_0/U0/data_output[7]_i_2/O
                         net (fo=21, routed)          0.964     7.987    design_1_i/RX_UART_0/U0/data_output[7]_i_2_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I3_O)        0.124     8.111 r  design_1_i/RX_UART_0/U0/data_output[7]_i_1/O
                         net (fo=5, routed)           0.778     8.890    design_1_i/RX_UART_0/U0/data_output[7]_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.877    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[1]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X3Y55          FDRE (Setup_fdre_C_CE)      -0.205    14.896    design_1_i/RX_UART_0/U0/data_output_reg[1]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/data_output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.890ns (23.943%)  route 2.827ns (76.057%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.172    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/Q
                         net (fo=3, routed)           0.659     6.350    design_1_i/RX_UART_0/U0/clock_cnt_reg_n_0_[8]
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.124     6.474 r  design_1_i/RX_UART_0/U0/data_output[7]_i_3/O
                         net (fo=1, routed)           0.426     6.900    design_1_i/RX_UART_0/U0/data_output[7]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  design_1_i/RX_UART_0/U0/data_output[7]_i_2/O
                         net (fo=21, routed)          0.964     7.987    design_1_i/RX_UART_0/U0/data_output[7]_i_2_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I3_O)        0.124     8.111 r  design_1_i/RX_UART_0/U0/data_output[7]_i_1/O
                         net (fo=5, routed)           0.778     8.890    design_1_i/RX_UART_0/U0/data_output[7]_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.877    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[2]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X3Y55          FDRE (Setup_fdre_C_CE)      -0.205    14.896    design_1_i/RX_UART_0/U0/data_output_reg[2]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/data_output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.890ns (23.943%)  route 2.827ns (76.057%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.172    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/Q
                         net (fo=3, routed)           0.659     6.350    design_1_i/RX_UART_0/U0/clock_cnt_reg_n_0_[8]
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.124     6.474 r  design_1_i/RX_UART_0/U0/data_output[7]_i_3/O
                         net (fo=1, routed)           0.426     6.900    design_1_i/RX_UART_0/U0/data_output[7]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  design_1_i/RX_UART_0/U0/data_output[7]_i_2/O
                         net (fo=21, routed)          0.964     7.987    design_1_i/RX_UART_0/U0/data_output[7]_i_2_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I3_O)        0.124     8.111 r  design_1_i/RX_UART_0/U0/data_output[7]_i_1/O
                         net (fo=5, routed)           0.778     8.890    design_1_i/RX_UART_0/U0/data_output[7]_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.877    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[3]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X3Y55          FDRE (Setup_fdre_C_CE)      -0.205    14.896    design_1_i/RX_UART_0/U0/data_output_reg[3]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 design_1_i/RX_UART_0/U0/clock_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/clock_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.210ns (30.176%)  route 2.800ns (69.824%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.172    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y56          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.518     5.690 f  design_1_i/RX_UART_0/U0/clock_cnt_reg[9]/Q
                         net (fo=3, routed)           0.819     6.510    design_1_i/RX_UART_0/U0/clock_cnt_reg_n_0_[9]
    SLICE_X6Y56          LUT6 (Prop_lut6_I0_O)        0.124     6.634 f  design_1_i/RX_UART_0/U0/current_state[0]_i_5/O
                         net (fo=1, routed)           0.436     7.070    design_1_i/RX_UART_0/U0/current_state[0]_i_5_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.194 f  design_1_i/RX_UART_0/U0/current_state[0]_i_2/O
                         net (fo=5, routed)           0.577     7.771    design_1_i/RX_UART_0/U0/current_state[0]_i_2_n_0
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.118     7.889 f  design_1_i/RX_UART_0/U0/clock_cnt[13]_i_3/O
                         net (fo=14, routed)          0.967     8.856    design_1_i/RX_UART_0/U0/clock_cnt[13]_i_3_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I1_O)        0.326     9.182 r  design_1_i/RX_UART_0/U0/clock_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.182    design_1_i/RX_UART_0/U0/p_1_in[0]
    SLICE_X6Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.875    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[0]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.079    15.191    design_1_i/RX_UART_0/U0/clock_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.248ns (31.620%)  route 2.699ns (68.380%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.172    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  design_1_i/RX_UART_0/U0/clock_cnt_reg[8]/Q
                         net (fo=3, routed)           0.659     6.350    design_1_i/RX_UART_0/U0/clock_cnt_reg_n_0_[8]
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.124     6.474 r  design_1_i/RX_UART_0/U0/data_output[7]_i_3/O
                         net (fo=1, routed)           0.426     6.900    design_1_i/RX_UART_0/U0/data_output[7]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  design_1_i/RX_UART_0/U0/data_output[7]_i_2/O
                         net (fo=21, routed)          0.945     7.969    design_1_i/RX_UART_0/U0/data_output[7]_i_2_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.150     8.119 r  design_1_i/RX_UART_0/U0/current_state[0]_i_3/O
                         net (fo=1, routed)           0.669     8.787    design_1_i/RX_UART_0/U0/current_state[0]_i_3_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I2_O)        0.332     9.119 r  design_1_i/RX_UART_0/U0/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.119    design_1_i/RX_UART_0/U0/current_state[0]_i_1_n_0
    SLICE_X3Y57          FDRE                                         r  design_1_i/RX_UART_0/U0/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505    14.876    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y57          FDRE                                         r  design_1_i/RX_UART_0/U0/current_state_reg[0]/C
                         clock pessimism              0.259    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y57          FDRE (Setup_fdre_C_D)        0.029    15.129    design_1_i/RX_UART_0/U0/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  6.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/Debugger_0/U0/last_button_press_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Debugger_0/U0/tx_data_valid_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.672     1.586    design_1_i/Debugger_0/U0/clk
    SLICE_X4Y106         FDRE                                         r  design_1_i/Debugger_0/U0/last_button_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.128     1.714 f  design_1_i/Debugger_0/U0/last_button_press_reg/Q
                         net (fo=1, routed)           0.062     1.776    design_1_i/Debugger_0/U0/last_button_press
    SLICE_X4Y106         LUT3 (Prop_lut3_I1_O)        0.099     1.875 r  design_1_i/Debugger_0/U0/tx_data_valid_s_i_1/O
                         net (fo=1, routed)           0.000     1.875    design_1_i/Debugger_0/U0/tx_data_valid_s_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  design_1_i/Debugger_0/U0/tx_data_valid_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.946     2.104    design_1_i/Debugger_0/U0/clk
    SLICE_X4Y106         FDRE                                         r  design_1_i/Debugger_0/U0/tx_data_valid_s_reg/C
                         clock pessimism             -0.519     1.586    
    SLICE_X4Y106         FDRE (Hold_fdre_C_D)         0.091     1.677    design_1_i/Debugger_0/U0/tx_data_valid_s_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/RX_UART_0/U0/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.341%)  route 0.138ns (42.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.503    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y57          FDRE                                         r  design_1_i/RX_UART_0/U0/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  design_1_i/RX_UART_0/U0/current_state_reg[1]/Q
                         net (fo=15, routed)          0.138     1.783    design_1_i/RX_UART_0/U0/current_state_reg_n_0_[1]
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.045     1.828 r  design_1_i/RX_UART_0/U0/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    design_1_i/RX_UART_0/U0/data_out[0]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  design_1_i/RX_UART_0/U0/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     2.020    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y56          FDRE                                         r  design_1_i/RX_UART_0/U0/data_out_reg[0]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.092     1.612    design_1_i/RX_UART_0/U0/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/TX_UART_0/U0/clock_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/clock_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.087%)  route 0.193ns (50.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.672     1.586    design_1_i/TX_UART_0/U0/clk
    SLICE_X4Y105         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  design_1_i/TX_UART_0/U0/clock_cnt_reg[0]/Q
                         net (fo=16, routed)          0.193     1.920    design_1_i/TX_UART_0/U0/clock_cnt[0]
    SLICE_X2Y106         LUT5 (Prop_lut5_I3_O)        0.045     1.965 r  design_1_i/TX_UART_0/U0/clock_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.965    design_1_i/TX_UART_0/U0/clock_cnt_0[10]
    SLICE_X2Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.948     2.106    design_1_i/TX_UART_0/U0/clk
    SLICE_X2Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[10]/C
                         clock pessimism             -0.483     1.624    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121     1.745    design_1_i/TX_UART_0/U0/clock_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/TX_UART_0/U0/clock_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/clock_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.829%)  route 0.195ns (51.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.672     1.586    design_1_i/TX_UART_0/U0/clk
    SLICE_X4Y105         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  design_1_i/TX_UART_0/U0/clock_cnt_reg[0]/Q
                         net (fo=16, routed)          0.195     1.922    design_1_i/TX_UART_0/U0/clock_cnt[0]
    SLICE_X2Y106         LUT5 (Prop_lut5_I3_O)        0.045     1.967 r  design_1_i/TX_UART_0/U0/clock_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.967    design_1_i/TX_UART_0/U0/clock_cnt_0[9]
    SLICE_X2Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.948     2.106    design_1_i/TX_UART_0/U0/clk
    SLICE_X2Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[9]/C
                         clock pessimism             -0.483     1.624    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121     1.745    design_1_i/TX_UART_0/U0/clock_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/RX_UART_0/U0/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.504    design_1_i/RX_UART_0/U0/clk
    SLICE_X2Y56          FDRE                                         r  design_1_i/RX_UART_0/U0/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  design_1_i/RX_UART_0/U0/current_state_reg[2]/Q
                         net (fo=16, routed)          0.117     1.786    design_1_i/RX_UART_0/U0/current_state_reg_n_0_[2]
    SLICE_X3Y56          LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  design_1_i/RX_UART_0/U0/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.831    design_1_i/RX_UART_0/U0/data_out[3]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  design_1_i/RX_UART_0/U0/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     2.020    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y56          FDRE                                         r  design_1_i/RX_UART_0/U0/data_out_reg[3]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.091     1.608    design_1_i/RX_UART_0/U0/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/TX_UART_0/U0/clock_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/clock_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.574%)  route 0.197ns (51.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.672     1.586    design_1_i/TX_UART_0/U0/clk
    SLICE_X4Y105         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  design_1_i/TX_UART_0/U0/clock_cnt_reg[0]/Q
                         net (fo=16, routed)          0.197     1.924    design_1_i/TX_UART_0/U0/clock_cnt[0]
    SLICE_X2Y106         LUT5 (Prop_lut5_I3_O)        0.045     1.969 r  design_1_i/TX_UART_0/U0/clock_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.969    design_1_i/TX_UART_0/U0/clock_cnt_0[12]
    SLICE_X2Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.948     2.106    design_1_i/TX_UART_0/U0/clk
    SLICE_X2Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[12]/C
                         clock pessimism             -0.483     1.624    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.120     1.744    design_1_i/TX_UART_0/U0/clock_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/RX_UART_0/U0/rx_data_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/data_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.196%)  route 0.163ns (43.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.503    design_1_i/RX_UART_0/U0/clk
    SLICE_X2Y57          FDRE                                         r  design_1_i/RX_UART_0/U0/rx_data_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  design_1_i/RX_UART_0/U0/rx_data_in_reg/Q
                         net (fo=9, routed)           0.163     1.830    design_1_i/RX_UART_0/U0/data_out_0[7]
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.045     1.875 r  design_1_i/RX_UART_0/U0/data_valid_i_1/O
                         net (fo=1, routed)           0.000     1.875    design_1_i/RX_UART_0/U0/data_valid_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     2.020    design_1_i/RX_UART_0/U0/clk
    SLICE_X2Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_valid_reg/C
                         clock pessimism             -0.499     1.520    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.121     1.641    design_1_i/RX_UART_0/U0/data_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/RX_UART_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/data_output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.451%)  route 0.184ns (56.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.504    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y56          FDRE                                         r  design_1_i/RX_UART_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  design_1_i/RX_UART_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.184     1.829    design_1_i/RX_UART_0/U0/data_out[0]
    SLICE_X3Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     2.020    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[0]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.070     1.590    design_1_i/RX_UART_0/U0/data_output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/RX_UART_0/U0/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/data_output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.504    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y56          FDRE                                         r  design_1_i/RX_UART_0/U0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  design_1_i/RX_UART_0/U0/data_out_reg[3]/Q
                         net (fo=2, routed)           0.188     1.833    design_1_i/RX_UART_0/U0/data_out[3]
    SLICE_X3Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     2.020    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[3]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.072     1.592    design_1_i/RX_UART_0/U0/data_output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/RX_UART_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.504    design_1_i/RX_UART_0/U0/clk
    SLICE_X2Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  design_1_i/RX_UART_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.175     1.844    design_1_i/RX_UART_0/U0/data_out[1]
    SLICE_X2Y55          LUT6 (Prop_lut6_I5_O)        0.045     1.889 r  design_1_i/RX_UART_0/U0/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    design_1_i/RX_UART_0/U0/data_out[1]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     2.020    design_1_i/RX_UART_0/U0/clk
    SLICE_X2Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_out_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.120     1.624    design_1_i/RX_UART_0/U0/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106    design_1_i/Debugger_0/U0/last_button_press_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106    design_1_i/Debugger_0/U0/tx_data_valid_s_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y55     design_1_i/RX_UART_0/U0/clock_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y56     design_1_i/RX_UART_0/U0/clock_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y56     design_1_i/RX_UART_0/U0/clock_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y56     design_1_i/RX_UART_0/U0/clock_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y57     design_1_i/RX_UART_0/U0/clock_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y55     design_1_i/RX_UART_0/U0/clock_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y55     design_1_i/RX_UART_0/U0/clock_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    design_1_i/Debugger_0/U0/last_button_press_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    design_1_i/Debugger_0/U0/last_button_press_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    design_1_i/Debugger_0/U0/tx_data_valid_s_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    design_1_i/Debugger_0/U0/tx_data_valid_s_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     design_1_i/RX_UART_0/U0/clock_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     design_1_i/RX_UART_0/U0/clock_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y56     design_1_i/RX_UART_0/U0/clock_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y56     design_1_i/RX_UART_0/U0/clock_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y56     design_1_i/RX_UART_0/U0/clock_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y56     design_1_i/RX_UART_0/U0/clock_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    design_1_i/Debugger_0/U0/last_button_press_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    design_1_i/Debugger_0/U0/last_button_press_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    design_1_i/Debugger_0/U0/tx_data_valid_s_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    design_1_i/Debugger_0/U0/tx_data_valid_s_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     design_1_i/RX_UART_0/U0/clock_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     design_1_i/RX_UART_0/U0/clock_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y56     design_1_i/RX_UART_0/U0/clock_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y56     design_1_i/RX_UART_0/U0/clock_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y56     design_1_i/RX_UART_0/U0/clock_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y56     design_1_i/RX_UART_0/U0/clock_cnt_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Debugger_0/U0/led_s_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.605ns  (logic 4.064ns (53.439%)  route 3.541ns (46.561%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  design_1_i/Debugger_0/U0/led_s_reg[2]/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/Debugger_0/U0/led_s_reg[2]/Q
                         net (fo=1, routed)           3.541     4.059    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546     7.605 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.605    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Debugger_0/U0/led_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.540ns  (logic 3.981ns (52.803%)  route 3.559ns (47.197%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE                         0.000     0.000 r  design_1_i/Debugger_0/U0/led_s_reg[0]/C
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/Debugger_0/U0/led_s_reg[0]/Q
                         net (fo=1, routed)           3.559     4.015    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525     7.540 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.540    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Debugger_0/U0/led_s_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.443ns  (logic 4.057ns (54.514%)  route 3.386ns (45.486%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  design_1_i/Debugger_0/U0/led_s_reg[3]/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/Debugger_0/U0/led_s_reg[3]/Q
                         net (fo=1, routed)           3.386     3.904    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.539     7.443 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.443    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Debugger_0/U0/led_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.355ns  (logic 3.963ns (53.890%)  route 3.391ns (46.110%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE                         0.000     0.000 r  design_1_i/Debugger_0/U0/led_s_reg[1]/C
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/Debugger_0/U0/led_s_reg[1]/Q
                         net (fo=1, routed)           3.391     3.847    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507     7.355 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.355    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/tx_data_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.910ns  (logic 4.039ns (68.348%)  route 1.871ns (31.652%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/tx_data_send_reg/C
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/TX_UART_0/U0/tx_data_send_reg/Q
                         net (fo=1, routed)           1.871     2.389    tx_data_out_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521     5.910 r  tx_data_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.910    tx_data_out
    D10                                                               r  tx_data_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.508ns  (logic 0.580ns (38.456%)  route 0.928ns (61.544%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/Q
                         net (fo=3, routed)           0.605     1.061    design_1_i/TX_UART_0/U0/writing_data_to_uart_reg_n_0
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.124     1.185 r  design_1_i/TX_UART_0/U0/writing_data_to_uart_i_1/O
                         net (fo=1, routed)           0.323     1.508    design_1_i/TX_UART_0/U0/writing_data_to_uart_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.186ns (37.712%)  route 0.307ns (62.288%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/Q
                         net (fo=3, routed)           0.207     0.348    design_1_i/TX_UART_0/U0/writing_data_to_uart_reg_n_0
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.045     0.393 r  design_1_i/TX_UART_0/U0/writing_data_to_uart_i_1/O
                         net (fo=1, routed)           0.100     0.493    design_1_i/TX_UART_0/U0/writing_data_to_uart_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/tx_data_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.386ns (77.320%)  route 0.407ns (22.680%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/tx_data_send_reg/C
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/TX_UART_0/U0/tx_data_send_reg/Q
                         net (fo=1, routed)           0.407     0.571    tx_data_out_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     1.793 r  tx_data_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.793    tx_data_out
    D10                                                               r  tx_data_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Debugger_0/U0/led_s_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.404ns (56.857%)  route 1.066ns (43.143%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  design_1_i/Debugger_0/U0/led_s_reg[3]/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/Debugger_0/U0/led_s_reg[3]/Q
                         net (fo=1, routed)           1.066     1.230    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.240     2.470 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.470    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Debugger_0/U0/led_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.349ns (53.200%)  route 1.187ns (46.800%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE                         0.000     0.000 r  design_1_i/Debugger_0/U0/led_s_reg[1]/C
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Debugger_0/U0/led_s_reg[1]/Q
                         net (fo=1, routed)           1.187     1.328    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.208     2.537 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.537    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Debugger_0/U0/led_s_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.411ns (55.308%)  route 1.140ns (44.692%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  design_1_i/Debugger_0/U0/led_s_reg[2]/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/Debugger_0/U0/led_s_reg[2]/Q
                         net (fo=1, routed)           1.140     1.304    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     2.551 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.551    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Debugger_0/U0/led_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.367ns (52.147%)  route 1.255ns (47.853%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE                         0.000     0.000 r  design_1_i/Debugger_0/U0/led_s_reg[0]/C
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Debugger_0/U0/led_s_reg[0]/Q
                         net (fo=1, routed)           1.255     1.396    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.226     2.622 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.622    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.027ns  (logic 0.766ns (25.307%)  route 2.261ns (74.693%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.738     5.290    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/Q
                         net (fo=3, routed)           0.884     6.692    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.124     6.816 r  design_1_i/TX_UART_0/U0/tx_data_send_i_3/O
                         net (fo=1, routed)           0.389     7.205    design_1_i/TX_UART_0/U0/tx_data_send_i_3_n_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.124     7.329 r  design_1_i/TX_UART_0/U0/tx_data_send_i_1/O
                         net (fo=11, routed)          0.988     8.317    design_1_i/TX_UART_0/U0/tx_data_send
    SLICE_X9Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.027ns  (logic 0.766ns (25.307%)  route 2.261ns (74.693%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.738     5.290    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/Q
                         net (fo=3, routed)           0.884     6.692    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.124     6.816 r  design_1_i/TX_UART_0/U0/tx_data_send_i_3/O
                         net (fo=1, routed)           0.389     7.205    design_1_i/TX_UART_0/U0/tx_data_send_i_3_n_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.124     7.329 r  design_1_i/TX_UART_0/U0/tx_data_send_i_1/O
                         net (fo=11, routed)          0.988     8.317    design_1_i/TX_UART_0/U0/tx_data_send
    SLICE_X9Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.027ns  (logic 0.766ns (25.307%)  route 2.261ns (74.693%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.738     5.290    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/Q
                         net (fo=3, routed)           0.884     6.692    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.124     6.816 r  design_1_i/TX_UART_0/U0/tx_data_send_i_3/O
                         net (fo=1, routed)           0.389     7.205    design_1_i/TX_UART_0/U0/tx_data_send_i_3_n_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.124     7.329 r  design_1_i/TX_UART_0/U0/tx_data_send_i_1/O
                         net (fo=11, routed)          0.988     8.317    design_1_i/TX_UART_0/U0/tx_data_send
    SLICE_X9Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.027ns  (logic 0.766ns (25.307%)  route 2.261ns (74.693%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.738     5.290    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/Q
                         net (fo=3, routed)           0.884     6.692    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.124     6.816 r  design_1_i/TX_UART_0/U0/tx_data_send_i_3/O
                         net (fo=1, routed)           0.389     7.205    design_1_i/TX_UART_0/U0/tx_data_send_i_3_n_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.124     7.329 r  design_1_i/TX_UART_0/U0/tx_data_send_i_1/O
                         net (fo=11, routed)          0.988     8.317    design_1_i/TX_UART_0/U0/tx_data_send
    SLICE_X9Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.027ns  (logic 0.766ns (25.307%)  route 2.261ns (74.693%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.738     5.290    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/Q
                         net (fo=3, routed)           0.884     6.692    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.124     6.816 r  design_1_i/TX_UART_0/U0/tx_data_send_i_3/O
                         net (fo=1, routed)           0.389     7.205    design_1_i/TX_UART_0/U0/tx_data_send_i_3_n_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.124     7.329 r  design_1_i/TX_UART_0/U0/tx_data_send_i_1/O
                         net (fo=11, routed)          0.988     8.317    design_1_i/TX_UART_0/U0/tx_data_send
    SLICE_X9Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/tx_data_send_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.897ns  (logic 0.766ns (26.439%)  route 2.131ns (73.561%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.738     5.290    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[7]/Q
                         net (fo=3, routed)           1.470     7.278    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[7]
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.124     7.402 r  design_1_i/TX_UART_0/U0/tx_data_send_i_5/O
                         net (fo=1, routed)           0.661     8.063    design_1_i/TX_UART_0/U0/tx_data_send_i_5_n_0
    SLICE_X6Y106         LUT3 (Prop_lut3_I1_O)        0.124     8.187 r  design_1_i/TX_UART_0/U0/tx_data_send_i_2/O
                         net (fo=1, routed)           0.000     8.187    design_1_i/TX_UART_0/U0/tx_data_send_i_2_n_0
    SLICE_X6Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/tx_data_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.664ns  (logic 0.766ns (28.756%)  route 1.898ns (71.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.738     5.290    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/Q
                         net (fo=3, routed)           0.884     6.692    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.124     6.816 r  design_1_i/TX_UART_0/U0/tx_data_send_i_3/O
                         net (fo=1, routed)           0.389     7.205    design_1_i/TX_UART_0/U0/tx_data_send_i_3_n_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.124     7.329 r  design_1_i/TX_UART_0/U0/tx_data_send_i_1/O
                         net (fo=11, routed)          0.625     7.954    design_1_i/TX_UART_0/U0/tx_data_send
    SLICE_X6Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.664ns  (logic 0.766ns (28.756%)  route 1.898ns (71.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.738     5.290    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/Q
                         net (fo=3, routed)           0.884     6.692    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.124     6.816 r  design_1_i/TX_UART_0/U0/tx_data_send_i_3/O
                         net (fo=1, routed)           0.389     7.205    design_1_i/TX_UART_0/U0/tx_data_send_i_3_n_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.124     7.329 r  design_1_i/TX_UART_0/U0/tx_data_send_i_1/O
                         net (fo=11, routed)          0.625     7.954    design_1_i/TX_UART_0/U0/tx_data_send
    SLICE_X6Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.664ns  (logic 0.766ns (28.756%)  route 1.898ns (71.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.738     5.290    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/Q
                         net (fo=3, routed)           0.884     6.692    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.124     6.816 r  design_1_i/TX_UART_0/U0/tx_data_send_i_3/O
                         net (fo=1, routed)           0.389     7.205    design_1_i/TX_UART_0/U0/tx_data_send_i_3_n_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.124     7.329 r  design_1_i/TX_UART_0/U0/tx_data_send_i_1/O
                         net (fo=11, routed)          0.625     7.954    design_1_i/TX_UART_0/U0/tx_data_send
    SLICE_X6Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.664ns  (logic 0.766ns (28.756%)  route 1.898ns (71.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.738     5.290    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/Q
                         net (fo=3, routed)           0.884     6.692    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.124     6.816 r  design_1_i/TX_UART_0/U0/tx_data_send_i_3/O
                         net (fo=1, routed)           0.389     7.205    design_1_i/TX_UART_0/U0/tx_data_send_i_3_n_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.124     7.329 r  design_1_i/TX_UART_0/U0/tx_data_send_i_1/O
                         net (fo=11, routed)          0.625     7.954    design_1_i/TX_UART_0/U0/tx_data_send
    SLICE_X6Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/RX_UART_0/U0/data_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Debugger_0/U0/led_s_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.504    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  design_1_i/RX_UART_0/U0/data_output_reg[0]/Q
                         net (fo=1, routed)           0.110     1.755    design_1_i/Debugger_0/U0/rx_data[0]
    SLICE_X3Y54          FDRE                                         r  design_1_i/Debugger_0/U0/led_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/RX_UART_0/U0/data_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Debugger_0/U0/led_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.504    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  design_1_i/RX_UART_0/U0/data_output_reg[1]/Q
                         net (fo=1, routed)           0.110     1.755    design_1_i/Debugger_0/U0/rx_data[1]
    SLICE_X3Y54          FDRE                                         r  design_1_i/Debugger_0/U0/led_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.672     1.586    design_1_i/TX_UART_0/U0/clk
    SLICE_X7Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[1]/Q
                         net (fo=2, routed)           0.065     1.792    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X6Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/RX_UART_0/U0/data_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Debugger_0/U0/led_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.501%)  route 0.169ns (54.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.504    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  design_1_i/RX_UART_0/U0/data_output_reg[2]/Q
                         net (fo=1, routed)           0.169     1.814    design_1_i/Debugger_0/U0/rx_data[2]
    SLICE_X2Y54          FDRE                                         r  design_1_i/Debugger_0/U0/led_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/RX_UART_0/U0/data_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Debugger_0/U0/led_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.504    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y55          FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  design_1_i/RX_UART_0/U0/data_output_reg[3]/Q
                         net (fo=1, routed)           0.170     1.816    design_1_i/Debugger_0/U0/rx_data[3]
    SLICE_X2Y54          FDRE                                         r  design_1_i/Debugger_0/U0/led_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (58.948%)  route 0.114ns (41.052%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.644     1.558    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[4]/Q
                         net (fo=2, routed)           0.114     1.836    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X9Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.644     1.558    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.148     1.706 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[8]/Q
                         net (fo=2, routed)           0.134     1.839    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[8]
    SLICE_X9Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.164ns (45.891%)  route 0.193ns (54.109%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.644     1.558    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/Q
                         net (fo=3, routed)           0.193     1.915    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X9Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.281%)  route 0.192ns (57.719%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.672     1.586    design_1_i/TX_UART_0/U0/clk
    SLICE_X7Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.192     1.919    design_1_i/TX_UART_0/U0/writing_data_to_uart
    SLICE_X6Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.919%)  route 0.212ns (60.081%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.672     1.586    design_1_i/TX_UART_0/U0/clk
    SLICE_X7Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[3]/Q
                         net (fo=3, routed)           0.212     1.939    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X6Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_data_in
                            (input port)
  Destination:            design_1_i/RX_UART_0/U0/rx_data_in_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.719ns  (logic 1.539ns (32.610%)  route 3.180ns (67.390%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  rx_data_in (IN)
                         net (fo=0)                   0.000     0.000    rx_data_in
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  rx_data_in_IBUF_inst/O
                         net (fo=1, routed)           3.180     4.719    design_1_i/RX_UART_0/U0/rx_serial_input
    SLICE_X2Y57          FDRE                                         r  design_1_i/RX_UART_0/U0/rx_data_in_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505     4.876    design_1_i/RX_UART_0/U0/clk
    SLICE_X2Y57          FDRE                                         r  design_1_i/RX_UART_0/U0/rx_data_in_buf_reg/C

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            design_1_i/Debugger_0/U0/tx_data_valid_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.652ns  (logic 1.591ns (43.559%)  route 2.061ns (56.441%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  b1_IBUF_inst/O
                         net (fo=2, routed)           2.061     3.528    design_1_i/Debugger_0/U0/b1
    SLICE_X4Y106         LUT3 (Prop_lut3_I2_O)        0.124     3.652 r  design_1_i/Debugger_0/U0/tx_data_valid_s_i_1/O
                         net (fo=1, routed)           0.000     3.652    design_1_i/Debugger_0/U0/tx_data_valid_s_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  design_1_i/Debugger_0/U0/tx_data_valid_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.679     5.050    design_1_i/Debugger_0/U0/clk
    SLICE_X4Y106         FDRE                                         r  design_1_i/Debugger_0/U0/tx_data_valid_s_reg/C

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            design_1_i/Debugger_0/U0/last_button_press_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.448ns  (logic 1.467ns (42.539%)  route 1.981ns (57.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  b1_IBUF_inst/O
                         net (fo=2, routed)           1.981     3.448    design_1_i/Debugger_0/U0/b1
    SLICE_X4Y106         FDRE                                         r  design_1_i/Debugger_0/U0/last_button_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.679     5.050    design_1_i/Debugger_0/U0/clk
    SLICE_X4Y106         FDRE                                         r  design_1_i/Debugger_0/U0/last_button_press_reg/C

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/clock_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.187ns  (logic 0.580ns (26.518%)  route 1.607ns (73.482%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/Q
                         net (fo=3, routed)           0.694     1.150    design_1_i/TX_UART_0/U0/writing_data_to_uart_reg_n_0
    SLICE_X4Y106         LUT2 (Prop_lut2_I0_O)        0.124     1.274 r  design_1_i/TX_UART_0/U0/clock_cnt[13]_i_1/O
                         net (fo=14, routed)          0.913     2.187    design_1_i/TX_UART_0/U0/p_0_in
    SLICE_X2Y104         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.680     5.051    design_1_i/TX_UART_0/U0/clk
    SLICE_X2Y104         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/clock_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.187ns  (logic 0.580ns (26.518%)  route 1.607ns (73.482%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/Q
                         net (fo=3, routed)           0.694     1.150    design_1_i/TX_UART_0/U0/writing_data_to_uart_reg_n_0
    SLICE_X4Y106         LUT2 (Prop_lut2_I0_O)        0.124     1.274 r  design_1_i/TX_UART_0/U0/clock_cnt[13]_i_1/O
                         net (fo=14, routed)          0.913     2.187    design_1_i/TX_UART_0/U0/p_0_in
    SLICE_X2Y104         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.680     5.051    design_1_i/TX_UART_0/U0/clk
    SLICE_X2Y104         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/clock_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.187ns  (logic 0.580ns (26.518%)  route 1.607ns (73.482%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/Q
                         net (fo=3, routed)           0.694     1.150    design_1_i/TX_UART_0/U0/writing_data_to_uart_reg_n_0
    SLICE_X4Y106         LUT2 (Prop_lut2_I0_O)        0.124     1.274 r  design_1_i/TX_UART_0/U0/clock_cnt[13]_i_1/O
                         net (fo=14, routed)          0.913     2.187    design_1_i/TX_UART_0/U0/p_0_in
    SLICE_X2Y104         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.680     5.051    design_1_i/TX_UART_0/U0/clk
    SLICE_X2Y104         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/clock_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.043ns  (logic 0.580ns (28.390%)  route 1.463ns (71.610%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/Q
                         net (fo=3, routed)           0.694     1.150    design_1_i/TX_UART_0/U0/writing_data_to_uart_reg_n_0
    SLICE_X4Y106         LUT2 (Prop_lut2_I0_O)        0.124     1.274 r  design_1_i/TX_UART_0/U0/clock_cnt[13]_i_1/O
                         net (fo=14, routed)          0.769     2.043    design_1_i/TX_UART_0/U0/p_0_in
    SLICE_X2Y105         FDSE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.680     5.051    design_1_i/TX_UART_0/U0/clk
    SLICE_X2Y105         FDSE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/clock_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.043ns  (logic 0.580ns (28.390%)  route 1.463ns (71.610%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/Q
                         net (fo=3, routed)           0.694     1.150    design_1_i/TX_UART_0/U0/writing_data_to_uart_reg_n_0
    SLICE_X4Y106         LUT2 (Prop_lut2_I0_O)        0.124     1.274 r  design_1_i/TX_UART_0/U0/clock_cnt[13]_i_1/O
                         net (fo=14, routed)          0.769     2.043    design_1_i/TX_UART_0/U0/p_0_in
    SLICE_X2Y105         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.680     5.051    design_1_i/TX_UART_0/U0/clk
    SLICE_X2Y105         FDRE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/clock_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.032ns  (logic 0.580ns (28.548%)  route 1.452ns (71.452%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/Q
                         net (fo=3, routed)           0.694     1.150    design_1_i/TX_UART_0/U0/writing_data_to_uart_reg_n_0
    SLICE_X4Y106         LUT2 (Prop_lut2_I0_O)        0.124     1.274 r  design_1_i/TX_UART_0/U0/clock_cnt[13]_i_1/O
                         net (fo=14, routed)          0.757     2.032    design_1_i/TX_UART_0/U0/p_0_in
    SLICE_X4Y104         FDSE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.679     5.050    design_1_i/TX_UART_0/U0/clk
    SLICE_X4Y104         FDSE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/clock_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.028ns  (logic 0.580ns (28.595%)  route 1.448ns (71.405%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/Q
                         net (fo=3, routed)           0.694     1.150    design_1_i/TX_UART_0/U0/writing_data_to_uart_reg_n_0
    SLICE_X4Y106         LUT2 (Prop_lut2_I0_O)        0.124     1.274 r  design_1_i/TX_UART_0/U0/clock_cnt[13]_i_1/O
                         net (fo=14, routed)          0.754     2.028    design_1_i/TX_UART_0/U0/p_0_in
    SLICE_X1Y106         FDSE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.680     5.051    design_1_i/TX_UART_0/U0/clk
    SLICE_X1Y106         FDSE                                         r  design_1_i/TX_UART_0/U0/clock_cnt_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[8]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[8]/Q
                         net (fo=1, routed)           0.112     0.253    design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg_n_0_[8]
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.919     2.077    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/tx_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/TX_UART_0/U0/writing_data_to_uart_reg/Q
                         net (fo=3, routed)           0.121     0.262    design_1_i/TX_UART_0/U0/writing_data_to_uart_reg_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.045     0.307 r  design_1_i/TX_UART_0/U0/tx_clock_i_1/O
                         net (fo=1, routed)           0.000     0.307    design_1_i/TX_UART_0/U0/tx_clock_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/tx_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.946     2.104    design_1_i/TX_UART_0/U0/clk
    SLICE_X4Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/tx_clock_reg/C

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.148ns (46.003%)  route 0.174ns (53.997%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[0]/C
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.174     0.322    design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X7Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.946     2.104    design_1_i/TX_UART_0/U0/clk
    SLICE_X7Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.448%)  route 0.199ns (58.552%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[5]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[5]/Q
                         net (fo=1, routed)           0.199     0.340    design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.919     2.077    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[6]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.201     0.342    design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg_n_0_[6]
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.919     2.077    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.890%)  route 0.229ns (64.110%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[9]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[9]/Q
                         net (fo=1, routed)           0.229     0.357    design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg_n_0_[9]
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.919     2.077    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.960%)  route 0.230ns (62.040%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[7]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.230     0.371    design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.919     2.077    design_1_i/TX_UART_0/U0/clk
    SLICE_X8Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.942%)  route 0.227ns (58.058%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[2]/C
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.227     0.391    design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X7Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.946     2.104    design_1_i/TX_UART_0/U0/clk
    SLICE_X7Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.942%)  route 0.227ns (58.058%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[3]/C
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.227     0.391    design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X7Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.946     2.104    design_1_i/TX_UART_0/U0/clk
    SLICE_X7Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.835%)  route 0.228ns (58.165%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE                         0.000     0.000 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[1]/C
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.228     0.392    design_1_i/TX_UART_0/U0/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X7Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.946     2.104    design_1_i/TX_UART_0/U0/clk
    SLICE_X7Y106         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[1]/C





