// Seed: 2974993809
module module_0 (
    inout wand id_0,
    output supply0 id_1,
    input uwire id_2,
    input wor id_3
);
  wire id_5, id_6 = id_6;
  assign id_5 = ~id_2;
  wire id_7;
  assign id_5 = id_7;
endmodule
module module_1 (
    input logic id_0,
    input uwire id_1
);
  assign id_3 = id_1;
  always_latch id_4 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3
  );
  reg id_5, id_6;
  final @(1 or posedge id_0 or id_6 or posedge 1) id_4 <= -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_15;
endmodule
module module_3 (
    output logic id_0,
    input  uwire id_1,
    id_4,
    input  uwire id_2
);
  uwire id_5 = (1'b0);
  always #1 id_0 <= -1'd0 * -1;
  parameter id_6 = 1;
  module_2 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5,
      id_5,
      id_4,
      id_6,
      id_6,
      id_4,
      id_4,
      id_4
  );
  always if (id_6);
endmodule
