

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Wed Mar 27 16:37:46 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Audio_Equalizer_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.360 us|  0.360 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop_fu_115   |equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop   |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
        |grp_equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop_fu_121  |equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop  |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
        |grp_equalizer_Pipeline_Highpass_Shift_Accumulate_Loop_fu_127  |equalizer_Pipeline_Highpass_Shift_Accumulate_Loop  |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        3|    -|      51|    156|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     32|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    0|      56|    194|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+----+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+----+-----+
    |grp_equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop_fu_121  |equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop  |        1|   0|  17|  52|    0|
    |grp_equalizer_Pipeline_Highpass_Shift_Accumulate_Loop_fu_127  |equalizer_Pipeline_Highpass_Shift_Accumulate_Loop  |        1|   0|  17|  52|    0|
    |grp_equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop_fu_115   |equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop   |        1|   0|  17|  52|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+----+-----+
    |Total                                                         |                                                   |        3|   0|  51| 156|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   6|           3|           3|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |SIGNAL_IN_TDATA_blk_n   |   9|          2|    1|          2|
    |SIGNAL_OUT_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm               |  14|          3|    1|          3|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  32|          7|    3|          7|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                   | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                  |  2|   0|    2|          0|
    |grp_equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop_fu_121_ap_start_reg  |  1|   0|    1|          0|
    |grp_equalizer_Pipeline_Highpass_Shift_Accumulate_Loop_fu_127_ap_start_reg  |  1|   0|    1|          0|
    |grp_equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop_fu_115_ap_start_reg   |  1|   0|    1|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                      |  5|   0|    5|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|            equalizer|  return value|
|SIGNAL_IN_TDATA          |   in|   32|        axis|   SIGNAL_IN_V_data_V|       pointer|
|SIGNAL_IN_TVALID         |   in|    1|        axis|   SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TREADY         |  out|    1|        axis|   SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TDEST          |   in|    6|        axis|   SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TKEEP          |   in|    4|        axis|   SIGNAL_IN_V_keep_V|       pointer|
|SIGNAL_IN_TSTRB          |   in|    4|        axis|   SIGNAL_IN_V_strb_V|       pointer|
|SIGNAL_IN_TUSER          |   in|    2|        axis|   SIGNAL_IN_V_user_V|       pointer|
|SIGNAL_IN_TLAST          |   in|    1|        axis|   SIGNAL_IN_V_last_V|       pointer|
|SIGNAL_IN_TID            |   in|    5|        axis|     SIGNAL_IN_V_id_V|       pointer|
|SIGNAL_OUT_TDATA         |  out|   32|        axis|  SIGNAL_OUT_V_data_V|       pointer|
|SIGNAL_OUT_TVALID        |  out|    1|        axis|  SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TREADY        |   in|    1|        axis|  SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TDEST         |  out|    6|        axis|  SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TKEEP         |  out|    4|        axis|  SIGNAL_OUT_V_keep_V|       pointer|
|SIGNAL_OUT_TSTRB         |  out|    4|        axis|  SIGNAL_OUT_V_strb_V|       pointer|
|SIGNAL_OUT_TUSER         |  out|    2|        axis|  SIGNAL_OUT_V_user_V|       pointer|
|SIGNAL_OUT_TLAST         |  out|    1|        axis|  SIGNAL_OUT_V_last_V|       pointer|
|SIGNAL_OUT_TID           |  out|    5|        axis|    SIGNAL_OUT_V_id_V|       pointer|
|lowpass_coefs_address0   |  out|    6|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_ce0        |  out|    1|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_we0        |  out|    1|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_d0         |  out|   32|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_q0         |   in|   32|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_address1   |  out|    6|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_ce1        |  out|    1|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_we1        |  out|    1|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_d1         |  out|   32|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_q1         |   in|   32|   ap_memory|        lowpass_coefs|         array|
|bandpass_coefs_address0  |  out|    6|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_ce0       |  out|    1|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_we0       |  out|    1|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_d0        |  out|   32|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_q0        |   in|   32|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_address1  |  out|    6|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_ce1       |  out|    1|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_we1       |  out|    1|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_d1        |  out|   32|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_q1        |   in|   32|   ap_memory|       bandpass_coefs|         array|
|highpass_coefs_address0  |  out|    6|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_ce0       |  out|    1|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_we0       |  out|    1|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_d0        |  out|   32|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_q0        |   in|   32|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_address1  |  out|    6|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_ce1       |  out|    1|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_we1       |  out|    1|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_d1        |  out|   32|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_q1        |   in|   32|   ap_memory|       highpass_coefs|         array|
+-------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %SIGNAL_IN_V_data_V, i4 %SIGNAL_IN_V_keep_V, i4 %SIGNAL_IN_V_strb_V, i2 %SIGNAL_IN_V_user_V, i1 %SIGNAL_IN_V_last_V, i5 %SIGNAL_IN_V_id_V, i6 %SIGNAL_IN_V_dest_V"   --->   Operation 3 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i54 %empty"   --->   Operation 4 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i54 %empty"   --->   Operation 5 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i54 %empty"   --->   Operation 6 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i54 %empty"   --->   Operation 7 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i54 %empty"   --->   Operation 8 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i54 %empty"   --->   Operation 9 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i54 %empty"   --->   Operation 10 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop, i32 %lowpass_shift_reg"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop, i32 %bandpass_shift_reg"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Highpass_Shift_Accumulate_Loop, i32 %highpass_shift_reg"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %SIGNAL_OUT_V_data_V, i4 %SIGNAL_OUT_V_keep_V, i4 %SIGNAL_OUT_V_strb_V, i2 %SIGNAL_OUT_V_user_V, i1 %SIGNAL_OUT_V_last_V, i5 %SIGNAL_OUT_V_id_V, i6 %SIGNAL_OUT_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 14 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [equalizer.cpp:16]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SIGNAL_IN_V_data_V, i4 %SIGNAL_IN_V_keep_V, i4 %SIGNAL_IN_V_strb_V, i2 %SIGNAL_IN_V_user_V, i1 %SIGNAL_IN_V_last_V, i5 %SIGNAL_IN_V_id_V, i6 %SIGNAL_IN_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SIGNAL_IN_V_data_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SIGNAL_IN_V_keep_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SIGNAL_IN_V_strb_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %SIGNAL_IN_V_user_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SIGNAL_IN_V_last_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %SIGNAL_IN_V_id_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %SIGNAL_IN_V_dest_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SIGNAL_OUT_V_data_V, i4 %SIGNAL_OUT_V_keep_V, i4 %SIGNAL_OUT_V_strb_V, i2 %SIGNAL_OUT_V_user_V, i1 %SIGNAL_OUT_V_last_V, i5 %SIGNAL_OUT_V_id_V, i6 %SIGNAL_OUT_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SIGNAL_OUT_V_data_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SIGNAL_OUT_V_keep_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SIGNAL_OUT_V_strb_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %SIGNAL_OUT_V_user_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SIGNAL_OUT_V_last_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %SIGNAL_OUT_V_id_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %SIGNAL_OUT_V_dest_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lowpass_coefs, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lowpass_coefs"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bandpass_coefs, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bandpass_coefs"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %highpass_coefs, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %highpass_coefs"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop, i32 %lowpass_shift_reg"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop, i32 %bandpass_shift_reg"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Highpass_Shift_Accumulate_Loop, i32 %highpass_shift_reg"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %SIGNAL_OUT_V_data_V, i4 %SIGNAL_OUT_V_keep_V, i4 %SIGNAL_OUT_V_strb_V, i2 %SIGNAL_OUT_V_user_V, i1 %SIGNAL_OUT_V_last_V, i5 %SIGNAL_OUT_V_id_V, i6 %SIGNAL_OUT_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 41 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [equalizer.cpp:59]   --->   Operation 42 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ SIGNAL_IN_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_IN_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_IN_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_IN_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_IN_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_IN_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_IN_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_OUT_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_OUT_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_OUT_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_OUT_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_OUT_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_OUT_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_OUT_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lowpass_coefs]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ bandpass_coefs]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ highpass_coefs]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ lowpass_shift_reg]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ bandpass_shift_reg]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ highpass_shift_reg]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty              (read         ) [ 000]
tmp_data_V         (extractvalue ) [ 001]
tmp_keep_V         (extractvalue ) [ 001]
tmp_strb_V         (extractvalue ) [ 001]
tmp_user_V         (extractvalue ) [ 001]
tmp_last_V         (extractvalue ) [ 001]
tmp_id_V           (extractvalue ) [ 001]
tmp_dest_V         (extractvalue ) [ 001]
spectopmodule_ln16 (spectopmodule) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
call_ln0           (call         ) [ 000]
call_ln0           (call         ) [ 000]
call_ln0           (call         ) [ 000]
write_ln304        (write        ) [ 000]
ret_ln59           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="SIGNAL_IN_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_IN_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="SIGNAL_IN_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_IN_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SIGNAL_IN_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_IN_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SIGNAL_IN_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_IN_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="SIGNAL_IN_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_IN_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="SIGNAL_IN_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_IN_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="SIGNAL_IN_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_IN_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="SIGNAL_OUT_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_OUT_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="SIGNAL_OUT_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_OUT_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="SIGNAL_OUT_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_OUT_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="SIGNAL_OUT_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_OUT_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="SIGNAL_OUT_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_OUT_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="SIGNAL_OUT_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_OUT_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="SIGNAL_OUT_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_OUT_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="lowpass_coefs">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lowpass_coefs"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bandpass_coefs">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bandpass_coefs"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="highpass_coefs">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="highpass_coefs"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="lowpass_shift_reg">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lowpass_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="bandpass_shift_reg">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bandpass_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="highpass_shift_reg">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="highpass_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Highpass_Shift_Accumulate_Loop"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="empty_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="54" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="0" index="3" bw="4" slack="0"/>
<pin id="77" dir="0" index="4" bw="2" slack="0"/>
<pin id="78" dir="0" index="5" bw="1" slack="0"/>
<pin id="79" dir="0" index="6" bw="5" slack="0"/>
<pin id="80" dir="0" index="7" bw="6" slack="0"/>
<pin id="81" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="0" index="3" bw="4" slack="0"/>
<pin id="95" dir="0" index="4" bw="2" slack="0"/>
<pin id="96" dir="0" index="5" bw="1" slack="0"/>
<pin id="97" dir="0" index="6" bw="5" slack="0"/>
<pin id="98" dir="0" index="7" bw="6" slack="0"/>
<pin id="99" dir="0" index="8" bw="32" slack="0"/>
<pin id="100" dir="0" index="9" bw="4" slack="0"/>
<pin id="101" dir="0" index="10" bw="4" slack="0"/>
<pin id="102" dir="0" index="11" bw="2" slack="0"/>
<pin id="103" dir="0" index="12" bw="1" slack="0"/>
<pin id="104" dir="0" index="13" bw="5" slack="0"/>
<pin id="105" dir="0" index="14" bw="6" slack="0"/>
<pin id="106" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_equalizer_Pipeline_Highpass_Shift_Accumulate_Loop_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_data_V_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="54" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_keep_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="54" slack="0"/>
<pin id="140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_strb_V_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="54" slack="0"/>
<pin id="145" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_user_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="54" slack="0"/>
<pin id="150" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_last_V_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="54" slack="0"/>
<pin id="155" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_id_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="54" slack="0"/>
<pin id="160" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_dest_V_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="54" slack="0"/>
<pin id="165" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/1 "/>
</bind>
</comp>

<comp id="168" class="1005" name="tmp_data_V_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="173" class="1005" name="tmp_keep_V_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="1"/>
<pin id="175" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="178" class="1005" name="tmp_strb_V_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="1"/>
<pin id="180" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="183" class="1005" name="tmp_user_V_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="1"/>
<pin id="185" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="188" class="1005" name="tmp_last_V_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="193" class="1005" name="tmp_id_V_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="1"/>
<pin id="195" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_dest_V_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="1"/>
<pin id="200" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="40" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="72" pin=5"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="72" pin=6"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="72" pin=7"/></net>

<net id="107"><net_src comp="48" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="46" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="72" pin="8"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="90" pin=8"/></net>

<net id="141"><net_src comp="72" pin="8"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="90" pin=9"/></net>

<net id="146"><net_src comp="72" pin="8"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="90" pin=10"/></net>

<net id="151"><net_src comp="72" pin="8"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="90" pin=11"/></net>

<net id="156"><net_src comp="72" pin="8"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="90" pin=12"/></net>

<net id="161"><net_src comp="72" pin="8"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="90" pin=13"/></net>

<net id="166"><net_src comp="72" pin="8"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="90" pin=14"/></net>

<net id="171"><net_src comp="133" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="90" pin=8"/></net>

<net id="176"><net_src comp="138" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="90" pin=9"/></net>

<net id="181"><net_src comp="143" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="90" pin=10"/></net>

<net id="186"><net_src comp="148" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="90" pin=11"/></net>

<net id="191"><net_src comp="153" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="90" pin=12"/></net>

<net id="196"><net_src comp="158" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="90" pin=13"/></net>

<net id="201"><net_src comp="163" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="90" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: SIGNAL_OUT_V_data_V | {2 }
	Port: SIGNAL_OUT_V_keep_V | {2 }
	Port: SIGNAL_OUT_V_strb_V | {2 }
	Port: SIGNAL_OUT_V_user_V | {2 }
	Port: SIGNAL_OUT_V_last_V | {2 }
	Port: SIGNAL_OUT_V_id_V | {2 }
	Port: SIGNAL_OUT_V_dest_V | {2 }
	Port: lowpass_shift_reg | {1 2 }
	Port: bandpass_shift_reg | {1 2 }
	Port: highpass_shift_reg | {1 2 }
 - Input state : 
	Port: equalizer : SIGNAL_IN_V_data_V | {1 }
	Port: equalizer : SIGNAL_IN_V_keep_V | {1 }
	Port: equalizer : SIGNAL_IN_V_strb_V | {1 }
	Port: equalizer : SIGNAL_IN_V_user_V | {1 }
	Port: equalizer : SIGNAL_IN_V_last_V | {1 }
	Port: equalizer : SIGNAL_IN_V_id_V | {1 }
	Port: equalizer : SIGNAL_IN_V_dest_V | {1 }
	Port: equalizer : lowpass_shift_reg | {1 2 }
	Port: equalizer : bandpass_shift_reg | {1 2 }
	Port: equalizer : highpass_shift_reg | {1 2 }
  - Chain level:
	State 1
		write_ln304 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                       |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|          |  grp_equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop_fu_115 |  1.588  |    20   |    23   |
|   call   | grp_equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop_fu_121 |  1.588  |    20   |    23   |
|          | grp_equalizer_Pipeline_Highpass_Shift_Accumulate_Loop_fu_127 |  1.588  |    20   |    23   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   read   |                       empty_read_fu_72                       |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   write  |                        grp_write_fu_90                       |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|          |                       tmp_data_V_fu_133                      |    0    |    0    |    0    |
|          |                       tmp_keep_V_fu_138                      |    0    |    0    |    0    |
|          |                       tmp_strb_V_fu_143                      |    0    |    0    |    0    |
|extractvalue|                       tmp_user_V_fu_148                      |    0    |    0    |    0    |
|          |                       tmp_last_V_fu_153                      |    0    |    0    |    0    |
|          |                        tmp_id_V_fu_158                       |    0    |    0    |    0    |
|          |                       tmp_dest_V_fu_163                      |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                              |  4.764  |    60   |    69   |
|----------|--------------------------------------------------------------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|bandpass_shift_reg|    1   |    0   |    0   |    0   |
|highpass_shift_reg|    1   |    0   |    0   |    0   |
| lowpass_shift_reg|    1   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |    3   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|tmp_data_V_reg_168|   32   |
|tmp_dest_V_reg_198|    6   |
| tmp_id_V_reg_193 |    5   |
|tmp_keep_V_reg_173|    4   |
|tmp_last_V_reg_188|    1   |
|tmp_strb_V_reg_178|    4   |
|tmp_user_V_reg_183|    2   |
+------------------+--------+
|       Total      |   54   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_90 |  p8  |   2  |  32  |   64   ||    9    |
| grp_write_fu_90 |  p9  |   2  |   4  |    8   ||    9    |
| grp_write_fu_90 |  p10 |   2  |   4  |    8   ||    9    |
| grp_write_fu_90 |  p11 |   2  |   2  |    4   ||    9    |
| grp_write_fu_90 |  p12 |   2  |   1  |    2   ||    9    |
| grp_write_fu_90 |  p13 |   2  |   5  |   10   ||    9    |
| grp_write_fu_90 |  p14 |   2  |   6  |   12   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   108  ||  11.116 ||    63   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   60   |   69   |    -   |
|   Memory  |    3   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   11   |    -   |   63   |    -   |
|  Register |    -   |    -   |   54   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |   15   |   114  |   132  |    0   |
+-----------+--------+--------+--------+--------+--------+
