module top_module (
    input clk,
    input areset,   
    input [7:0] d,
    output [7:0] q
);
    always @(posedge clk or posedge areset)begin
        if(areset)begin
            q <= 8'b00000000;
        end
        else begin
            q <= d;
        end
    end
endmodule
