{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1559521994069 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "DDM EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design DDM" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1559521994126 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559521994143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559521994143 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559521994191 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559521994199 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559521994367 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559521994367 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559521994371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 634 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559521994371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 635 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559521994371 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559521994371 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dato " "Pin dato not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { dato } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 464 888 1064 480 "dato" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dato } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMagna " "Pin salidaMagna not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { salidaMagna } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 424 1672 1848 440 "salidaMagna" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMagna } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPremium " "Pin salidaPremium not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { salidaPremium } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 472 1656 1832 488 "salidaPremium" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPremium } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "columna\[3\] " "Pin columna\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { columna[3] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 576 800 976 592 "columna" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { columna[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "columna\[2\] " "Pin columna\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { columna[2] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 576 800 976 592 "columna" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { columna[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "columna\[1\] " "Pin columna\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { columna[1] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 576 800 976 592 "columna" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { columna[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "columna\[0\] " "Pin columna\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { columna[0] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 576 800 976 592 "columna" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { columna[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Pin data\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { data[3] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 368 824 1000 384 "data" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Pin data\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { data[2] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 368 824 1000 384 "data" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Pin data\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { data[1] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 368 824 1000 384 "data" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Pin data\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { data[0] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 368 824 1000 384 "data" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[3\] " "Pin debug\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { debug[3] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 384 1672 1848 400 "debug" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[2\] " "Pin debug\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { debug[2] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 384 1672 1848 400 "debug" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[1\] " "Pin debug\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { debug[1] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 384 1672 1848 400 "debug" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[0\] " "Pin debug\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { debug[0] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 384 1672 1848 400 "debug" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila\[0\] " "Pin fila\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { fila[0] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 448 464 632 464 "fila" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila\[1\] " "Pin fila\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { fila[1] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 448 464 632 464 "fila" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila\[2\] " "Pin fila\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { fila[2] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 448 464 632 464 "fila" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila\[3\] " "Pin fila\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { fila[3] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 448 464 632 464 "fila" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "magna " "Pin magna not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { magna } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 440 1208 1376 456 "magna" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { magna } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "premium " "Pin premium not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { premium } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 472 1208 1376 488 "premium" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { premium } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { clk } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521994400 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1559521994400 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "29 " "TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1559521994525 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DDM.sdc " "Synopsys Design Constraints File file not found: 'DDM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559521994526 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559521994527 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|process_1~2  from: datab  to: combout " "Cell: inst17\|process_1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521994529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|process_1~2  from: datac  to: combout " "Cell: inst17\|process_1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521994529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|process_1~2  from: datad  to: combout " "Cell: inst17\|process_1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521994529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mux2~0  from: dataa  to: combout " "Cell: inst8\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521994529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mux3~0  from: dataa  to: combout " "Cell: inst8\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521994529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mux3~1  from: datad  to: combout " "Cell: inst8\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521994529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mux4~0  from: dataa  to: combout " "Cell: inst8\|Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521994529 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1559521994529 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559521994531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559521994550 ""}  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { clk } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559521994550 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor:inst\|clk_state  " "Automatically promoted node divisor:inst\|clk_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559521994550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "central:inst17\|estado_pr.S0 " "Destination node central:inst17\|estado_pr.S0" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|estado_pr.S0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521994550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "central:inst17\|estado_pr.S1 " "Destination node central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|estado_pr.S1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521994550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "central:inst17\|estado_pr.S7 " "Destination node central:inst17\|estado_pr.S7" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|estado_pr.S7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521994550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "central:inst17\|estado_pr.S8 " "Destination node central:inst17\|estado_pr.S8" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|estado_pr.S8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521994550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "central:inst17\|estado_pr.S9 " "Destination node central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|estado_pr.S9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521994550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:inst8\|pr_state.s0 " "Destination node Teclado:inst8\|pr_state.s0" {  } { { "dec_tec1.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/dec_tec1.vhd" 31 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Teclado:inst8|pr_state.s0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521994550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:inst8\|pr_state.s2 " "Destination node Teclado:inst8\|pr_state.s2" {  } { { "dec_tec1.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/dec_tec1.vhd" 31 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Teclado:inst8|pr_state.s2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521994550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:inst8\|pr_state.s3 " "Destination node Teclado:inst8\|pr_state.s3" {  } { { "dec_tec1.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/dec_tec1.vhd" 31 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Teclado:inst8|pr_state.s3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521994550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor:inst\|clk_state~0 " "Destination node divisor:inst\|clk_state~0" {  } { { "Divisor.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divisor:inst|clk_state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521994550 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559521994550 ""}  } { { "Divisor.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divisor:inst|clk_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559521994550 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "central:inst17\|WideOr9  " "Automatically promoted node central:inst17\|WideOr9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559521994551 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 52 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|WideOr9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559521994551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "central:inst17\|Selector34~0  " "Automatically promoted node central:inst17\|Selector34~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559521994552 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 52 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|Selector34~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 575 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559521994552 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "central:inst17\|clk_state  " "Automatically promoted node central:inst17\|clk_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559521994552 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "central:inst17\|clk_state~0 " "Destination node central:inst17\|clk_state~0" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 27 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|clk_state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521994552 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559521994552 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 27 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|clk_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559521994552 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559521994611 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559521994611 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559521994612 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559521994612 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559521994613 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559521994613 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559521994613 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559521994614 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559521994614 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1559521994614 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559521994614 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.3V 6 15 0 " "Number of I/O pins in group: 21 (unused VREF, 3.3V VCCIO, 6 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1559521994615 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1559521994615 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1559521994615 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559521994616 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559521994616 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559521994616 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559521994616 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1559521994616 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1559521994616 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559521994627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559521994993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559521995168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559521995176 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559521995737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559521995738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559521995810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559521997006 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559521997006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559521997419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559521997423 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559521997423 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.14 " "Total time spent on timing analysis during the Fitter is 1.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1559521997435 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559521997438 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "15 " "Found 15 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dato 0 " "Pin \"dato\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521997447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMagna 0 " "Pin \"salidaMagna\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521997447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPremium 0 " "Pin \"salidaPremium\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521997447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "columna\[3\] 0 " "Pin \"columna\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521997447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "columna\[2\] 0 " "Pin \"columna\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521997447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "columna\[1\] 0 " "Pin \"columna\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521997447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "columna\[0\] 0 " "Pin \"columna\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521997447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521997447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521997447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521997447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521997447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[3\] 0 " "Pin \"debug\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521997447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[2\] 0 " "Pin \"debug\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521997447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[1\] 0 " "Pin \"debug\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521997447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[0\] 0 " "Pin \"debug\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521997447 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1559521997447 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559521997525 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559521997547 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559521997634 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559521997745 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1559521997776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.fit.smsg " "Generated suppressed messages file C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559521997867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559521998176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 19:33:18 2019 " "Processing ended: Sun Jun 02 19:33:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559521998176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559521998176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559521998176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559521998176 ""}
