Subprocess had a non-zero exit.
Last 10 line(s):
Storing AST representation for module `$abstract\generic_simple_adder'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./pipelined_multiplier.v
Parsing SystemVerilog input from `./pipelined_multiplier.v' to AST representation.
Storing AST representation for module `$abstract\generic_piplined_multiplier'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).
ERROR: Module `Simple_Adder_Piplelined_Multiplier' not found!

Full log file: 'runs/RUN_2024-11-27_12-21-25/1-yosys-synthesis/yosys-synthesis.log'
