--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ControllerTest_TOP.twx ControllerTest_TOP.ncd -o
ControllerTest_TOP.twr ControllerTest_TOP.pcf -ucf ControllerTest_TOP.ucf

Design file:              ControllerTest_TOP.ncd
Physical constraint file: ControllerTest_TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ps2_clk     |    0.732(R)|      SLOW  |    0.121(R)|      SLOW  |clk_BUFGP         |   0.000|
ps2_data    |    0.779(R)|      SLOW  |    0.081(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    3.995(R)|      SLOW  |   -1.668(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
lcd_db<0>   |         7.678(R)|      SLOW  |         4.018(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<1>   |         7.849(R)|      SLOW  |         4.107(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<2>   |         7.565(R)|      SLOW  |         3.925(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<3>   |         7.671(R)|      SLOW  |         4.023(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<4>   |         7.549(R)|      SLOW  |         3.931(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<5>   |         7.843(R)|      SLOW  |         4.091(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<6>   |         7.537(R)|      SLOW  |         3.874(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<7>   |         7.897(R)|      SLOW  |         4.110(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_e       |         8.120(R)|      SLOW  |         4.223(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_rs      |         7.254(R)|      SLOW  |         3.711(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock comm_rc to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
comm_tx     |        10.117(R)|      SLOW  |         5.461(R)|      FAST  |comm_rc_IBUF_BUFG |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock comm_rm to Pad
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                         | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)        | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
comm_tx     |        11.658(F)|      SLOW  |         6.983(F)|      FAST  |comm_rm_GND_4_o_AND_687_o|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.728|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock comm_rc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
comm_rc        |    6.381|    5.075|    2.837|         |
comm_rm        |    2.270|    2.270|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock comm_rm
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
comm_rc        |         |         |    4.704|         |
comm_rm        |         |         |   -0.027|   -0.027|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
comm_rc        |comm_tc        |    8.502|
comm_rc        |debugtx        |   10.938|
comm_rx        |debugrx        |   10.096|
---------------+---------------+---------+


Analysis completed Thu Dec 16 17:16:50 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4589 MB



