INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/dit_cosim.hlsrun_cosim_summary, at Wed Oct 30 23:53:34 2024
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run cosim -work_dir /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim -config /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/hls_config.cfg -cmdlineconfig /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'silvenchen' on host 'silvenchen-ASUS-TUF-Gaming-F15-FX507ZM-FX507ZM' (Linux_x86_64 version 5.19.0-32-generic) on Wed Oct 30 23:53:35 CST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.2 LTS
INFO: [HLS 200-10] In directory '/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim'
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim 
INFO: [HLS 200-1510] Running: open_project /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=kernel.cpp' at /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/kernel.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=kernel.h' at /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/kernel.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=tb_ddit.cpp' at /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/tb_ddit.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=systolic_modulate' at /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xcu280-fsvh2892-2L-e' at /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/hls_config.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/config.cmdline
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_systolic_modulate.cpp
   Compiling kernel.cpp_pre.cpp.tb.cpp
   Compiling tb_ddit.cpp_pre.cpp.tb.cpp
   Compiling apatb_systolic_modulate_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
start loading files
finish loading files
start computing
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 8
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 23:53:51 2024...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_systolic_modulate_top glbl -Oenable_linking_all_libraries -prj systolic_modulate.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s systolic_modulate 
Multi-threading is on. Using 18 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/ip/xil_defaultlib/systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/ip/xil_defaultlib/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_fifo_w32_d2_S
INFO: [VRFC 10-311] analyzing module systolic_modulate_fifo_w32_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_PE_kernel_modulate_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_PE_kernel_modulate_0_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_fifo_w7_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_fifo_w7_d3_S
INFO: [VRFC 10-311] analyzing module systolic_modulate_fifo_w7_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/AESL_automem_v67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_v67
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_dataflow_in_loop_l_ni_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_dataflow_in_loop_l_ni_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k3_proc10_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k3_proc10_U0
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k3_proc10_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/AESL_automem_v68.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_v68
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_PE_kernel_modulate_1_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_PE_kernel_modulate_1_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_systolic_modulate_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_systolic_tile_modulate_Loop_l_data_load_k2_proc9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_systolic_tile_modulate_Loop_l_data_load_k2_proc9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_systolic_tile_modulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_systolic_tile_modulate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/AESL_automem_v69.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_v69
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_systolic_tile_modulate_Loop_l_data_drain_k3_proc10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_systolic_tile_modulate_Loop_l_data_drain_k3_proc10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_fifo_w32_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_fifo_w32_d3_S
INFO: [VRFC 10-311] analyzing module systolic_modulate_fifo_w32_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_fifo_w32_d2_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_fifo_w32_d2_S_x
INFO: [VRFC 10-311] analyzing module systolic_modulate_fifo_w32_d2_S_x_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_fifo_w32_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_fifo_w32_d3_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k3_proc10_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_fifo_w7_d3_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate_fifo_w32_d2_S_x.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package axi_utils_v2_0_7.axi_utils_v2_0_7_pkg
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_exp_table...
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_pkg
Compiling package floating_point_v7_1_16.flt_utils
Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.systolic_modulate_dataflow_in_lo...
Compiling module xil_defaultlib.systolic_modulate_dataflow_in_lo...
Compiling module xil_defaultlib.systolic_modulate_flow_control_l...
Compiling module xil_defaultlib.systolic_modulate_dataflow_in_lo...
Compiling module xil_defaultlib.systolic_modulate_dataflow_in_lo...
Compiling module xil_defaultlib.systolic_modulate_flow_control_l...
Compiling module xil_defaultlib.systolic_modulate_dataflow_in_lo...
Compiling module xil_defaultlib.systolic_modulate_systolic_tile_...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcu280-...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_16.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_16.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_16.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.systolic_modulate_fadd_32ns_32ns...
Compiling module xil_defaultlib.systolic_modulate_fadd_32ns_32ns...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_16.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_16.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_16.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.systolic_modulate_fmul_32ns_32ns...
Compiling module xil_defaultlib.systolic_modulate_fmul_32ns_32ns...
Compiling module xil_defaultlib.systolic_modulate_PE_kernel_modu...
Compiling module xil_defaultlib.systolic_modulate_PE_kernel_modu...
Compiling module xil_defaultlib.systolic_modulate_systolic_tile_...
Compiling module xil_defaultlib.systolic_modulate_fifo_w32_d2_S_...
Compiling module xil_defaultlib.systolic_modulate_fifo_w32_d2_S
Compiling module xil_defaultlib.systolic_modulate_fifo_w32_d3_S_...
Compiling module xil_defaultlib.systolic_modulate_fifo_w32_d3_S
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_syst...
Compiling module xil_defaultlib.systolic_modulate_start_for_syst...
Compiling module xil_defaultlib.systolic_modulate_systolic_tile_...
Compiling module xil_defaultlib.systolic_modulate_dataflow_in_lo...
Compiling module xil_defaultlib.systolic_modulate_dataflow_in_lo...
Compiling module xil_defaultlib.systolic_modulate_fifo_w7_d3_S_S...
Compiling module xil_defaultlib.systolic_modulate_fifo_w7_d3_S
Compiling module xil_defaultlib.systolic_modulate_fifo_w32_d2_S_...
Compiling module xil_defaultlib.systolic_modulate_fifo_w32_d2_S_...
Compiling module xil_defaultlib.systolic_modulate_dataflow_in_lo...
Compiling module xil_defaultlib.systolic_modulate
Compiling module xil_defaultlib.AESL_automem_v67
Compiling module xil_defaultlib.AESL_automem_v68
Compiling module xil_defaultlib.AESL_automem_v69
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.df_loop_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_systolic_modulate_top
Compiling module work.glbl
Built simulation snapshot systolic_modulate

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/systolic_modulate/xsim_script.tcl
# xsim {systolic_modulate} -autoloadwcfg -tclbatch {systolic_modulate.tcl}
Time resolution is 1 ps
source systolic_modulate.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 995 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1455 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1915 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2375 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2835 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3295 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3755 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4215 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4675 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5135 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5595 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6055 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6515 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6975 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7435 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7895 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8355 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8815 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9275 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9735 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10195 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10655 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11115 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11575 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12035 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12495 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12955 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13415 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13875 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14335 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14795 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15255 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15715 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16175 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16635 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17095 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17555 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18015 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18475 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18935 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19395 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19855 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20315 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20775 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21235 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21695 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22155 ns  Iteration: 11  Process: /apatb_systolic_modulate_top/AESL_inst_systolic_modulate/dataflow_in_loop_l_ni_1_U0/systolic_tile_modulate_U0/PE_kernel_modulate_0_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U18/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "22435000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 22495 ns : File "/home/silvenchen/Desktop/mdlm/FPGA-based-Accelerator-for-Diffusion-Language-Models/dit_cosim/dit_cosim/dit_cosim/hls/sim/verilog/systolic_modulate.autotb.v" Line 361
## quit
INFO: [Common 17-206] Exiting xsim at Wed Oct 30 23:54:11 2024...
INFO: [COSIM 212-316] Starting C post checking ...
start loading files
finish loading files
start computing
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 35.48 seconds. CPU system time: 1.47 seconds. Elapsed time: 34.97 seconds; current allocated memory: 7.547 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 36.53 seconds. Total CPU system time: 1.57 seconds. Total elapsed time: 35.99 seconds; peak allocated memory: 641.871 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Oct 30 23:54:11 2024...
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 39s
