OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 128 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   halut_matmul
Die area:                 ( 0 0 ) ( 143018 143018 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     777058
Number of terminals:      477
Number of snets:          2
Number of nets:           63032

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
  Complete 600000 instances.
  Complete 700000 instances.
[INFO DRT-0164] Number of unique instances = 281.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0019]   Complete 500000 insts.
[INFO DRT-0019]   Complete 600000 insts.
[INFO DRT-0019]   Complete 700000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 2653290.
[INFO DRT-0033] V1 shape region query size = 2135179.
[INFO DRT-0033] M2 shape region query size = 75139.
[INFO DRT-0033] V2 shape region query size = 18540.
[INFO DRT-0033] M3 shape region query size = 37080.
[INFO DRT-0033] V3 shape region query size = 12360.
[INFO DRT-0033] M4 shape region query size = 31148.
[INFO DRT-0033] V4 shape region query size = 12360.
[INFO DRT-0033] M5 shape region query size = 12901.
[INFO DRT-0033] V5 shape region query size = 576.
[INFO DRT-0033] M6 shape region query size = 312.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0078]   Complete 892 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 271 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0083]   Complete 40000 groups.
[INFO DRT-0083]   Complete 50000 groups.
[INFO DRT-0083]   Complete 60000 groups.
[INFO DRT-0084]   Complete 62623 groups.
#scanned instances     = 777058
#unique  instances     = 277
#stdCellGenAp          = 10291
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 8260
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 189282
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:13:21, elapsed time = 00:00:57, memory = 1906.37 (MB), peak = 1906.37 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.
[INFO DRT-0156] guideIn read 500000 guides.
[INFO DRT-0156] guideIn read 600000 guides.

Number of guides:     677975

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 264 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 264 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0027]   Complete 400000 origin guides.
[INFO DRT-0027]   Complete 500000 origin guides.
[INFO DRT-0027]   Complete 600000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
  complete 50000 nets.
  complete 60000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0029]   Complete 50000 nets (guide).
[INFO DRT-0029]   Complete 60000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 170704.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 145590.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 124470.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 78832.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 32095.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 13320.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 938.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 328207 vertical wires in 6 frboxes and 237742 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 26782 vertical wires in 6 frboxes and 15223 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:42, elapsed time = 00:00:10, memory = 3685.14 (MB), peak = 3733.59 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3692.48 (MB), peak = 3733.59 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:11, memory = 9712.13 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:22, memory = 13901.43 (MB).
    Completing 30% with 2845 violations.
    elapsed time = 00:00:51, memory = 16897.38 (MB).
    Completing 40% with 2845 violations.
    elapsed time = 00:01:01, memory = 16425.57 (MB).
    Completing 50% with 2845 violations.
    elapsed time = 00:01:12, memory = 14042.08 (MB).
    Completing 60% with 5318 violations.
    elapsed time = 00:01:50, memory = 18832.68 (MB).
    Completing 70% with 5318 violations.
    elapsed time = 00:02:04, memory = 17907.57 (MB).
    Completing 80% with 7349 violations.
    elapsed time = 00:02:46, memory = 21150.44 (MB).
    Completing 90% with 7349 violations.
    elapsed time = 00:03:04, memory = 20152.73 (MB).
    Completing 100% with 8993 violations.
    elapsed time = 00:03:28, memory = 16875.25 (MB).
[INFO DRT-0199]   Number of violations = 35721.
[INFO DRT-0267] cpu time = 00:44:36, elapsed time = 00:03:31, memory = 17241.94 (MB), peak = 21262.65 (MB)
Total wire length = 277219 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 17865 um.
Total wire length on LAYER M3 = 77040 um.
Total wire length on LAYER M4 = 67175 um.
Total wire length on LAYER M5 = 65928 um.
Total wire length on LAYER M6 = 40556 um.
Total wire length on LAYER M7 = 8652 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 557656.
Up-via summary (total 557656):.

-----------------
 Active         0
     M1    188179
     M2    198208
     M3    103463
     M4     43037
     M5     21940
     M6      2829
     M7         0
     M8         0
     M9         0
-----------------
           557656


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 35721 violations.
    elapsed time = 00:00:32, memory = 22993.76 (MB).
    Completing 20% with 35721 violations.
    elapsed time = 00:00:52, memory = 20793.63 (MB).
    Completing 30% with 24254 violations.
    elapsed time = 00:01:33, memory = 23519.27 (MB).
    Completing 40% with 24254 violations.
    elapsed time = 00:01:54, memory = 22509.90 (MB).
    Completing 50% with 24254 violations.
    elapsed time = 00:02:05, memory = 18733.96 (MB).
    Completing 60% with 15111 violations.
    elapsed time = 00:02:52, memory = 24319.08 (MB).
    Completing 70% with 15111 violations.
    elapsed time = 00:03:11, memory = 21975.88 (MB).
    Completing 80% with 7070 violations.
    elapsed time = 00:03:53, memory = 24645.08 (MB).
    Completing 90% with 7070 violations.
    elapsed time = 00:04:15, memory = 24230.48 (MB).
    Completing 100% with 902 violations.
    elapsed time = 00:04:37, memory = 19867.74 (MB).
[INFO DRT-0199]   Number of violations = 19614.
[INFO DRT-0267] cpu time = 01:00:38, elapsed time = 00:04:41, memory = 19903.13 (MB), peak = 24951.98 (MB)
Total wire length = 275646 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 18769 um.
Total wire length on LAYER M3 = 76741 um.
Total wire length on LAYER M4 = 66170 um.
Total wire length on LAYER M5 = 65205 um.
Total wire length on LAYER M6 = 40158 um.
Total wire length on LAYER M7 = 8601 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 551042.
Up-via summary (total 551042):.

-----------------
 Active         0
     M1    188174
     M2    199023
     M3     97942
     M4     42390
     M5     20902
     M6      2611
     M7         0
     M8         0
     M9         0
-----------------
           551042


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 19614 violations.
    elapsed time = 00:00:31, memory = 25438.51 (MB).
    Completing 20% with 19614 violations.
    elapsed time = 00:00:52, memory = 23814.91 (MB).
    Completing 30% with 14561 violations.
    elapsed time = 00:01:33, memory = 25956.78 (MB).
    Completing 40% with 14561 violations.
    elapsed time = 00:01:57, memory = 25609.98 (MB).
    Completing 50% with 14561 violations.
    elapsed time = 00:02:10, memory = 21987.54 (MB).
    Completing 60% with 8771 violations.
    elapsed time = 00:02:52, memory = 26779.68 (MB).
    Completing 70% with 8771 violations.
    elapsed time = 00:03:14, memory = 25667.75 (MB).
    Completing 80% with 6186 violations.
    elapsed time = 00:03:57, memory = 27154.75 (MB).
    Completing 90% with 6186 violations.
    elapsed time = 00:04:21, memory = 26946.36 (MB).
    Completing 100% with 2901 violations.
    elapsed time = 00:04:45, memory = 22178.41 (MB).
[INFO DRT-0199]   Number of violations = 19164.
[INFO DRT-0267] cpu time = 01:02:17, elapsed time = 00:04:49, memory = 22213.40 (MB), peak = 27405.75 (MB)
Total wire length = 274869 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 18957 um.
Total wire length on LAYER M3 = 76448 um.
Total wire length on LAYER M4 = 65884 um.
Total wire length on LAYER M5 = 64842 um.
Total wire length on LAYER M6 = 40159 um.
Total wire length on LAYER M7 = 8576 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 548788.
Up-via summary (total 548788):.

-----------------
 Active         0
     M1    188170
     M2    198616
     M3     96788
     M4     41911
     M5     20719
     M6      2584
     M7         0
     M8         0
     M9         0
-----------------
           548788


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 19164 violations.
    elapsed time = 00:00:16, memory = 26930.68 (MB).
    Completing 20% with 19164 violations.
    elapsed time = 00:00:28, memory = 25879.04 (MB).
    Completing 30% with 13015 violations.
    elapsed time = 00:01:08, memory = 28306.52 (MB).
    Completing 40% with 13015 violations.
    elapsed time = 00:01:20, memory = 27571.05 (MB).
    Completing 50% with 13015 violations.
    elapsed time = 00:01:34, memory = 23633.18 (MB).
    Completing 60% with 9517 violations.
    elapsed time = 00:02:06, memory = 29298.37 (MB).
    Completing 70% with 9517 violations.
    elapsed time = 00:02:14, memory = 26312.10 (MB).
    Completing 80% with 3511 violations.
    elapsed time = 00:02:46, memory = 28818.44 (MB).
    Completing 90% with 3511 violations.
    elapsed time = 00:02:59, memory = 28894.21 (MB).
    Completing 100% with 44 violations.
    elapsed time = 00:03:23, memory = 24682.55 (MB).
[INFO DRT-0199]   Number of violations = 45.
[INFO DRT-0267] cpu time = 00:34:33, elapsed time = 00:03:23, memory = 24701.11 (MB), peak = 30020.96 (MB)
Total wire length = 274868 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19013 um.
Total wire length on LAYER M3 = 76484 um.
Total wire length on LAYER M4 = 65862 um.
Total wire length on LAYER M5 = 64805 um.
Total wire length on LAYER M6 = 40129 um.
Total wire length on LAYER M7 = 8572 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 548576.
Up-via summary (total 548576):.

-----------------
 Active         0
     M1    188170
     M2    198687
     M3     96639
     M4     41833
     M5     20672
     M6      2575
     M7         0
     M8         0
     M9         0
-----------------
           548576


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 24701.11 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 24701.11 (MB).
    Completing 30% with 38 violations.
    elapsed time = 00:00:15, memory = 24705.27 (MB).
    Completing 40% with 38 violations.
    elapsed time = 00:00:15, memory = 24705.27 (MB).
    Completing 50% with 38 violations.
    elapsed time = 00:00:18, memory = 24705.27 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:19, memory = 24705.27 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:19, memory = 24705.27 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:20, memory = 24705.27 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:20, memory = 24705.27 (MB).
    Completing 100% with 22 violations.
    elapsed time = 00:00:32, memory = 24705.28 (MB).
[INFO DRT-0199]   Number of violations = 22.
[INFO DRT-0267] cpu time = 00:01:03, elapsed time = 00:00:33, memory = 24705.28 (MB), peak = 30020.96 (MB)
Total wire length = 274869 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19013 um.
Total wire length on LAYER M3 = 76489 um.
Total wire length on LAYER M4 = 65864 um.
Total wire length on LAYER M5 = 64802 um.
Total wire length on LAYER M6 = 40127 um.
Total wire length on LAYER M7 = 8572 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 548585.
Up-via summary (total 548585):.

-----------------
 Active         0
     M1    188170
     M2    198700
     M3     96639
     M4     41837
     M5     20666
     M6      2573
     M7         0
     M8         0
     M9         0
-----------------
           548585


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 22 violations.
    elapsed time = 00:00:00, memory = 24705.28 (MB).
    Completing 20% with 22 violations.
    elapsed time = 00:00:00, memory = 24705.28 (MB).
    Completing 30% with 22 violations.
    elapsed time = 00:00:14, memory = 24714.92 (MB).
    Completing 40% with 22 violations.
    elapsed time = 00:00:14, memory = 24714.92 (MB).
    Completing 50% with 22 violations.
    elapsed time = 00:00:17, memory = 24717.80 (MB).
    Completing 60% with 22 violations.
    elapsed time = 00:00:18, memory = 24717.80 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:18, memory = 24717.80 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:19, memory = 24717.80 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:19, memory = 24717.80 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:32, memory = 24717.80 (MB).
[INFO DRT-0199]   Number of violations = 19.
[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:32, memory = 24717.80 (MB), peak = 30020.96 (MB)
Total wire length = 274869 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19012 um.
Total wire length on LAYER M3 = 76489 um.
Total wire length on LAYER M4 = 65864 um.
Total wire length on LAYER M5 = 64802 um.
Total wire length on LAYER M6 = 40127 um.
Total wire length on LAYER M7 = 8572 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 548587.
Up-via summary (total 548587):.

-----------------
 Active         0
     M1    188170
     M2    198697
     M3     96642
     M4     41839
     M5     20666
     M6      2573
     M7         0
     M8         0
     M9         0
-----------------
           548587


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 24717.80 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 24717.80 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:14, memory = 24721.19 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:14, memory = 24721.19 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:14, memory = 24721.19 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:27, memory = 24722.15 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:27, memory = 24722.15 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:36, memory = 24722.15 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:36, memory = 24722.15 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:37, memory = 24722.15 (MB).
[INFO DRT-0199]   Number of violations = 6.
[INFO DRT-0267] cpu time = 00:00:57, elapsed time = 00:00:37, memory = 24722.29 (MB), peak = 30020.96 (MB)
Total wire length = 274868 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19018 um.
Total wire length on LAYER M3 = 76500 um.
Total wire length on LAYER M4 = 65859 um.
Total wire length on LAYER M5 = 64796 um.
Total wire length on LAYER M6 = 40126 um.
Total wire length on LAYER M7 = 8567 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 548561.
Up-via summary (total 548561):.

-----------------
 Active         0
     M1    188170
     M2    198713
     M3     96617
     M4     41826
     M5     20663
     M6      2572
     M7         0
     M8         0
     M9         0
-----------------
           548561


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 24722.29 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 24722.29 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:08, memory = 24725.66 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:08, memory = 24725.66 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:08, memory = 24725.66 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:17, memory = 24727.86 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:17, memory = 24727.86 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:28, memory = 24730.93 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:28, memory = 24730.93 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:29, memory = 24730.93 (MB).
[INFO DRT-0199]   Number of violations = 6.
[INFO DRT-0267] cpu time = 00:00:50, elapsed time = 00:00:29, memory = 24730.93 (MB), peak = 30020.96 (MB)
Total wire length = 274868 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19018 um.
Total wire length on LAYER M3 = 76500 um.
Total wire length on LAYER M4 = 65859 um.
Total wire length on LAYER M5 = 64796 um.
Total wire length on LAYER M6 = 40126 um.
Total wire length on LAYER M7 = 8567 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 548561.
Up-via summary (total 548561):.

-----------------
 Active         0
     M1    188170
     M2    198713
     M3     96617
     M4     41826
     M5     20663
     M6      2572
     M7         0
     M8         0
     M9         0
-----------------
           548561


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 24730.93 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 24730.93 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 24730.93 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 24730.93 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 24730.93 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:03, memory = 24730.93 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:03, memory = 24730.93 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:17, memory = 24737.27 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:17, memory = 24737.27 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:18, memory = 24737.27 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:18, memory = 24737.27 (MB), peak = 30020.96 (MB)
Total wire length = 274862 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19022 um.
Total wire length on LAYER M3 = 76500 um.
Total wire length on LAYER M4 = 65849 um.
Total wire length on LAYER M5 = 64793 um.
Total wire length on LAYER M6 = 40128 um.
Total wire length on LAYER M7 = 8567 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 548534.
Up-via summary (total 548534):.

-----------------
 Active         0
     M1    188170
     M2    198708
     M3     96599
     M4     41821
     M5     20664
     M6      2572
     M7         0
     M8         0
     M9         0
-----------------
           548534


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 24737.27 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 24737.27 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 24737.27 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 24737.27 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 24737.27 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:01, memory = 24737.27 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:01, memory = 24737.27 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:14, memory = 24741.11 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:14, memory = 24741.11 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:14, memory = 24741.11 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:15, memory = 24741.11 (MB), peak = 30020.96 (MB)
Total wire length = 274863 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19022 um.
Total wire length on LAYER M3 = 76501 um.
Total wire length on LAYER M4 = 65851 um.
Total wire length on LAYER M5 = 64793 um.
Total wire length on LAYER M6 = 40126 um.
Total wire length on LAYER M7 = 8566 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 548533.
Up-via summary (total 548533):.

-----------------
 Active         0
     M1    188170
     M2    198707
     M3     96600
     M4     41822
     M5     20664
     M6      2570
     M7         0
     M8         0
     M9         0
-----------------
           548533


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 24741.11 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 24741.11 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 24741.11 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 24741.11 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:14, memory = 24741.11 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:14, memory = 24741.11 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:14, memory = 24741.11 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:14, memory = 24741.11 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:14, memory = 24741.11 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:14, memory = 24741.11 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:15, memory = 24741.11 (MB), peak = 30020.96 (MB)
Total wire length = 274867 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19027 um.
Total wire length on LAYER M3 = 76508 um.
Total wire length on LAYER M4 = 65849 um.
Total wire length on LAYER M5 = 64787 um.
Total wire length on LAYER M6 = 40128 um.
Total wire length on LAYER M7 = 8566 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 548537.
Up-via summary (total 548537):.

-----------------
 Active         0
     M1    188170
     M2    198727
     M3     96596
     M4     41813
     M5     20661
     M6      2570
     M7         0
     M8         0
     M9         0
-----------------
           548537


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 24741.11 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 24741.11 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 24741.11 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 24741.11 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:02, memory = 24741.11 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:03, memory = 24741.11 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:03, memory = 24741.11 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:03, memory = 24741.11 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:03, memory = 24741.11 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 24741.11 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:03, memory = 24741.11 (MB), peak = 30020.96 (MB)
Total wire length = 274867 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19025 um.
Total wire length on LAYER M3 = 76507 um.
Total wire length on LAYER M4 = 65851 um.
Total wire length on LAYER M5 = 64788 um.
Total wire length on LAYER M6 = 40128 um.
Total wire length on LAYER M7 = 8566 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 548551.
Up-via summary (total 548551):.

-----------------
 Active         0
     M1    188170
     M2    198723
     M3     96608
     M4     41817
     M5     20663
     M6      2570
     M7         0
     M8         0
     M9         0
-----------------
           548551


[INFO DRT-0198] Complete detail routing.
Total wire length = 274867 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19025 um.
Total wire length on LAYER M3 = 76507 um.
Total wire length on LAYER M4 = 65851 um.
Total wire length on LAYER M5 = 64788 um.
Total wire length on LAYER M6 = 40128 um.
Total wire length on LAYER M7 = 8566 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 548551.
Up-via summary (total 548551):.

-----------------
 Active         0
     M1    188170
     M2    198723
     M3     96608
     M4     41817
     M5     20663
     M6      2570
     M7         0
     M8         0
     M9         0
-----------------
           548551


[INFO DRT-0267] cpu time = 03:27:38, elapsed time = 00:19:36, memory = 24741.11 (MB), peak = 30020.96 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 21:00.32[h:]min:sec. CPU time: user 12650.63 sys 668.29 (1056%). Peak memory: 30741464KB.
