

================================================================
== Vivado HLS Report for 'exp_40_24_s'
================================================================
* Date:           Fri Dec  6 17:25:11 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.625 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 70.000 ns | 70.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.40>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_V_read = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %x_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:269]   --->   Operation 9 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln727 = zext i40 %x_V_read to i47" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:269]   --->   Operation 10 'zext' 'zext_ln727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_27 = call i5 @_ssdm_op_PartSelect.i5.i40.i32.i32(i40 %x_V_read, i32 16, i32 20)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:272]   --->   Operation 11 'partselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i40 %x_V_read to i16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:274]   --->   Operation 12 'trunc' 'trunc_ln612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_28 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %trunc_ln612, i7 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:274]   --->   Operation 13 'bitconcatenate' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %x_V_read, i32 39)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 20)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 15 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%xor_ln278 = xor i1 %tmp, %p_Result_s" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 16 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 21)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 17 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%xor_ln278_1 = xor i1 %tmp, %p_Result_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 18 'xor' 'xor_ln278_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 22)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 19 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%xor_ln278_2 = xor i1 %tmp, %p_Result_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 20 'xor' 'xor_ln278_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 23)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 21 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%xor_ln278_3 = xor i1 %tmp, %p_Result_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 22 'xor' 'xor_ln278_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 24)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 23 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%xor_ln278_4 = xor i1 %tmp, %p_Result_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 24 'xor' 'xor_ln278_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 25)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 25 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%xor_ln278_5 = xor i1 %tmp, %p_Result_5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 26 'xor' 'xor_ln278_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 26)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 27 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%xor_ln278_6 = xor i1 %tmp, %p_Result_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 28 'xor' 'xor_ln278_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 27)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 29 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%xor_ln278_7 = xor i1 %tmp, %p_Result_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 30 'xor' 'xor_ln278_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 28)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 31 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%xor_ln278_8 = xor i1 %tmp, %p_Result_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 32 'xor' 'xor_ln278_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 29)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 33 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%xor_ln278_9 = xor i1 %tmp, %p_Result_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 34 'xor' 'xor_ln278_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%p_Result_s_99 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 30)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 35 'bitselect' 'p_Result_s_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%xor_ln278_10 = xor i1 %tmp, %p_Result_s_99" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 36 'xor' 'xor_ln278_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 31)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 37 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%xor_ln278_11 = xor i1 %tmp, %p_Result_10" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 38 'xor' 'xor_ln278_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 32)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 39 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%xor_ln278_12 = xor i1 %tmp, %p_Result_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 40 'xor' 'xor_ln278_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 33)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 41 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%xor_ln278_13 = xor i1 %tmp, %p_Result_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 42 'xor' 'xor_ln278_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 34)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 43 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%xor_ln278_14 = xor i1 %tmp, %p_Result_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 44 'xor' 'xor_ln278_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 35)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 45 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%xor_ln278_15 = xor i1 %tmp, %p_Result_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 46 'xor' 'xor_ln278_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 36)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 47 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%xor_ln278_16 = xor i1 %tmp, %p_Result_15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 48 'xor' 'xor_ln278_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 37)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 49 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%xor_ln278_17 = xor i1 %tmp, %p_Result_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 50 'xor' 'xor_ln278_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 38)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 51 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%xor_ln278_18 = xor i1 %tmp, %p_Result_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 52 'xor' 'xor_ln278_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_18 = call i7 @_ssdm_op_PartSelect.i7.i40.i32.i32(i40 %x_V_read, i32 13, i32 19)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:289]   --->   Operation 53 'partselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %x_V_read, i32 5, i32 12)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:291]   --->   Operation 54 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i40 %x_V_read to i5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:293]   --->   Operation 55 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %tmp_V_1 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:348]   --->   Operation 56 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_ad = getelementptr [32 x i32]* @f_x_msb_3_table_V, i64 0, i64 %zext_ln544" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:348]   --->   Operation 57 'getelementptr' 'f_x_msb_3_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%f_x_msb_3_V = load i32* %f_x_msb_3_table_V_ad, align 4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:348]   --->   Operation 58 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i8 %tmp_V to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:368]   --->   Operation 59 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_ad = getelementptr [256 x i46]* @f_x_msb_2_table_V, i64 0, i64 %zext_ln544_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:368]   --->   Operation 60 'getelementptr' 'f_x_msb_2_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (3.25ns)   --->   "%f_x_msb_2_V = load i46* %f_x_msb_2_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:368]   --->   Operation 61 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 62 [1/1] (1.36ns)   --->   "%icmp_ln281 = icmp eq i5 %p_Result_27, 15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 62 'icmp' 'icmp_ln281' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (2.44ns)   --->   "%icmp_ln281_1 = icmp ugt i23 %p_Result_28, -483309" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 63 'icmp' 'icmp_ln281_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%and_ln281 = and i1 %icmp_ln281_1, %icmp_ln281" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 64 'and' 'and_ln281' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%or_ln281 = or i1 %xor_ln278, %xor_ln278_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 65 'or' 'or_ln281' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%or_ln281_1 = or i1 %xor_ln278_3, %xor_ln278_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 66 'or' 'or_ln281_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_2 = or i1 %or_ln281_1, %xor_ln278_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 67 'or' 'or_ln281_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_3 = or i1 %or_ln281_2, %or_ln281" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 68 'or' 'or_ln281_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%or_ln281_4 = or i1 %xor_ln278_5, %xor_ln278_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 69 'or' 'or_ln281_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%or_ln281_5 = or i1 %xor_ln278_8, %xor_ln278_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 70 'or' 'or_ln281_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_6 = or i1 %or_ln281_5, %xor_ln278_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 71 'or' 'or_ln281_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%or_ln281_7 = or i1 %or_ln281_6, %or_ln281_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 72 'or' 'or_ln281_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_8 = or i1 %or_ln281_7, %or_ln281_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 73 'or' 'or_ln281_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%or_ln281_9 = or i1 %xor_ln278_10, %xor_ln278_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 74 'or' 'or_ln281_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%or_ln281_10 = or i1 %xor_ln278_13, %xor_ln278_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 75 'or' 'or_ln281_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_11 = or i1 %or_ln281_10, %xor_ln278_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 76 'or' 'or_ln281_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_12 = or i1 %or_ln281_11, %or_ln281_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 77 'or' 'or_ln281_12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%or_ln281_13 = or i1 %xor_ln278_15, %xor_ln278_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 78 'or' 'or_ln281_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%or_ln281_14 = or i1 %xor_ln278_18, %and_ln281" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 79 'or' 'or_ln281_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_15 = or i1 %or_ln281_14, %xor_ln278_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 80 'or' 'or_ln281_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%or_ln281_16 = or i1 %or_ln281_15, %or_ln281_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 81 'or' 'or_ln281_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_17 = or i1 %or_ln281_16, %or_ln281_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 82 'or' 'or_ln281_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%f_x_msb_3_V = load i32* %f_x_msb_3_table_V_ad, align 4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:348]   --->   Operation 83 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_2 : Operation 84 [1/2] (3.25ns)   --->   "%f_x_msb_2_V = load i46* %f_x_msb_2_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:368]   --->   Operation 84 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_30 = call i5 @_ssdm_op_PartSelect.i5.i46.i32.i32(i46 %f_x_msb_2_V, i32 41, i32 45)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:370]   --->   Operation 85 'partselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%lhs_V = zext i5 %p_Result_30 to i9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:371]   --->   Operation 86 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %tmp_V to i9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:371]   --->   Operation 87 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.91ns)   --->   "%ret_V = add i9 %rhs_V, %lhs_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:371]   --->   Operation 88 'add' 'ret_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln612_2 = trunc i46 %f_x_msb_2_V to i41" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:374]   --->   Operation 89 'trunc' 'trunc_ln612_2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.62>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i47 @_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3(i5 %tmp_V_1, i7 0, i32 %f_x_msb_3_V, i3 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:355]   --->   Operation 90 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_31 = call i50 @_ssdm_op_BitConcatenate.i50.i9.i41(i9 %ret_V, i41 %trunc_ln612_2)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:374]   --->   Operation 91 'bitconcatenate' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i50 %p_Result_31 to i97" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:376]   --->   Operation 92 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i47 %rhs_V_3 to i97" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:376]   --->   Operation 93 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (8.62ns)   --->   "%r_V_4 = mul i97 %zext_ln1116, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:376]   --->   Operation 94 'mul' 'r_V_4' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.62>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_29 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp, i7 %p_Result_18)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:289]   --->   Operation 95 'bitconcatenate' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/2] (8.62ns)   --->   "%r_V_4 = mul i97 %zext_ln1116, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:376]   --->   Operation 96 'mul' 'r_V_4' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = call i45 @_ssdm_op_PartSelect.i45.i97.i32.i32(i97 %r_V_4, i32 52, i32 96)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:377]   --->   Operation 97 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i8 %p_Result_29 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:446]   --->   Operation 98 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_s = getelementptr [256 x i50]* @exp_x_msb_1_table_V, i64 0, i64 %zext_ln544_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:446]   --->   Operation 99 'getelementptr' 'exp_x_msb_1_table_V_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [2/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i50* %exp_x_msb_1_table_V_s, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:446]   --->   Operation 100 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 5.13>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i45 %tmp_s to i57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 101 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i56 @_ssdm_op_BitConcatenate.i56.i9.i41.i6(i9 %ret_V, i41 %trunc_ln612_2, i6 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 102 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i56 %rhs_V_1 to i57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 103 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_4 = add i57 %zext_ln728, %lhs_V_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 104 'add' 'ret_V_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i47 %rhs_V_3 to i57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 105 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (5.13ns) (root node of TernaryAdder)   --->   "%ret_V_5 = add i57 %ret_V_4, %zext_ln703" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 106 'add' 'ret_V_5' <Predicate = true> <Delay = 5.13> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%exp_x_msb_2_3_4_lsb_s = call i50 @_ssdm_op_PartSelect.i50.i57.i32.i32(i57 %ret_V_5, i32 6, i32 55)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 107 'partselect' 'exp_x_msb_2_3_4_lsb_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i50* %exp_x_msb_1_table_V_s, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:446]   --->   Operation 108 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 8.62>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%r_V = zext i50 %exp_x_msb_1_V to i100" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:447]   --->   Operation 109 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i50 %exp_x_msb_2_3_4_lsb_s to i100" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:447]   --->   Operation 110 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (8.62ns)   --->   "%r_V_5 = mul i100 %zext_ln1118_1, %r_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:447]   --->   Operation 111 'mul' 'r_V_5' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.62>
ST_7 : Operation 112 [1/2] (8.62ns)   --->   "%r_V_5 = mul i100 %zext_ln1118_1, %r_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:447]   --->   Operation 112 'mul' 'r_V_5' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%y_lo_s_V = call i48 @_ssdm_op_PartSelect.i48.i100.i32.i32(i100 %r_V_5, i32 52, i32 99)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:448]   --->   Operation 113 'partselect' 'y_lo_s_V' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.72>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41]   --->   Operation 114 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i48 %y_lo_s_V to i50" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:449]   --->   Operation 115 'zext' 'zext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (3.15ns)   --->   "%y_l_V = add i50 %exp_x_msb_1_V, %zext_ln703_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:449]   --->   Operation 116 'add' 'y_l_V' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%or_ln281_18 = or i1 %or_ln281_17, %or_ln281_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 117 'or' 'or_ln281_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%and_ln = call i40 @_ssdm_op_BitConcatenate.i40.i1.i38.i1(i1 %tmp, i38 0, i1 %tmp)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:282]   --->   Operation 118 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (2.87ns)   --->   "%add_ln282 = add i40 549755813887, %and_ln" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:282]   --->   Operation 119 'add' 'add_ln282' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_58 = call i39 @_ssdm_op_PartSelect.i39.i50.i32.i32(i50 %y_l_V, i32 11, i32 49)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:468]   --->   Operation 120 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%zext_ln708 = zext i39 %tmp_58 to i40" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:468]   --->   Operation 121 'zext' 'zext_ln708' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (1.56ns) (out node of the LUT)   --->   "%r_V_3 = select i1 %or_ln281_18, i40 %add_ln282, i40 %zext_ln708" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 122 'select' 'r_V_3' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "ret i40 %r_V_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867]   --->   Operation 123 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read              (read          ) [ 000000000]
zext_ln727            (zext          ) [ 000000000]
p_Result_27           (partselect    ) [ 000000000]
trunc_ln612           (trunc         ) [ 000000000]
p_Result_28           (bitconcatenate) [ 000000000]
tmp                   (bitselect     ) [ 011111111]
p_Result_s            (bitselect     ) [ 000000000]
xor_ln278             (xor           ) [ 000000000]
p_Result_1            (bitselect     ) [ 000000000]
xor_ln278_1           (xor           ) [ 000000000]
p_Result_2            (bitselect     ) [ 000000000]
xor_ln278_2           (xor           ) [ 000000000]
p_Result_3            (bitselect     ) [ 000000000]
xor_ln278_3           (xor           ) [ 000000000]
p_Result_4            (bitselect     ) [ 000000000]
xor_ln278_4           (xor           ) [ 000000000]
p_Result_5            (bitselect     ) [ 000000000]
xor_ln278_5           (xor           ) [ 000000000]
p_Result_6            (bitselect     ) [ 000000000]
xor_ln278_6           (xor           ) [ 000000000]
p_Result_7            (bitselect     ) [ 000000000]
xor_ln278_7           (xor           ) [ 000000000]
p_Result_8            (bitselect     ) [ 000000000]
xor_ln278_8           (xor           ) [ 000000000]
p_Result_9            (bitselect     ) [ 000000000]
xor_ln278_9           (xor           ) [ 000000000]
p_Result_s_99         (bitselect     ) [ 000000000]
xor_ln278_10          (xor           ) [ 000000000]
p_Result_10           (bitselect     ) [ 000000000]
xor_ln278_11          (xor           ) [ 000000000]
p_Result_11           (bitselect     ) [ 000000000]
xor_ln278_12          (xor           ) [ 000000000]
p_Result_12           (bitselect     ) [ 000000000]
xor_ln278_13          (xor           ) [ 000000000]
p_Result_13           (bitselect     ) [ 000000000]
xor_ln278_14          (xor           ) [ 000000000]
p_Result_14           (bitselect     ) [ 000000000]
xor_ln278_15          (xor           ) [ 000000000]
p_Result_15           (bitselect     ) [ 000000000]
xor_ln278_16          (xor           ) [ 000000000]
p_Result_16           (bitselect     ) [ 000000000]
xor_ln278_17          (xor           ) [ 000000000]
p_Result_17           (bitselect     ) [ 000000000]
xor_ln278_18          (xor           ) [ 000000000]
p_Result_18           (partselect    ) [ 011110000]
tmp_V                 (partselect    ) [ 011000000]
tmp_V_1               (trunc         ) [ 011100000]
zext_ln544            (zext          ) [ 000000000]
f_x_msb_3_table_V_ad  (getelementptr ) [ 011000000]
zext_ln544_1          (zext          ) [ 000000000]
f_x_msb_2_table_V_ad  (getelementptr ) [ 011000000]
icmp_ln281            (icmp          ) [ 000000000]
icmp_ln281_1          (icmp          ) [ 000000000]
and_ln281             (and           ) [ 000000000]
or_ln281              (or            ) [ 000000000]
or_ln281_1            (or            ) [ 000000000]
or_ln281_2            (or            ) [ 000000000]
or_ln281_3            (or            ) [ 000000000]
or_ln281_4            (or            ) [ 000000000]
or_ln281_5            (or            ) [ 000000000]
or_ln281_6            (or            ) [ 000000000]
or_ln281_7            (or            ) [ 000000000]
or_ln281_8            (or            ) [ 011111111]
or_ln281_9            (or            ) [ 000000000]
or_ln281_10           (or            ) [ 000000000]
or_ln281_11           (or            ) [ 000000000]
or_ln281_12           (or            ) [ 000000000]
or_ln281_13           (or            ) [ 000000000]
or_ln281_14           (or            ) [ 000000000]
or_ln281_15           (or            ) [ 000000000]
or_ln281_16           (or            ) [ 000000000]
or_ln281_17           (or            ) [ 011111111]
f_x_msb_3_V           (load          ) [ 010100000]
f_x_msb_2_V           (load          ) [ 000000000]
p_Result_30           (partselect    ) [ 000000000]
lhs_V                 (zext          ) [ 000000000]
rhs_V                 (zext          ) [ 000000000]
ret_V                 (add           ) [ 010111000]
trunc_ln612_2         (trunc         ) [ 010111000]
rhs_V_3               (bitconcatenate) [ 010011000]
p_Result_31           (bitconcatenate) [ 000000000]
zext_ln1116           (zext          ) [ 010010000]
zext_ln1118           (zext          ) [ 010010000]
p_Result_29           (bitconcatenate) [ 000000000]
r_V_4                 (mul           ) [ 000000000]
tmp_s                 (partselect    ) [ 010001000]
zext_ln544_2          (zext          ) [ 000000000]
exp_x_msb_1_table_V_s (getelementptr ) [ 010001000]
lhs_V_1               (zext          ) [ 000000000]
rhs_V_1               (bitconcatenate) [ 000000000]
zext_ln728            (zext          ) [ 000000000]
ret_V_4               (add           ) [ 000000000]
zext_ln703            (zext          ) [ 000000000]
ret_V_5               (add           ) [ 000000000]
exp_x_msb_2_3_4_lsb_s (partselect    ) [ 010000100]
exp_x_msb_1_V         (load          ) [ 010000111]
r_V                   (zext          ) [ 010000010]
zext_ln1118_1         (zext          ) [ 010000010]
r_V_5                 (mul           ) [ 000000000]
y_lo_s_V              (partselect    ) [ 010000001]
specpipeline_ln41     (specpipeline  ) [ 000000000]
zext_ln703_4          (zext          ) [ 000000000]
y_l_V                 (add           ) [ 000000000]
or_ln281_18           (or            ) [ 000000000]
and_ln                (bitconcatenate) [ 000000000]
add_ln282             (add           ) [ 000000000]
tmp_58                (partselect    ) [ 000000000]
zext_ln708            (zext          ) [ 000000000]
r_V_3                 (select        ) [ 000000000]
ret_ln867             (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i40"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i16.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i47.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i9.i41"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i97.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i9.i41.i6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i1.i38.i1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="x_V_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="40" slack="0"/>
<pin id="138" dir="0" index="1" bw="40" slack="0"/>
<pin id="139" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="f_x_msb_3_table_V_ad_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_3_table_V_ad/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_3_V/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="f_x_msb_2_table_V_ad_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="46" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_2_table_V_ad/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="46" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_2_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="exp_x_msb_1_table_V_s_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="50" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_s/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="50" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln727_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="40" slack="0"/>
<pin id="183" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln727/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_Result_27_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="40" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="0" index="3" bw="6" slack="0"/>
<pin id="190" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_27/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln612_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="40" slack="0"/>
<pin id="197" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_Result_28_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="23" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_28/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="40" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_Result_s_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="40" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="xor_ln278_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_Result_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="40" slack="0"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="xor_ln278_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Result_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="40" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xor_ln278_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_2/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_Result_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="40" slack="0"/>
<pin id="260" dir="0" index="2" bw="6" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="xor_ln278_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_3/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_Result_4_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="40" slack="0"/>
<pin id="274" dir="0" index="2" bw="6" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="xor_ln278_4_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_4/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_Result_5_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="40" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="xor_ln278_5_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_5/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_Result_6_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="40" slack="0"/>
<pin id="302" dir="0" index="2" bw="6" slack="0"/>
<pin id="303" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="xor_ln278_6_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_6/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_Result_7_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="40" slack="0"/>
<pin id="316" dir="0" index="2" bw="6" slack="0"/>
<pin id="317" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="xor_ln278_7_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_7/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Result_8_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="40" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="xor_ln278_8_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_8/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_Result_9_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="40" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="xor_ln278_9_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_9/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_Result_s_99_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="40" slack="0"/>
<pin id="358" dir="0" index="2" bw="6" slack="0"/>
<pin id="359" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s_99/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="xor_ln278_10_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_10/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_Result_10_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="40" slack="0"/>
<pin id="372" dir="0" index="2" bw="6" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="xor_ln278_11_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_11/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_Result_11_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="40" slack="0"/>
<pin id="386" dir="0" index="2" bw="7" slack="0"/>
<pin id="387" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="xor_ln278_12_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_12/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_Result_12_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="40" slack="0"/>
<pin id="400" dir="0" index="2" bw="7" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="xor_ln278_13_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_13/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_Result_13_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="40" slack="0"/>
<pin id="414" dir="0" index="2" bw="7" slack="0"/>
<pin id="415" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="xor_ln278_14_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_14/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_Result_14_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="40" slack="0"/>
<pin id="428" dir="0" index="2" bw="7" slack="0"/>
<pin id="429" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="xor_ln278_15_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_15/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_Result_15_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="40" slack="0"/>
<pin id="442" dir="0" index="2" bw="7" slack="0"/>
<pin id="443" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="xor_ln278_16_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_16/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_Result_16_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="40" slack="0"/>
<pin id="456" dir="0" index="2" bw="7" slack="0"/>
<pin id="457" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="xor_ln278_17_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_17/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_Result_17_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="40" slack="0"/>
<pin id="470" dir="0" index="2" bw="7" slack="0"/>
<pin id="471" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="xor_ln278_18_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_18/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_Result_18_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="0" index="1" bw="40" slack="0"/>
<pin id="484" dir="0" index="2" bw="5" slack="0"/>
<pin id="485" dir="0" index="3" bw="6" slack="0"/>
<pin id="486" dir="1" index="4" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_V_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="40" slack="0"/>
<pin id="494" dir="0" index="2" bw="4" slack="0"/>
<pin id="495" dir="0" index="3" bw="5" slack="0"/>
<pin id="496" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_V_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="40" slack="0"/>
<pin id="503" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln544_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln544_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln281_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="0" index="1" bw="5" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln281/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln281_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="23" slack="0"/>
<pin id="523" dir="0" index="1" bw="23" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln281_1/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="and_ln281_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln281/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="or_ln281_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="or_ln281_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_1/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="or_ln281_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_2/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="or_ln281_3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_3/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="or_ln281_4_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_4/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="or_ln281_5_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_5/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln281_6_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_6/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="or_ln281_7_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_7/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="or_ln281_8_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_8/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="or_ln281_9_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_9/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="or_ln281_10_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_10/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="or_ln281_11_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_11/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="or_ln281_12_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_12/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="or_ln281_13_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_13/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="or_ln281_14_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_14/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="or_ln281_15_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_15/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="or_ln281_16_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_16/1 "/>
</bind>
</comp>

<comp id="635" class="1004" name="or_ln281_17_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_17/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="p_Result_30_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="5" slack="0"/>
<pin id="643" dir="0" index="1" bw="46" slack="0"/>
<pin id="644" dir="0" index="2" bw="7" slack="0"/>
<pin id="645" dir="0" index="3" bw="7" slack="0"/>
<pin id="646" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_30/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="lhs_V_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="5" slack="0"/>
<pin id="653" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="rhs_V_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="1"/>
<pin id="657" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="ret_V_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="5" slack="0"/>
<pin id="661" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="trunc_ln612_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="46" slack="0"/>
<pin id="666" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612_2/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="rhs_V_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="47" slack="0"/>
<pin id="670" dir="0" index="1" bw="5" slack="2"/>
<pin id="671" dir="0" index="2" bw="1" slack="0"/>
<pin id="672" dir="0" index="3" bw="32" slack="1"/>
<pin id="673" dir="0" index="4" bw="1" slack="0"/>
<pin id="674" dir="1" index="5" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="p_Result_31_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="50" slack="0"/>
<pin id="680" dir="0" index="1" bw="9" slack="1"/>
<pin id="681" dir="0" index="2" bw="41" slack="1"/>
<pin id="682" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_31/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln1116_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="50" slack="0"/>
<pin id="686" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln1118_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="47" slack="0"/>
<pin id="690" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="grp_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="50" slack="0"/>
<pin id="694" dir="0" index="1" bw="47" slack="0"/>
<pin id="695" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="p_Result_29_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="3"/>
<pin id="701" dir="0" index="2" bw="7" slack="3"/>
<pin id="702" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_29/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_s_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="45" slack="0"/>
<pin id="706" dir="0" index="1" bw="97" slack="0"/>
<pin id="707" dir="0" index="2" bw="7" slack="0"/>
<pin id="708" dir="0" index="3" bw="8" slack="0"/>
<pin id="709" dir="1" index="4" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln544_2_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="lhs_V_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="45" slack="1"/>
<pin id="721" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="rhs_V_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="56" slack="0"/>
<pin id="724" dir="0" index="1" bw="9" slack="3"/>
<pin id="725" dir="0" index="2" bw="41" slack="3"/>
<pin id="726" dir="0" index="3" bw="1" slack="0"/>
<pin id="727" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln728_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="56" slack="0"/>
<pin id="732" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="ret_V_4_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="56" slack="0"/>
<pin id="736" dir="0" index="1" bw="45" slack="0"/>
<pin id="737" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/5 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln703_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="47" slack="2"/>
<pin id="742" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="ret_V_5_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="57" slack="0"/>
<pin id="745" dir="0" index="1" bw="47" slack="0"/>
<pin id="746" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="exp_x_msb_2_3_4_lsb_s_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="50" slack="0"/>
<pin id="751" dir="0" index="1" bw="57" slack="0"/>
<pin id="752" dir="0" index="2" bw="4" slack="0"/>
<pin id="753" dir="0" index="3" bw="7" slack="0"/>
<pin id="754" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_x_msb_2_3_4_lsb_s/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="r_V_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="50" slack="1"/>
<pin id="761" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln1118_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="50" slack="1"/>
<pin id="764" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/6 "/>
</bind>
</comp>

<comp id="765" class="1004" name="grp_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="50" slack="0"/>
<pin id="767" dir="0" index="1" bw="50" slack="0"/>
<pin id="768" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="y_lo_s_V_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="48" slack="0"/>
<pin id="773" dir="0" index="1" bw="100" slack="0"/>
<pin id="774" dir="0" index="2" bw="7" slack="0"/>
<pin id="775" dir="0" index="3" bw="8" slack="0"/>
<pin id="776" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s_V/7 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln703_4_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="48" slack="1"/>
<pin id="783" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_4/8 "/>
</bind>
</comp>

<comp id="784" class="1004" name="y_l_V_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="50" slack="3"/>
<pin id="786" dir="0" index="1" bw="48" slack="0"/>
<pin id="787" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/8 "/>
</bind>
</comp>

<comp id="789" class="1004" name="or_ln281_18_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="7"/>
<pin id="791" dir="0" index="1" bw="1" slack="7"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_18/8 "/>
</bind>
</comp>

<comp id="793" class="1004" name="and_ln_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="40" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="7"/>
<pin id="796" dir="0" index="2" bw="1" slack="0"/>
<pin id="797" dir="0" index="3" bw="1" slack="7"/>
<pin id="798" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/8 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln282_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="40" slack="0"/>
<pin id="803" dir="0" index="1" bw="40" slack="0"/>
<pin id="804" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln282/8 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_58_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="39" slack="0"/>
<pin id="809" dir="0" index="1" bw="50" slack="0"/>
<pin id="810" dir="0" index="2" bw="5" slack="0"/>
<pin id="811" dir="0" index="3" bw="7" slack="0"/>
<pin id="812" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln708_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="39" slack="0"/>
<pin id="819" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708/8 "/>
</bind>
</comp>

<comp id="821" class="1004" name="r_V_3_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="40" slack="0"/>
<pin id="824" dir="0" index="2" bw="39" slack="0"/>
<pin id="825" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_3/8 "/>
</bind>
</comp>

<comp id="829" class="1005" name="tmp_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="3"/>
<pin id="831" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="836" class="1005" name="p_Result_18_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="7" slack="3"/>
<pin id="838" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="841" class="1005" name="tmp_V_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="1"/>
<pin id="843" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_V_1_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="5" slack="2"/>
<pin id="848" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="851" class="1005" name="f_x_msb_3_table_V_ad_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="5" slack="1"/>
<pin id="853" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_table_V_ad "/>
</bind>
</comp>

<comp id="856" class="1005" name="f_x_msb_2_table_V_ad_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="1"/>
<pin id="858" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_2_table_V_ad "/>
</bind>
</comp>

<comp id="861" class="1005" name="or_ln281_8_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="7"/>
<pin id="863" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="or_ln281_8 "/>
</bind>
</comp>

<comp id="866" class="1005" name="or_ln281_17_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="7"/>
<pin id="868" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="or_ln281_17 "/>
</bind>
</comp>

<comp id="871" class="1005" name="f_x_msb_3_V_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_V "/>
</bind>
</comp>

<comp id="876" class="1005" name="ret_V_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="9" slack="1"/>
<pin id="878" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="882" class="1005" name="trunc_ln612_2_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="41" slack="1"/>
<pin id="884" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln612_2 "/>
</bind>
</comp>

<comp id="888" class="1005" name="rhs_V_3_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="47" slack="2"/>
<pin id="890" dir="1" index="1" bw="47" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V_3 "/>
</bind>
</comp>

<comp id="893" class="1005" name="zext_ln1116_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="97" slack="1"/>
<pin id="895" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116 "/>
</bind>
</comp>

<comp id="898" class="1005" name="zext_ln1118_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="97" slack="1"/>
<pin id="900" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="903" class="1005" name="tmp_s_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="45" slack="1"/>
<pin id="905" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="908" class="1005" name="exp_x_msb_1_table_V_s_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="1"/>
<pin id="910" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_s "/>
</bind>
</comp>

<comp id="913" class="1005" name="exp_x_msb_2_3_4_lsb_s_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="50" slack="1"/>
<pin id="915" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_3_4_lsb_s "/>
</bind>
</comp>

<comp id="918" class="1005" name="exp_x_msb_1_V_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="50" slack="1"/>
<pin id="920" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_V "/>
</bind>
</comp>

<comp id="924" class="1005" name="r_V_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="100" slack="1"/>
<pin id="926" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="929" class="1005" name="zext_ln1118_1_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="100" slack="1"/>
<pin id="931" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_1 "/>
</bind>
</comp>

<comp id="934" class="1005" name="y_lo_s_V_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="48" slack="1"/>
<pin id="936" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="y_lo_s_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="140"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="74" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="74" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="74" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="136" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="136" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="198"><net_src comp="136" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="136" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="181" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="207" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="215" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="181" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="207" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="229" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="181" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="28" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="207" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="243" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="181" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="207" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="257" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="181" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="32" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="207" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="271" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="181" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="34" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="207" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="285" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="24" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="181" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="207" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="299" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="181" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="207" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="313" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="24" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="181" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="207" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="327" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="24" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="181" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="207" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="341" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="24" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="181" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="367"><net_src comp="207" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="355" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="24" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="181" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="207" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="369" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="24" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="181" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="207" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="383" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="24" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="181" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="50" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="207" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="397" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="24" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="181" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="52" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="207" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="411" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="24" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="181" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="54" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="207" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="425" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="24" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="181" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="56" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="207" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="439" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="24" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="181" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="58" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="207" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="453" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="24" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="181" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="60" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="207" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="467" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="487"><net_src comp="62" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="136" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="64" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="66" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="497"><net_src comp="68" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="136" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="70" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="72" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="504"><net_src comp="136" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="501" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="513"><net_src comp="491" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="519"><net_src comp="185" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="76" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="199" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="78" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="521" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="515" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="223" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="237" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="265" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="279" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="251" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="533" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="293" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="307" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="335" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="349" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="321" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="557" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="551" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="363" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="377" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="405" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="419" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="391" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="587" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="433" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="447" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="475" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="527" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="461" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="611" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="605" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="647"><net_src comp="80" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="162" pin="3"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="82" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="84" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="654"><net_src comp="641" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="662"><net_src comp="655" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="651" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="162" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="675"><net_src comp="86" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="18" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="677"><net_src comp="88" pin="0"/><net_sink comp="668" pin=4"/></net>

<net id="683"><net_src comp="90" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="687"><net_src comp="678" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="668" pin="5"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="684" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="688" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="92" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="710"><net_src comp="94" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="692" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="96" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="98" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="717"><net_src comp="698" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="728"><net_src comp="100" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="102" pin="0"/><net_sink comp="722" pin=3"/></net>

<net id="733"><net_src comp="722" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="730" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="719" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="747"><net_src comp="734" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="740" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="755"><net_src comp="104" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="743" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="757"><net_src comp="106" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="758"><net_src comp="108" pin="0"/><net_sink comp="749" pin=3"/></net>

<net id="769"><net_src comp="762" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="759" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="777"><net_src comp="110" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="765" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="96" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="780"><net_src comp="112" pin="0"/><net_sink comp="771" pin=3"/></net>

<net id="788"><net_src comp="781" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="799"><net_src comp="124" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="126" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="805"><net_src comp="128" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="793" pin="4"/><net_sink comp="801" pin=1"/></net>

<net id="813"><net_src comp="130" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="784" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="132" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="816"><net_src comp="134" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="820"><net_src comp="807" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="789" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="801" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="817" pin="1"/><net_sink comp="821" pin=2"/></net>

<net id="832"><net_src comp="207" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="835"><net_src comp="829" pin="1"/><net_sink comp="793" pin=3"/></net>

<net id="839"><net_src comp="481" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="844"><net_src comp="491" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="849"><net_src comp="501" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="854"><net_src comp="142" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="859"><net_src comp="155" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="864"><net_src comp="581" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="869"><net_src comp="635" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="874"><net_src comp="149" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="668" pin=3"/></net>

<net id="879"><net_src comp="658" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="885"><net_src comp="664" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="722" pin=2"/></net>

<net id="891"><net_src comp="668" pin="5"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="896"><net_src comp="684" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="901"><net_src comp="688" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="906"><net_src comp="704" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="911"><net_src comp="168" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="916"><net_src comp="749" pin="4"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="921"><net_src comp="175" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="927"><net_src comp="759" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="932"><net_src comp="762" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="937"><net_src comp="771" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="781" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: exp<40, 24> : x_V | {1 }
	Port: exp<40, 24> : f_x_msb_3_table_V | {1 2 }
	Port: exp<40, 24> : f_x_msb_2_table_V | {1 2 }
	Port: exp<40, 24> : exp_x_msb_1_table_V | {4 5 }
  - Chain level:
	State 1
		p_Result_28 : 1
		p_Result_s : 1
		xor_ln278 : 2
		p_Result_1 : 1
		xor_ln278_1 : 2
		p_Result_2 : 1
		xor_ln278_2 : 2
		p_Result_3 : 1
		xor_ln278_3 : 2
		p_Result_4 : 1
		xor_ln278_4 : 2
		p_Result_5 : 1
		xor_ln278_5 : 2
		p_Result_6 : 1
		xor_ln278_6 : 2
		p_Result_7 : 1
		xor_ln278_7 : 2
		p_Result_8 : 1
		xor_ln278_8 : 2
		p_Result_9 : 1
		xor_ln278_9 : 2
		p_Result_s_99 : 1
		xor_ln278_10 : 2
		p_Result_10 : 1
		xor_ln278_11 : 2
		p_Result_11 : 1
		xor_ln278_12 : 2
		p_Result_12 : 1
		xor_ln278_13 : 2
		p_Result_13 : 1
		xor_ln278_14 : 2
		p_Result_14 : 1
		xor_ln278_15 : 2
		p_Result_15 : 1
		xor_ln278_16 : 2
		p_Result_16 : 1
		xor_ln278_17 : 2
		p_Result_17 : 1
		xor_ln278_18 : 2
		zext_ln544 : 1
		f_x_msb_3_table_V_ad : 2
		f_x_msb_3_V : 3
		zext_ln544_1 : 1
		f_x_msb_2_table_V_ad : 2
		f_x_msb_2_V : 3
		icmp_ln281 : 1
		icmp_ln281_1 : 2
		and_ln281 : 3
		or_ln281 : 2
		or_ln281_1 : 2
		or_ln281_2 : 2
		or_ln281_3 : 2
		or_ln281_4 : 2
		or_ln281_5 : 2
		or_ln281_6 : 2
		or_ln281_7 : 2
		or_ln281_8 : 2
		or_ln281_9 : 2
		or_ln281_10 : 2
		or_ln281_11 : 2
		or_ln281_12 : 2
		or_ln281_13 : 2
		or_ln281_14 : 3
		or_ln281_15 : 3
		or_ln281_16 : 3
		or_ln281_17 : 3
	State 2
		p_Result_30 : 1
		lhs_V : 2
		ret_V : 3
		trunc_ln612_2 : 1
	State 3
		zext_ln1116 : 1
		zext_ln1118 : 1
		r_V_4 : 2
	State 4
		tmp_s : 1
		zext_ln544_2 : 1
		exp_x_msb_1_table_V_s : 2
		exp_x_msb_1_V : 3
	State 5
		zext_ln728 : 1
		ret_V_4 : 2
		ret_V_5 : 3
		exp_x_msb_2_3_4_lsb_s : 4
	State 6
		r_V_5 : 1
	State 7
		y_lo_s_V : 1
	State 8
		y_l_V : 1
		add_ln282 : 1
		tmp_58 : 2
		zext_ln708 : 3
		r_V_3 : 4
		ret_ln867 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_692          |    9    |   237   |    87   |
|          |          grp_fu_765          |    9    |   237   |    87   |
|----------|------------------------------|---------|---------|---------|
|          |         ret_V_fu_658         |    0    |    0    |    15   |
|          |        ret_V_4_fu_734        |    0    |    0    |    57   |
|    add   |        ret_V_5_fu_743        |    0    |    0    |    57   |
|          |         y_l_V_fu_784         |    0    |    0    |    57   |
|          |       add_ln282_fu_801       |    0    |    0    |    47   |
|----------|------------------------------|---------|---------|---------|
|  select  |         r_V_3_fu_821         |    0    |    0    |    40   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln278_fu_223       |    0    |    0    |    2    |
|          |      xor_ln278_1_fu_237      |    0    |    0    |    2    |
|          |      xor_ln278_2_fu_251      |    0    |    0    |    2    |
|          |      xor_ln278_3_fu_265      |    0    |    0    |    2    |
|          |      xor_ln278_4_fu_279      |    0    |    0    |    2    |
|          |      xor_ln278_5_fu_293      |    0    |    0    |    2    |
|          |      xor_ln278_6_fu_307      |    0    |    0    |    2    |
|          |      xor_ln278_7_fu_321      |    0    |    0    |    2    |
|          |      xor_ln278_8_fu_335      |    0    |    0    |    2    |
|    xor   |      xor_ln278_9_fu_349      |    0    |    0    |    2    |
|          |      xor_ln278_10_fu_363     |    0    |    0    |    2    |
|          |      xor_ln278_11_fu_377     |    0    |    0    |    2    |
|          |      xor_ln278_12_fu_391     |    0    |    0    |    2    |
|          |      xor_ln278_13_fu_405     |    0    |    0    |    2    |
|          |      xor_ln278_14_fu_419     |    0    |    0    |    2    |
|          |      xor_ln278_15_fu_433     |    0    |    0    |    2    |
|          |      xor_ln278_16_fu_447     |    0    |    0    |    2    |
|          |      xor_ln278_17_fu_461     |    0    |    0    |    2    |
|          |      xor_ln278_18_fu_475     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln281_fu_533       |    0    |    0    |    2    |
|          |       or_ln281_1_fu_539      |    0    |    0    |    2    |
|          |       or_ln281_2_fu_545      |    0    |    0    |    2    |
|          |       or_ln281_3_fu_551      |    0    |    0    |    2    |
|          |       or_ln281_4_fu_557      |    0    |    0    |    2    |
|          |       or_ln281_5_fu_563      |    0    |    0    |    2    |
|          |       or_ln281_6_fu_569      |    0    |    0    |    2    |
|          |       or_ln281_7_fu_575      |    0    |    0    |    2    |
|          |       or_ln281_8_fu_581      |    0    |    0    |    2    |
|    or    |       or_ln281_9_fu_587      |    0    |    0    |    2    |
|          |      or_ln281_10_fu_593      |    0    |    0    |    2    |
|          |      or_ln281_11_fu_599      |    0    |    0    |    2    |
|          |      or_ln281_12_fu_605      |    0    |    0    |    2    |
|          |      or_ln281_13_fu_611      |    0    |    0    |    2    |
|          |      or_ln281_14_fu_617      |    0    |    0    |    2    |
|          |      or_ln281_15_fu_623      |    0    |    0    |    2    |
|          |      or_ln281_16_fu_629      |    0    |    0    |    2    |
|          |      or_ln281_17_fu_635      |    0    |    0    |    2    |
|          |      or_ln281_18_fu_789      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln281_fu_515      |    0    |    0    |    11   |
|          |      icmp_ln281_1_fu_521     |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln281_fu_527       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   |     x_V_read_read_fu_136     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln727_fu_181      |    0    |    0    |    0    |
|          |       zext_ln544_fu_505      |    0    |    0    |    0    |
|          |      zext_ln544_1_fu_510     |    0    |    0    |    0    |
|          |         lhs_V_fu_651         |    0    |    0    |    0    |
|          |         rhs_V_fu_655         |    0    |    0    |    0    |
|          |      zext_ln1116_fu_684      |    0    |    0    |    0    |
|          |      zext_ln1118_fu_688      |    0    |    0    |    0    |
|   zext   |      zext_ln544_2_fu_714     |    0    |    0    |    0    |
|          |        lhs_V_1_fu_719        |    0    |    0    |    0    |
|          |       zext_ln728_fu_730      |    0    |    0    |    0    |
|          |       zext_ln703_fu_740      |    0    |    0    |    0    |
|          |          r_V_fu_759          |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_762     |    0    |    0    |    0    |
|          |      zext_ln703_4_fu_781     |    0    |    0    |    0    |
|          |       zext_ln708_fu_817      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_Result_27_fu_185      |    0    |    0    |    0    |
|          |      p_Result_18_fu_481      |    0    |    0    |    0    |
|          |         tmp_V_fu_491         |    0    |    0    |    0    |
|partselect|      p_Result_30_fu_641      |    0    |    0    |    0    |
|          |         tmp_s_fu_704         |    0    |    0    |    0    |
|          | exp_x_msb_2_3_4_lsb_s_fu_749 |    0    |    0    |    0    |
|          |        y_lo_s_V_fu_771       |    0    |    0    |    0    |
|          |         tmp_58_fu_807        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln612_fu_195      |    0    |    0    |    0    |
|   trunc  |        tmp_V_1_fu_501        |    0    |    0    |    0    |
|          |     trunc_ln612_2_fu_664     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_Result_28_fu_199      |    0    |    0    |    0    |
|          |        rhs_V_3_fu_668        |    0    |    0    |    0    |
|bitconcatenate|      p_Result_31_fu_678      |    0    |    0    |    0    |
|          |      p_Result_29_fu_698      |    0    |    0    |    0    |
|          |        rhs_V_1_fu_722        |    0    |    0    |    0    |
|          |         and_ln_fu_793        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_207          |    0    |    0    |    0    |
|          |       p_Result_s_fu_215      |    0    |    0    |    0    |
|          |       p_Result_1_fu_229      |    0    |    0    |    0    |
|          |       p_Result_2_fu_243      |    0    |    0    |    0    |
|          |       p_Result_3_fu_257      |    0    |    0    |    0    |
|          |       p_Result_4_fu_271      |    0    |    0    |    0    |
|          |       p_Result_5_fu_285      |    0    |    0    |    0    |
|          |       p_Result_6_fu_299      |    0    |    0    |    0    |
|          |       p_Result_7_fu_313      |    0    |    0    |    0    |
| bitselect|       p_Result_8_fu_327      |    0    |    0    |    0    |
|          |       p_Result_9_fu_341      |    0    |    0    |    0    |
|          |     p_Result_s_99_fu_355     |    0    |    0    |    0    |
|          |      p_Result_10_fu_369      |    0    |    0    |    0    |
|          |      p_Result_11_fu_383      |    0    |    0    |    0    |
|          |      p_Result_12_fu_397      |    0    |    0    |    0    |
|          |      p_Result_13_fu_411      |    0    |    0    |    0    |
|          |      p_Result_14_fu_425      |    0    |    0    |    0    |
|          |      p_Result_15_fu_439      |    0    |    0    |    0    |
|          |      p_Result_16_fu_453      |    0    |    0    |    0    |
|          |      p_Result_17_fu_467      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    18   |   474   |   554   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    exp_x_msb_1_V_reg_918    |   50   |
|exp_x_msb_1_table_V_s_reg_908|    8   |
|exp_x_msb_2_3_4_lsb_s_reg_913|   50   |
| f_x_msb_2_table_V_ad_reg_856|    8   |
|     f_x_msb_3_V_reg_871     |   32   |
| f_x_msb_3_table_V_ad_reg_851|    5   |
|     or_ln281_17_reg_866     |    1   |
|      or_ln281_8_reg_861     |    1   |
|     p_Result_18_reg_836     |    7   |
|         r_V_reg_924         |   100  |
|        ret_V_reg_876        |    9   |
|       rhs_V_3_reg_888       |   47   |
|       tmp_V_1_reg_846       |    5   |
|        tmp_V_reg_841        |    8   |
|         tmp_reg_829         |    1   |
|        tmp_s_reg_903        |   45   |
|    trunc_ln612_2_reg_882    |   41   |
|       y_lo_s_V_reg_934      |   48   |
|     zext_ln1116_reg_893     |   97   |
|    zext_ln1118_1_reg_929    |   100  |
|     zext_ln1118_reg_898     |   97   |
+-----------------------------+--------+
|            Total            |   760  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_149 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_162 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_175 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_692    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_692    |  p1  |   2  |  47  |   94   ||    9    |
|     grp_fu_765    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_765    |  p1  |   2  |  50  |   100  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   436  ||  12.383 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |   474  |   554  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   760  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   12   |  1234  |   617  |
+-----------+--------+--------+--------+--------+
