Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Wed Jul 04 17:51:21 2018
| Host         : Ykersatomi-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file PHS_CTRL_methodology_drc_routed.rpt -rpx PHS_CTRL_methodology_drc_routed.rpx
| Design       : PHS_CTRL
| Device       : xc7a100tftg256-3
| Speed File   : -3
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                          | 15         |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SCL_Cfpga relative to clock(s) VIRTUAL_clk_clk_gen_1 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SCL_Pfpga relative to clock(s) VIRTUAL_clk_clk_gen_1 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SDA_Cfpga relative to clock(s) VIRTUAL_clk_clk_gen_1 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SDA_Pfpga relative to clock(s) VIRTUAL_clk_clk_gen_1 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on TRIGGER_IN relative to clock(s) VIRTUAL_clk_clk_gen_1 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on switch[0] relative to clock(s) VIRTUAL_clk_clk_gen_1 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on switch[1] relative to clock(s) VIRTUAL_clk_clk_gen_1 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on switch[2] relative to clock(s) VIRTUAL_clk_clk_gen_1 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on switch[3] relative to clock(s) VIRTUAL_clk_clk_gen_1 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on switch[4] relative to clock(s) VIRTUAL_clk_clk_gen_1 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on switch[5] relative to clock(s) VIRTUAL_clk_clk_gen_1 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on switch[6] relative to clock(s) VIRTUAL_clk_clk_gen_1 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on switch[7] relative to clock(s) VIRTUAL_clk_clk_gen_1 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) VIRTUAL_clk_clk_gen_1 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) VIRTUAL_clk_clk_gen_1 
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 40.000 -name sys_freq -waveform {0.000 20.000} [get_ports CLK_IN] (Source: E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/constrs_1/new/PHS_CTRL.xdc (Line: 2))
Previous: create_clock -period 40.000 [get_ports CLK_IN] (Source: e:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.xdc (Line: 56))
Related violations: <none>


