/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [35:0] _00_;
  wire [3:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  reg [5:0] celloutsig_0_11z;
  wire [21:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [10:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [65:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [6:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_42z;
  wire [7:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [4:0] celloutsig_0_51z;
  wire [8:0] celloutsig_0_56z;
  wire [2:0] celloutsig_0_59z;
  wire [5:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_67z;
  wire [3:0] celloutsig_0_68z;
  reg [4:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [25:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_0z[15] & celloutsig_1_0z[5]);
  assign celloutsig_1_2z = ~(in_data[152] | celloutsig_1_1z);
  assign celloutsig_0_33z = ~((celloutsig_0_13z | celloutsig_0_8z) & celloutsig_0_28z[3]);
  assign celloutsig_0_9z = ~((celloutsig_0_7z[2] | celloutsig_0_7z[1]) & celloutsig_0_5z[5]);
  always_ff @(negedge clkin_data[64], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 36'h000000000;
    else _00_ <= { celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_43z = { celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_38z, celloutsig_0_23z, celloutsig_0_27z } & { celloutsig_0_6z[3:1], celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_29z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_56z = celloutsig_0_12z[20:12] & { celloutsig_0_8z, celloutsig_0_39z, celloutsig_0_18z, celloutsig_0_51z, celloutsig_0_36z };
  assign celloutsig_0_67z = { celloutsig_0_31z, celloutsig_0_59z, celloutsig_0_50z, celloutsig_0_39z, celloutsig_0_45z } & celloutsig_0_20z[11:3];
  assign celloutsig_0_45z = celloutsig_0_6z[3:0] === celloutsig_0_11z[4:1];
  assign celloutsig_0_46z = { celloutsig_0_17z[7:0], celloutsig_0_13z } === celloutsig_0_2z[37:29];
  assign celloutsig_1_3z = { celloutsig_1_0z[14:12], celloutsig_1_1z } === celloutsig_1_0z[5:2];
  assign celloutsig_0_3z = celloutsig_0_2z[19:17] > { in_data[49:48], celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_2z[44:26], celloutsig_0_17z } > { celloutsig_0_12z[20:10], celloutsig_0_10z, celloutsig_0_20z };
  assign celloutsig_0_30z = celloutsig_0_5z[4:2] > { celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_29z };
  assign celloutsig_0_36z = { celloutsig_0_29z, celloutsig_0_11z, celloutsig_0_9z } < { _00_[28:22], celloutsig_0_32z };
  assign celloutsig_0_39z = celloutsig_0_12z[16:9] < { celloutsig_0_16z[2:0], celloutsig_0_26z, celloutsig_0_8z };
  assign celloutsig_0_29z = celloutsig_0_16z[7:1] < { celloutsig_0_6z[4], celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[9:6] % { 1'h1, in_data[7:5] };
  assign celloutsig_0_37z = { celloutsig_0_28z[3:0], celloutsig_0_31z } % { 1'h1, celloutsig_0_28z[2:0], celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_33z };
  assign celloutsig_1_0z = in_data[158:133] % { 1'h1, in_data[147:123] };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z } % { 1'h1, in_data[189:188] };
  assign celloutsig_0_14z = { celloutsig_0_2z[10:3], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[20:19], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_13z, in_data[0] };
  assign celloutsig_0_2z = { in_data[81:24], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[92:28] };
  assign celloutsig_0_5z = celloutsig_0_2z[29:24] * { celloutsig_0_2z[39], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_5z } * { celloutsig_1_0z[7], celloutsig_1_7z };
  assign celloutsig_0_12z = in_data[94:73] * { celloutsig_0_0z[0], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_14z[8:4], celloutsig_0_11z } * in_data[69:59];
  assign celloutsig_0_28z = celloutsig_0_24z[5:0] * { celloutsig_0_14z[6:2], celloutsig_0_18z };
  assign celloutsig_0_34z = { celloutsig_0_11z[3:0], celloutsig_0_28z } !== { celloutsig_0_12z[8:5], celloutsig_0_11z };
  assign celloutsig_0_47z = { celloutsig_0_42z, celloutsig_0_39z, celloutsig_0_46z, celloutsig_0_6z, celloutsig_0_45z, celloutsig_0_35z } !== { celloutsig_0_16z[4:2], celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_23z };
  assign celloutsig_1_1z = in_data[186:143] !== { in_data[142:125], celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_0z[23:22], celloutsig_1_2z, celloutsig_1_2z } !== in_data[182:179];
  assign celloutsig_0_21z = { celloutsig_0_20z, celloutsig_0_13z } !== in_data[60:47];
  assign celloutsig_0_59z = celloutsig_0_7z[2:0] | { celloutsig_0_37z[5:4], celloutsig_0_47z };
  assign celloutsig_0_68z = { celloutsig_0_56z[1], celloutsig_0_35z } | celloutsig_0_56z[6:3];
  assign celloutsig_0_7z = celloutsig_0_6z[4:1] | { celloutsig_0_2z[42:40], celloutsig_0_1z };
  assign celloutsig_0_32z = | celloutsig_0_16z[7:1];
  assign celloutsig_0_4z = celloutsig_0_2z[65] & celloutsig_0_0z[3];
  assign celloutsig_0_1z = in_data[22] & in_data[20];
  assign celloutsig_0_13z = celloutsig_0_4z & celloutsig_0_2z[49];
  assign celloutsig_0_27z = celloutsig_0_14z[12] & celloutsig_0_0z[2];
  assign celloutsig_0_38z = ^ celloutsig_0_17z;
  assign celloutsig_0_50z = ^ celloutsig_0_43z[7:1];
  assign celloutsig_0_18z = ^ in_data[67:65];
  assign celloutsig_0_22z = ^ celloutsig_0_7z[2:0];
  assign celloutsig_0_35z = { celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_1z } >> { celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_34z };
  assign celloutsig_0_42z = celloutsig_0_12z[16:12] >> { celloutsig_0_2z[33:32], celloutsig_0_31z };
  assign celloutsig_1_19z = { celloutsig_1_9z[3:2], celloutsig_1_4z } >> in_data[135:133];
  assign celloutsig_0_17z = { celloutsig_0_11z[4:3], celloutsig_0_5z, celloutsig_0_13z } >> in_data[49:41];
  assign celloutsig_0_10z = { celloutsig_0_5z[0], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z } <<< celloutsig_0_7z;
  assign celloutsig_0_15z = celloutsig_0_12z[11:1] <<< in_data[92:82];
  assign celloutsig_0_51z = { celloutsig_0_7z[2:1], celloutsig_0_36z, celloutsig_0_23z, celloutsig_0_38z } >>> celloutsig_0_16z[4:0];
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z } >>> celloutsig_1_0z[9:7];
  assign celloutsig_0_16z = { celloutsig_0_15z[10:8], celloutsig_0_6z } >>> { celloutsig_0_6z[3:2], celloutsig_0_5z };
  assign celloutsig_0_31z = celloutsig_0_6z[2:0] ~^ celloutsig_0_17z[6:4];
  assign celloutsig_0_20z = { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_1z } ^ in_data[88:76];
  assign celloutsig_0_26z = celloutsig_0_24z[5:2] ^ { celloutsig_0_15z[9], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_0_8z = ~((celloutsig_0_0z[3] & celloutsig_0_0z[2]) | celloutsig_0_4z);
  always_latch
    if (clkin_data[0]) celloutsig_0_6z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_11z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_11z = celloutsig_0_2z[55:50];
  assign { out_data[128], out_data[98:96], out_data[40:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
