/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/ocmb/odyssey/procedures/hwp/io/ody_omi_hss_ppe_load.C $ */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2022,2023                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
///
/// @file ody_omi_hss_ppe_load.C
/// @brief Load IO PPE and Memory regs images onto Odyssey SRAM
///
/// *HWP HW Maintainer: Thi Tran <thi@us.ibm.com>
/// *HWP FW Maintainer:
/// *HWP Consumed by: SBE, Cronus
///

//------------------------------------------------------------------------------
// Includes
//------------------------------------------------------------------------------
#include <ody_omi_hss_ppe_load.H>
#include <fapi2_subroutine_executor.H>
#include <ody_scom_omi_ioo.H>
#include <ody_putsram.H>
#include <ody_fir_lib.H>
#include <ody_io_ppe_common.H>

// Scomt definitions
SCOMT_OMI_USE_PHY_PPE_WRAP0_XIXCR
SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_CNTL

using namespace scomt::omi;

// SRAM address offsets
const uint64_t SRAM_IO_PPE_IMAGE_OFFSET      = 0xFFFE000000000000ULL;
const uint64_t SRAM_MEM_REG_THREAD0_OFFSET   = 0xFFFF580000000000ULL;
const uint64_t SRAM_MEM_REG_THREAD1_OFFSET   = 0xFFFF5C0000000000ULL;
const uint64_t SRAM_MEM_REG_THREAD2_OFFSET   = 0xFFFF600000000000ULL;
const uint64_t SRAM_MEM_REG_THREAD3_OFFSET   = 0xFFFF640000000000ULL;
const uint64_t SRAM_MEM_REG_THREAD4_OFFSET   = 0xFFFF680000000000ULL;
const uint8_t  NUM_OF_MEM_REGS = 5;  // 4 threads + supervisor thread

uint64_t MEM_REG_OFFSETS[NUM_OF_MEM_REGS] =
{
    SRAM_MEM_REG_THREAD0_OFFSET,
    SRAM_MEM_REG_THREAD1_OFFSET,
    SRAM_MEM_REG_THREAD2_OFFSET,
    SRAM_MEM_REG_THREAD3_OFFSET,
    SRAM_MEM_REG_THREAD4_OFFSET
};

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------

/// NOTE: doxygen in header
fapi2::ReturnCode ody_omi_hss_ppe_load(
    const fapi2::Target<fapi2::TARGET_TYPE_OCMB_CHIP>& i_target,
    const uint8_t* i_img_data,
    const uint32_t i_img_size,
    const uint32_t i_offset,
    poz_image_type i_type)
{
    FAPI_DBG("Start");

    PHY_PPE_WRAP0_XIXCR_t WRAP0_XIXCR;
    PHY_PPE_WRAP0_SCOM_CNTL_t WRAP0_SCOM_CNTL;
    bool l_invalid = false;

    io_ppe_firs<fapi2::TARGET_TYPE_OCMB_CHIP> l_ppe_firs(FIR_SCOM_LFIR_RW_WCLEAR_REG, FIR_DL0_ERROR_MASK,
            FIR_DL0_ERROR_ACTION, FIR_MC_OMI_RW_WCLEAR_REG,
            FIR_DL0_SKIT_CTL, FIR_TLX_RW_WCLEAR);

    FAPI_TRY(l_ppe_firs.ioppe_fir_set_pre_start(i_target));

    // Validate inputs
    if (i_img_data == NULL)
    {
        l_invalid = true;
    }

    // IOPPE_BASE_IMAGE
    else if (i_type == poz_image_type::IOPPE_BASE_IMAGE)
    {
        if ( (i_offset != OFFSET_0K) && (i_offset != OFFSET_32K) && (i_offset != OFFSET_64K) )
        {
            l_invalid = true;
        }
    }
    // IOPPE_MEMREGS_IMAGE
    else if (i_type == poz_image_type::IOPPE_MEMREGS_IMAGE)
    {
        if ( (i_img_size != SIZE_1K_BYTES) || (i_offset != OFFSET_0K) )
        {
            l_invalid = true;
        }
    }
    else
    {
        l_invalid = true;
    }

    FAPI_ASSERT( !l_invalid,
                 fapi2::ODY_IO_LOAD_PPE_IMG_ERROR()
                 .set_TARGET(i_target)
                 .set_IMAGE_SIZE(i_img_size)
                 .set_OFFSET(i_offset)
                 .set_IMAGE_TYPE(i_type),
                 "ody_omi_hss_ppe_load: Invalid image: IMAGE_DATA %p, Size %u, Offset 0x%.8X, type %d",
                 i_img_data, i_img_size, i_offset, i_type);

    FAPI_DBG("IO PPE img: Ptr %p, size %u; offset 0x%.8X, type %d.",
             i_img_data, i_img_size, i_offset, i_type);

    // Loading IOPPE_BASE_IMAGE
    if (i_type == poz_image_type::IOPPE_BASE_IMAGE)
    {
        // Setup HW if this call load first 32K IOPPE_BASE_IMAGE data at offset 0
        if (i_offset == OFFSET_0K)
        {
            // Halt PPE
            FAPI_DBG("Halt PPE.");
            WRAP0_XIXCR.set_PPE_XIXCR_XCR(1); // Write 0b001
            FAPI_TRY(WRAP0_XIXCR.putScom(i_target),
                     "Error putscom to PPE_XIXCR_XCR (halt PPE).");

            // Logic IO reset, toggle SCOM_PPE_IORESET
            FAPI_DBG("IO reset");
            WRAP0_SCOM_CNTL.set_SCOM_PPE_IORESET(1);
            FAPI_TRY(WRAP0_SCOM_CNTL.putScom(i_target),
                     "Error putscom to SCOM_PPE_IORESET (1).");
            WRAP0_SCOM_CNTL.set_SCOM_PPE_IORESET(0);
            FAPI_TRY(WRAP0_SCOM_CNTL.putScom(i_target),
                     "Error putscom to SCOM_PPE_IORESET (0).");
        }

        // Load IO PPE base image to SRAM
        // SBE will compile this HWP natively (with an istep chipop) to execute the load
        // It calls the HWP and supplies image data read from the NOR flash
        FAPI_TRY(ody_putsram(i_target, SRAM_IO_PPE_IMAGE_OFFSET + (static_cast<uint64_t>(i_offset) << 32), i_img_size,
                             i_img_data),
                 "Error returned from ody_putsram (PPE image type)");

    }

    // Loading IOPPE_MEMREGS_IMAGE
    else
    {
        for (uint8_t ii = 0; ii < NUM_OF_MEM_REGS; ii++)
        {
            // Intentionally ignore input offset, use fixed
            // offsets defined for memregs
            FAPI_TRY(ody_putsram(i_target,
                                 MEM_REG_OFFSETS[ii],
                                 i_img_size,
                                 i_img_data),
                     "Error returned from ody_putsram (Memregs %d)", ii);
        }
    }

    // Notes:
    // ody_omi_hss_ppe_load HWP only loads image and memregs into Odyssey' SRAM.
    // PPE config and start will be done in other HWPs that follow:
    //    PPE Config (Updates Various Registers)
    //    PPE Start (Issues Hard Reset, Resume, Clearing FIRs)

fapi_try_exit:
    FAPI_DBG("End");
    return fapi2::current_err;
}
