# Standard Quartus generated directories
/dni/
/output_files/
/qdb/
/tmp-clearbox/

# Log files created by Quartus
quartus.log
quartus.rec
quartus.rec.log.flock
quartus.log.save
quartus.rec.save

# Files generated by Qsys
*.qsys.legacy
board.info
**/.qsys_edit/

# IP generated subdirectories
/hps_comp/
/ip/hps_comp/agilex_hps/
/ip/hps_comp/emif_io96b_hps/
/ip/hps_comp/f2sdram_adapter/
/core_subsys/
/ip/core_subsys/altera_ace5lite_cache_coherency_translator_0/
/ip/core_subsys/button_pio/
/ip/core_subsys/dipsw_pio/
/ip/core_subsys/led_pio/
/ip/core_subsys/pb_cpu_0/
/ip/core_subsys/core_clk/
/ip/core_subsys/ocm/
/ip/core_subsys/sysid/
/ip/core_subsys/core_rst_in/
/baseline_top/
/ip/baseline_top/baseline_top_clock_in/
/ip/baseline_top/baseline_top_reset_in/
/hps_subsys/
/ip/hps_subsys/gts_inst/
/niosv_subsys/
/ip/niosv_subsys/niosv_subsys_address_span_extender_0/
/ip/niosv_subsys/niosv_subsys_address_span_extender_1/
/ip/niosv_subsys/niosv_subsys_clock_bridge_0/
/ip/niosv_subsys/niosv_subsys_intel_niosv_m_0/
/ip/niosv_subsys/niosv_subsys_intel_onchip_memory_0/
/ip/niosv_subsys/niosv_subsys_jtag_uart_0/
/ip/niosv_subsys/niosv_subsys_pio_in/
/ip/niosv_subsys/niosv_subsys_pio_out/
/ip/niosv_subsys/niosv_subsys_reset_bridge_0/
/ip/user_rst_clkgate_0/
/ip/sys_pll/
/ip/core_subsys/u_f2sdram_adapter/

# Simscript directories
/sim_setup_baseline/
