$date
	Sat Aug 30 16:44:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module three_bit_sync_tb $end
$var wire 3 ! count [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ w $end
$var wire 3 % count [2:0] $end
$scope module M1 $end
$var wire 1 " clk $end
$var wire 1 & j $end
$var wire 1 ' k $end
$var wire 1 # reset $end
$var reg 1 ( q $end
$upscope $end
$scope module M2 $end
$var wire 1 " clk $end
$var wire 1 ) j $end
$var wire 1 * k $end
$var wire 1 # reset $end
$var reg 1 + q $end
$upscope $end
$scope module M3 $end
$var wire 1 " clk $end
$var wire 1 $ j $end
$var wire 1 $ k $end
$var wire 1 # reset $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x,
x+
x*
x)
x(
1'
1&
bx %
x$
1#
0"
bx !
$end
#5
0$
0*
0)
0(
0+
b0 !
b0 %
0,
1"
#10
0"
#12
0#
#15
1*
1)
b1 !
b1 %
1(
1"
#20
0"
#25
0*
0)
0(
b10 !
b10 %
1+
1"
#30
0"
#35
1$
1*
1)
b11 !
b11 %
1(
1"
#40
0"
#45
0$
0*
0)
0(
0+
b100 !
b100 %
1,
1"
#50
0"
#55
1*
1)
b101 !
b101 %
1(
1"
#60
0"
#65
0*
0)
0(
b110 !
b110 %
1+
1"
#70
0"
#75
1$
1*
1)
b111 !
b111 %
1(
1"
#80
0"
#85
0$
0*
0)
0(
0+
b0 !
b0 %
0,
1"
#90
0"
#95
1*
1)
b1 !
b1 %
1(
1"
#100
0"
#105
0*
0)
0(
b10 !
b10 %
1+
1"
#110
0"
#112
