
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list final_memory.syn.v memc.syn.v memv.syn.v cache.v  dff.v four_bank_mem.v mem_system.v  ]
final_memory.syn.v memc.syn.v memv.syn.v cache.v dff.v four_bank_mem.v mem_system.v
set my_toplevel mem_system
mem_system
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./final_memory.syn.v
Warning:  ./final_memory.syn.v:80: the undeclared symbol 'rd0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:81: the undeclared symbol 'wr0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:86: the undeclared symbol 'rd1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:87: the undeclared symbol 'wr1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:96: the undeclared symbol 'rd2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:97: the undeclared symbol 'wr2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:98: the undeclared symbol 'rd3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:99: the undeclared symbol 'wr3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:101: the undeclared symbol 'busy' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./memc.syn.v
Warning:  ./final_memory.syn.v:105: The statements in initial blocks are ignored. (VER-281)
Compiling source file ./memv.syn.v
Compiling source file ./cache.v
Warning:  ./cache.v:47: the undeclared symbol 'go' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:48: the undeclared symbol 'match' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:52: the undeclared symbol 'wr_word0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:53: the undeclared symbol 'wr_word1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:54: the undeclared symbol 'wr_word2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:55: the undeclared symbol 'wr_word3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:57: the undeclared symbol 'wr_dirty' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:58: the undeclared symbol 'wr_tag' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:59: the undeclared symbol 'wr_valid' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:60: the undeclared symbol 'dirty_in' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:68: the undeclared symbol 'dirtybit' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:69: the undeclared symbol 'validbit' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./four_bank_mem.v
Warning:  ./four_bank_mem.v:81: the undeclared symbol 'sel0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:82: the undeclared symbol 'sel1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:83: the undeclared symbol 'sel2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:84: the undeclared symbol 'sel3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:98: the undeclared symbol 'err0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:100: the undeclared symbol 'err1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:102: the undeclared symbol 'err2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:104: the undeclared symbol 'err3' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./mem_system.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 119 in file
	'./mem_system.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           133            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine mem_system line 119 in file
		'./mem_system.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     vic_tag_reg     | Latch |   5   |  Y  | N  | N  | N  | -  | -  | -  |
|     c_tagin_reg     | Latch |   5   |  Y  | N  | N  | N  | -  | -  | -  |
|    c_offset_reg     | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
|    c_datain_reg     | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|    m_data_in_reg    | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (mem_system)
Elaborated 1 design.
Current design is now 'mem_system'.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
Information: Building the design 'cache' instantiated from design 'mem_system' with
	the parameters "0". (HDL-193)
Warning:  ./cache.v:39: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:40: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:41: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:42: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:43: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:44: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully. (cache_cache_id0)
Information: Building the design 'four_bank_mem'. (HDL-193)
Presto compilation completed successfully. (four_bank_mem)
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "16". (HDL-193)

Inferred memory devices in process
	in routine memc_Size16 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  memc_Size16/23  |   32   |   16    |      5       |
======================================================
Presto compilation completed successfully. (memc_Size16)
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "5". (HDL-193)

Inferred memory devices in process
	in routine memc_Size5 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  memc_Size5/23   |   32   |    5    |      5       |
======================================================
Presto compilation completed successfully. (memc_Size5)
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine memc_Size1 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  memc_Size1/23   |   32   |    1    |      5       |
======================================================
Presto compilation completed successfully. (memc_Size1)
Information: Building the design 'memv'. (HDL-193)

Inferred memory devices in process
	in routine memv line 24 in file
		'./memv.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     memv/22      |  256   |    1    |      8       |
======================================================
Presto compilation completed successfully. (memv)
Information: Building the design 'final_memory'. (HDL-193)

Inferred memory devices in process
	in routine final_memory line 110 in file
		'./final_memory.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  264  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (final_memory)
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design $my_toplevel
Current design is 'mem_system'.
{mem_system}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : mem_system
Version: Q-2019.12-SP3
Date   : Sun Apr 25 16:01:29 2021
****************************************

Information: This design contains unmapped logic. (RPT-7)

mem_system
    GTECH_AND2                               gtech
    GTECH_BUF                                gtech
    GTECH_NOT                                gtech
    GTECH_OR2                                gtech
    cache_cache_id0
        GTECH_AND2                           gtech
        GTECH_BUF                            gtech
        GTECH_NOT                            gtech
        GTECH_OR2                            gtech
        memc_Size1
            GTECH_AND2                       gtech
            GTECH_AND3                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
        memc_Size5
            GTECH_AND2                       gtech
            GTECH_AND3                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
        memc_Size16
            GTECH_AND2                       gtech
            GTECH_AND3                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
        memv
            GTECH_AND2                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
    dff
        GTECH_BUF                            gtech
        GTECH_NOT                            gtech
    four_bank_mem
        GTECH_AND2                           gtech
        GTECH_NOT                            gtech
        GTECH_OR2                            gtech
        dff
            ...
        final_memory
            GTECH_AND2                       gtech
            GTECH_AND8                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
            dff
                ...
1
link

  Linking design 'mem_system'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Information: Uniquified 255 instances of design 'dff'. (OPT-1056)
Information: Uniquified 4 instances of design 'memc_Size16'. (OPT-1056)
Information: Uniquified 4 instances of design 'final_memory'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile 
Warning: Setting attribute 'fix_multiple_port_nets' on design 'mem_system'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 115 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dff_48'
  Processing 'final_memory_0'
  Processing 'final_memory_3'
  Processing 'four_bank_mem'
  Processing 'memv'
  Processing 'memc_Size1'
  Processing 'memc_Size5'
  Processing 'memc_Size16_0'
  Processing 'cache_cache_id0'
  Processing 'mem_system'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'cache_cache_id0_DW01_cmp6_0'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   65367.4      3.08    8814.6      36.2                          
    0:00:09   65367.4      3.08    8814.6      36.2                          

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18   68728.5      1.14    2073.4      22.2                          
    0:00:18   68728.5      1.14    2073.4      22.2                          
    0:00:24   72711.9      0.27     435.9      12.4                          
    0:00:24   72711.9      0.27     435.9      12.4                          
    0:00:24   72711.9      0.27     435.9      12.4                          
    0:00:24   72711.9      0.27     435.9      12.4                          
    0:00:24   72711.9      0.27     435.9      12.4                          
    0:00:27   68566.1      0.65    1327.2      10.3                          
    0:00:28   68568.5      0.46     935.9      10.3                          
    0:00:29   68564.7      0.45     886.4      10.3                          
    0:00:29   68565.2      0.45     877.4      10.3                          
    0:00:29   68565.7      0.43     868.4      10.3                          
    0:00:29   68570.4      0.42     868.1      10.3                          
    0:00:29   68569.0      0.42     868.0      10.3                          
    0:00:30   68568.5      0.42     868.0      10.3                          
    0:00:30   68569.0      0.42     868.0      10.3                          
    0:00:30   68568.5      0.42     868.0      10.3                          
    0:00:30   68568.5      0.42     868.0      10.3                          
    0:00:30   68568.5      0.42     868.0      10.3                          
    0:00:30   68568.5      0.42     868.0      10.3                          
    0:00:35   68684.9      0.50    1030.7       9.8                          
    0:00:40   68766.1      0.53    1079.4       9.6                          
    0:00:42   68804.5      0.56    1143.5       9.4                          
    0:00:43   68840.7      0.56    1143.1       9.4                          
    0:00:43   68855.7      0.56    1142.9       9.3                          
    0:00:43   68851.5      0.55    1140.4       9.3                          
    0:00:43   68845.4      0.55    1137.9       9.3                          
    0:00:43   68844.9      0.55    1137.9       9.3                          
    0:00:44   68840.2      0.57    1166.1       9.3                          
    0:00:44   68840.2      0.57    1166.1       9.3                          
    0:00:44   69054.2      0.56    1082.3       9.3 c0/mem_w1/mem_reg<17><0>/D
    0:00:45   69268.2      0.56     998.5       9.3 c0/mem_w1/mem_reg<19><0>/D
    0:00:45   69482.2      0.56     914.5       9.3 c0/mem_w1/mem_reg<18><0>/D
    0:00:45   69687.3      0.55     833.7       9.3 c0/mem_w3/mem_reg<31><0>/D
    0:00:45   69901.3      0.54     750.3       9.3 c0/mem_w3/mem_reg<18><0>/D
    0:00:46   70048.7      0.40     699.6       9.4 err                      
    0:00:46   70172.6      0.36     607.6       9.4 err                      
    0:00:46   70169.3      0.33     560.9       9.4 err                      
    0:00:47   70166.0      0.29     500.4       9.4 err                      
    0:00:47   70173.5      0.29     513.5       9.4 err                      
    0:00:47   70201.2      0.26     494.2       9.4                          
    0:00:48   70216.2      0.26     480.1       9.4                          
    0:00:48   70231.2      0.25     461.7       9.4                          
    0:00:48   70244.8      0.24     455.7       9.4                          
    0:00:48   70258.0      0.24     447.8       9.4                          
    0:00:49   70261.7      0.24     417.3       9.4                          
    0:00:49   70271.6      0.24     417.3       9.4                          
    0:00:49   70269.7      0.23     422.1       9.4                          
    0:00:49   70276.7      0.23     422.1       9.4                          
    0:00:49   70288.9      0.23     419.4       9.4                          
    0:00:49   70293.2      0.22     415.1       9.4                          
    0:00:49   70307.2      0.22     413.2       9.4                          
    0:00:50   70307.2      0.21     409.2       9.4                          
    0:00:50   70307.2      0.21     404.8       9.4                          
    0:00:50   70311.9      0.21     403.2       9.4                          
    0:00:50   70332.6      0.21     388.1       9.4                          
    0:00:50   70336.8      0.20     382.7       9.4                          
    0:00:50   70339.6      0.20     382.1       9.4                          
    0:00:50   70343.8      0.20     375.0       9.4                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50   70343.8      0.20     375.0       9.4                          
    0:00:50   70342.0      0.20     374.5       9.4 err                      
    0:00:50   70349.0      0.19     374.9       9.4 err                      
    0:00:50   70347.6      0.19     373.6       9.5 err                      
    0:00:51   70356.5      0.19     365.2       9.5 err                      
    0:00:51   70358.9      0.19     365.2       9.5 err                      
    0:00:51   70368.7      0.18     363.9       9.5 err                      
    0:00:51   70378.6      0.18     322.2       9.5 err                      
    0:00:51   70384.2      0.18     316.7       9.5 err                      
    0:00:51   70387.5      0.17     312.4       9.5 err                      
    0:00:51   70392.7      0.17     310.7       9.5 err                      
    0:00:51   70405.8      0.17     308.7       9.5 err                      
    0:00:52   70406.7      0.17     307.2       9.5 err                      
    0:00:52   70411.4      0.17     312.8       9.5 err                      
    0:00:52   70405.3      0.17     306.2       9.5 err                      
    0:00:52   70410.0      0.16     303.3       9.5 err                      
    0:00:52   70414.2      0.16     302.6       9.5 err                      
    0:00:52   70412.4      0.16     302.6       9.5 err                      
    0:00:52   70415.2      0.16     298.3       9.5 err                      
    0:00:53   70408.1      0.16     296.2       9.5 err                      
    0:00:53   70410.5      0.16     296.1       9.5 err                      
    0:00:53   70413.3      0.16     296.2       9.5 err                      
    0:00:53   70418.9      0.16     291.9       9.5 err                      
    0:00:53   70432.5      0.15     292.9       9.5 err                      
    0:00:53   70433.5      0.15     292.9       9.5 err                      
    0:00:54   70439.1      0.15     292.8       9.5 err                      
    0:00:54   70435.8      0.15     289.7       9.5                          
    0:00:54   70435.8      0.15     289.7       9.5                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:54   70435.8      0.15     289.7       9.5                          
    0:00:54   70524.5      0.15     288.1       9.3 c0/mem_vl/n373           
    0:00:54   70548.0      0.15     288.1       9.3 c0/mem_tg/net55698       
    0:00:54   70586.0      0.15     288.2       9.2 c0/net41580              
    0:00:55   70634.3      0.15     281.7       9.1 c0/mem_vl/C854/net37818  
    0:00:55   70660.6      0.15     281.7       9.1 c0/mem_vl/n111           
    0:00:55   70733.8      0.15     281.5       9.1 c0/mem_w0/net41074       
    0:00:55   70729.6      0.15     280.7       9.1 c0/mem_w1/net40610       
    0:00:55   70728.2      0.15     280.3       9.1 c0/mem_w2/net39959       
    0:00:55   70766.7      0.15     279.9       9.0 mem/m0/n748              
    0:00:55   70895.7      0.15     279.9       9.0 mem/m3/n763              
    0:00:55   70912.6      0.15     279.9       9.0 c0/mem_w1/C1166/net19744 
    0:00:55   70936.1      0.15     279.9       8.9 c0/mem_w1/C1166/net20100 
    0:00:55   70947.8      0.15     279.9       8.9 c0/mem_w2/C1166/net19794 
    0:00:55   70976.9      0.15     279.9       8.9 c0/mem_w3/C1166/net19744 
    0:00:55   71011.2      0.15     279.9       8.8 c0/mem_dr/C191/net38373  
    0:00:55   71081.1      0.15     279.9       8.8 mem/m1/n701              
    0:00:55   71200.3      0.15     279.9       8.7 c0/mem_vl/C854/net38229  
    0:00:56   71232.2      0.15     279.9       8.7 mem/m0/n588              
    0:00:56   71410.6      0.15     279.9       8.6 c0/mem_w0/C1166/net19803 
    0:00:56   71546.7      0.15     279.9       8.5 c0/mem_w1/C1166/net19867 
    0:00:56   71652.7      0.15     279.9       8.5 c0/mem_w2/C1166/net19867 
    0:00:56   71784.1      0.15     279.9       8.4 c0/mem_w3/C1166/net19909 
    0:00:56   71906.6      0.15     279.9       8.3 mem/m0/n636              
    0:00:56   72299.4      0.15     279.9       8.3 mem/m3/n675              
    0:00:56   72367.9      0.15     279.9       8.3 c0/mem_tg/C451/net38513  
    0:00:56   72373.6      0.15     279.9       8.3 c0/mem_w0/C1166/net19685 
    0:00:56   72444.9      0.15     279.9       8.2 c0/mem_w1/C1166/net20305 
    0:00:56   72472.1      0.15     279.9       8.2 c0/mem_w3/C1166/net19715 
    0:00:56   72517.2      0.15     279.9       8.2 mem/m0/n753              
    0:00:56   72767.8      0.15     279.9       8.1 mem/m0/n792              
    0:00:56   73121.6      0.15     279.9       8.0 c0/mem_vl/C854/net37950  
    0:00:56   73162.9      0.15     276.1       8.0 mem/m0/n774              
    0:00:56   73219.7      0.15     276.1       8.0 mem/m2/n699              
    0:00:56   73276.5      0.15     276.1       8.0 mem/m3/n744              
    0:00:57   73289.6      0.15     276.0       8.0 c0/mem_w0/net40940       
    0:00:57   73294.3      0.15     275.5       8.0 c0/mem_vl/C854/net38323  
    0:00:57   73341.3      0.15     275.5       8.0 c0/mem_vl/C854/net38014  
    0:00:57   73341.3      0.15     274.6       8.0 c0/mem_tg/C451/net38555  
    0:00:57   73344.1      0.15     274.6       8.0 c0/mem_tg/C451/net38463  
    0:00:57   73402.7      0.15     274.6       7.8 net41697                 
    0:00:57   73435.1      0.15     274.6       7.8 net41706                 
    0:00:57   73506.5      0.15     274.6       7.8 mem/data_out<2>          
    0:00:57   73557.1      0.15     274.6       7.8 net41692                 
    0:00:57   73642.6      0.15     274.6       7.7 c0/mem_w0/C1166/net19684 
    0:00:58   73718.6      0.15     274.6       7.7 c0/mem_w1/C1166/net20242 
    0:00:58   73794.6      0.15     274.6       7.7 c0/mem_w3/C1166/net20116 
    0:00:58   73808.2      0.15     274.6       7.7 c0/mem_vl/C854/net37877  
    0:00:58   73812.9      0.15     274.6       7.7 c0/mem_tg/C451/net38831  
    0:00:58   73820.9      0.15     274.6       7.7 net41731                 
    0:00:59   73827.0      0.15     264.3       7.7 c0/mem_w1/C1166/net19848 
    0:00:59   73850.0      0.15     264.3       7.7 c0/mem_w2/C1166/net19974 
    0:00:59   73896.0      0.15     264.3       7.6 c0/mem_w3/C1166/net19974 
    0:00:59   73962.6      0.15     264.3       7.5 c0/mem_w2/C1166/net20046 
    0:00:59   73970.1      0.15     264.3       7.5 c0/mem_vl/C854/net38142  
    0:00:59   73972.0      0.15     264.3       7.5 c0/mem_w2/C1166/net20011 
    0:00:59   73987.0      0.15     264.3       7.4 c0/mem_vl/C854/net38097  
    0:01:00   73989.8      0.15     264.3       7.4 c0/mem_vl/C854/net38263  
    0:01:01   73989.8      0.15     264.3       7.4 err                      
    0:01:01   73989.4      0.15     262.1       7.4 err                      
    0:01:01   73991.7      0.15     262.0       7.4 c0/mem_dr/data_in<0>     
    0:01:01   73993.6      0.15     261.0       7.4 c0/mem_w2/net39678       
    0:01:02   73994.1      0.15     255.4       7.4 c0/comp                  
    0:01:02   73994.1      0.15     254.8       7.4 c0/mem_tg/C451/net38738  
    0:01:02   73992.7      0.15     254.8       7.4 c0/mem_vl/C854/net42585  
    0:01:02   73987.0      0.15     254.8       7.4 c0/mem_tg/C451/net44846  
    0:01:03   73987.0      0.15     254.8       7.4 c0/mem_tg/C451/net38798  
    0:01:03   73989.8      0.15     254.8       7.4 c0/net41532              
    0:01:03   73991.2      0.15     254.7       7.4 c_validin                
    0:01:03   73994.1      0.15     254.7       7.4 c0/net41538              
    0:01:04   74011.4      0.15     254.7       7.4 c0/mem_tg/net55830       
    0:01:04   74011.4      0.15     254.8       7.4 err                      
    0:01:05   74012.4      0.15     251.6       7.4 err                      
    0:01:05   74009.1      0.15     253.0       7.4 err                      
    0:01:05   74013.8      0.15     251.9       7.4 err                      
    0:01:05   74011.4      0.15     253.2       7.4 c0/mem_tg/net55830       
    0:01:06   74011.4      0.17     295.3       7.4 c0/mem_tg/C451/net38476  
    0:01:06   74018.9      0.23     366.6       7.3 c0/mem_tg/C451/net38645  
    0:01:06   74028.8      0.24     386.5       7.3 c0/mem_w1/net40590       
    0:01:06   74037.2      0.27     389.7       7.3 mem/m2/net37736          
    0:01:06   74103.9      0.28     415.5       7.2 c0/mem_vl/C854/net37882  
    0:01:06   74194.5      0.33     429.4       7.1 c0/mem_w1/C1166/net19801 
    0:01:06   74280.8      0.33     429.4       6.9 c0/mem_w3/C1166/net19801 
    0:01:07   74345.6      0.35     451.6       6.9 c0/mem_tg/C451/net38804  
    0:01:07   74352.6      0.36     458.8       6.8 c0/mem_vl/C854/net37818  
    0:01:07   74433.8      0.37     530.9       6.8 c0/mem_vl/C854/net37806  
    0:01:07   74477.0      0.44     610.3       6.7 c0/mem_vl/C854/net37971  
    0:01:07   74493.4      0.44     610.7       6.7 c0/mem_vl/C854/net38033  
    0:01:07   74523.9      0.45     610.9       6.7 c0/mem_vl/C854/net37954  
    0:01:07   74556.8      0.49     633.9       6.7 c0/mem_tg/C451/net38807  
    0:01:07   74572.7      0.50     666.0       6.7 c0/mem_tg/C451/net38788  
    0:01:08   74639.8      0.51     705.3       6.6 c0/mem_w1/C1166/net19779 
    0:01:08   74738.4      0.51     705.3       6.6 c0/mem_w3/C1166/net20199 
    0:01:08   74839.3      0.52     722.5       6.5 c0/mem_tg/n45            
    0:01:08   74925.2      0.52     722.5       6.5 net41725                 
    0:01:09   74944.9      0.52     723.1       6.4 net41747                 
    0:01:09   75031.7      0.58     780.3       6.4 c0/net41582              
    0:01:09   75034.0      0.58     780.4       6.4 c0/net41533              
    0:01:09   75052.3      0.58     780.6       6.4 mem/m1/reg0[0]/N3        
    0:01:09   75051.9      0.57     763.5       6.4 err                      
    0:01:09   75059.8      0.56     731.2       6.4 err                      
    0:01:10   75065.5      0.54     712.1       6.4 err                      
    0:01:10   75065.5      0.51     753.8       6.4 err                      
    0:01:10   75065.9      0.51     788.3       6.4 err                      
    0:01:10   75072.5      0.49     763.7       6.4 err                      
    0:01:10   75069.7      0.47     734.4       6.4 err                      
    0:01:11   75069.7      0.46     734.2       6.4 err                      
    0:01:11   75061.7      0.45     734.0       6.4 err                      
    0:01:11   75063.1      0.45     715.5       6.4 err                      
    0:01:11   75068.3      0.44     719.7       6.4 err                      
    0:01:11   75072.5      0.44     710.7       6.4 err                      
    0:01:11   75065.9      0.43     701.0       6.3 err                      
    0:01:11   75063.6      0.43     701.0       6.3 err                      
    0:01:11   75070.6      0.42     690.1       6.3 err                      
    0:01:12   75071.6      0.42     685.3       6.3 err                      
    0:01:12   75067.3      0.42     677.4       6.3 err                      
    0:01:12   75060.3      0.42     673.0       6.3 err                      
    0:01:12   75070.2      0.41     669.7       6.3 err                      
    0:01:12   75068.3      0.41     659.2       6.3 err                      
    0:01:12   75066.4      0.40     656.2       6.3 err                      
    0:01:12   75067.8      0.40     646.8       6.3 err                      
    0:01:12   75076.7      0.40     645.2       6.3 err                      
    0:01:12   75068.3      0.40     638.8       6.3 err                      
    0:01:13   75068.3      0.40     637.9       6.3 err                      
    0:01:13   75071.6      0.40     639.7       6.3 err                      
    0:01:13   75071.1      0.39     634.6       6.3 err                      
    0:01:13   75076.3      0.39     634.0       6.3 err                      
    0:01:13   75078.1      0.39     629.1       6.3 err                      
    0:01:13   75080.0      0.38     622.3       6.3 err                      
    0:01:13   75080.0      0.38     619.7       6.3 err                      
    0:01:13   75083.8      0.38     618.3       6.3 err                      
    0:01:13   75088.0      0.38     615.7       6.3 err                      
    0:01:13   75086.6      0.38     613.8       6.3 err                      
    0:01:14   75084.2      0.38     610.3       6.3 err                      
    0:01:14   75086.1      0.37     613.4       6.3 err                      
    0:01:14   75088.0      0.37     613.4       6.3 c0/mem_tg/C451/net38661  
    0:01:14   75089.9      0.37     613.4       6.3 c0/mem_w1/C1166/net19752 
    0:01:14   75093.6      0.37     613.4       6.3 c0/mem_dr/C191/net38384  
    0:01:14   75102.1      0.39     653.1       6.3 c0/mem_vl/net57256       
    0:01:15   75104.0      0.42     645.2       6.3 c0/mem_tg/C451/net38740  
    0:01:15   75104.0      0.42     645.2       6.3 c0/mem_vl/C854/net37989  
    0:01:15   75105.8      0.41     645.1       6.3 c0/mem_vl/C854/net38253  
    0:01:15   75107.7      0.41     645.1       6.3 net41833                 
    0:01:16   75110.1      0.41     645.1       6.3 c0/mem_tg/net63156       
    0:01:16   75110.5      0.39     638.4       6.3 err                      
    0:01:16   75108.6      0.39     634.7       6.3 err                      
    0:01:17   75106.8      0.38     626.2       6.3 err                      
    0:01:17   75102.5      0.38     626.2       6.3 err                      
    0:01:17   75103.0      0.37     629.3       6.3 err                      
    0:01:17   75097.9      0.37     624.9       6.3 err                      
    0:01:17   75102.5      0.37     624.4       6.3 err                      
    0:01:17   75104.9      0.37     618.5       6.3 err                      
    0:01:17   75104.0      0.36     615.2       6.3 err                      
    0:01:17   75104.0      0.36     614.8       6.3 err                      
    0:01:18   75100.2      0.36     613.2       6.3 err                      
    0:01:18   75103.0      0.36     611.8       6.3 err                      
    0:01:18   75115.2      0.36     606.4       6.3 err                      
    0:01:18   75116.2      0.36     601.7       6.3 err                      
    0:01:18   75118.0      0.36     663.1       6.3 err                      
    0:01:18   75120.4      0.36     661.5       6.3 err                      
    0:01:18   75126.5      0.35     656.8       6.3 err                      
    0:01:18   75126.5      0.35     656.8       6.3 err                      
    0:01:18   75125.5      0.35     654.3       6.3 err                      
    0:01:19   75129.8      0.35     652.0       6.3 err                      
    0:01:19   75137.7      0.35     651.8       6.3 err                      
    0:01:19   75132.6      0.35     648.5       6.3 err                      
    0:01:20   75136.3      0.34     649.3       6.3                          
    0:01:20   75148.1      0.34     641.5       6.3                          
    0:01:20   75148.1      0.34     613.0       6.3                          
    0:01:20   75149.5      0.34     609.0       6.3                          
    0:01:20   75153.7      0.34     606.9       6.3                          
    0:01:20   75156.0      0.34     606.1       6.3                          
    0:01:20   75158.9      0.34     604.3       6.3                          
    0:01:20   75164.5      0.34     603.1       6.3                          
    0:01:20   75150.4      0.34     603.1       6.3                          
    0:01:20   75139.2      0.34     603.0       6.3                          
    0:01:20   75127.9      0.34     603.0       6.3                          
    0:01:21   75124.1      0.34     603.0       6.3                          
    0:01:21   75126.0      0.34     602.4       6.3                          
    0:01:21   75127.9      0.34     601.5       6.3                          
    0:01:21   75127.9      0.34     601.5       6.3                          
    0:01:21   75127.9      0.34     601.6       6.3                          
    0:01:21   75129.3      0.34     601.5       6.3                          
    0:01:21   75134.0      0.34     601.5       6.3                          
    0:01:21   75134.5      0.34     601.3       6.3                          
    0:01:21   75129.8      0.34     601.0       6.3                          
    0:01:21   75126.0      0.34     600.9       6.3                          
    0:01:21   75111.9      0.34     600.9       6.3                          
    0:01:22   75100.7      0.34     600.9       6.3                          
    0:01:22   75089.4      0.34     600.9       6.3                          
    0:01:22   75075.3      0.34     600.8       6.3                          
    0:01:22   75076.7      0.34     600.8       6.3                          
    0:01:22   75080.5      0.34     600.7       6.3                          
    0:01:22   75081.0      0.34     600.4       6.3                          
    0:01:22   75081.0      0.34     599.9       6.3                          
    0:01:22   75076.7      0.34     599.9       6.3                          
    0:01:22   75076.3      0.34     599.8       6.3                          
    0:01:23   75081.0      0.34     599.4       6.3                          
    0:01:23   75103.0      0.34     599.0       6.3                          
    0:01:23   75110.1      0.34     598.6       6.3                          
    0:01:23   75117.6      0.34     598.5       6.3                          
    0:01:23   75122.3      0.34     598.5       6.3                          
    0:01:23   75127.0      0.34     598.5       6.3                          
    0:01:23   75127.0      0.34     598.4       6.3                          
    0:01:23   75128.8      0.34     598.4       6.3                          
    0:01:23   75130.7      0.34     598.4       6.3                          
    0:01:23   75136.3      0.34     598.0       6.3                          
    0:01:23   75136.3      0.34     598.0       6.3                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:23   75136.3      0.34     598.0       6.3                          
    0:01:24   75136.3      0.34     598.0       6.3                          
    0:01:25   74053.2      0.34     597.8       6.0                          
    0:01:25   73336.6      0.34     599.4       5.9                          
    0:01:25   72868.7      0.34     599.4       5.9                          
    0:01:26   72762.6      0.34     599.4       5.9                          
    0:01:26   72726.5      0.34     599.7       5.9                          
    0:01:26   72696.9      0.34     597.8       5.9                          
    0:01:26   72670.2      0.34     598.1       5.9                          
    0:01:26   72642.0      0.34     598.4       5.9                          
    0:01:26   72623.7      0.34     601.5       5.9                          
    0:01:26   72597.0      0.34     607.7       5.9                          
    0:01:26   72570.2      0.34     613.9       5.9                          
    0:01:27   72543.5      0.34     620.0       5.9                          
    0:01:27   72543.5      0.34     620.0       5.9                          
    0:01:27   72539.2      0.34     620.0       5.9                          
    0:01:27   72468.4      0.34     620.0       5.9                          
    0:01:27   72458.0      0.34     620.0       5.9                          
    0:01:27   72458.0      0.34     620.0       5.9                          
    0:01:27   72458.0      0.34     620.0       5.9                          
    0:01:27   72458.0      0.34     620.0       5.9                          
    0:01:27   72458.0      0.34     620.0       5.9                          
    0:01:27   72458.0      0.34     620.0       5.9                          
    0:01:27   72463.7      0.34     619.4       5.9 err                      
    0:01:27   72463.7      0.34     619.9       5.9 err                      
    0:01:28   72465.6      0.34     618.5       5.9 err                      
    0:01:28   72466.0      0.34     618.5       5.9                          
    0:01:28   72458.5      0.34     618.5       5.9                          
    0:01:28   72445.8      0.34     618.5       5.9                          
    0:01:28   72442.1      0.34     618.5       5.9                          
    0:01:28   72436.9      0.34     618.5       5.9                          
    0:01:28   72428.5      0.34     618.5       5.9                          
    0:01:28   72410.2      0.34     618.4       5.9                          
    0:01:29   72395.2      0.34     618.3       5.9                          
    0:01:29   72392.3      0.34     618.3       5.9                          
    0:01:29   72379.2      0.34     618.3       5.9                          
    0:01:29   72362.8      0.34     618.3       5.9                          
    0:01:29   72344.5      0.34     618.3       5.9                          
    0:01:29   72311.6      0.34     618.3       5.9                          
    0:01:29   72299.9      0.34     618.3       5.9                          
    0:01:29   72287.7      0.34     618.3       5.9                          
    0:01:30   72282.5      0.34     618.3       5.9                          
    0:01:30   72267.0      0.34     616.3       5.9                          
    0:01:30   72185.8      0.34     616.3       5.9                          
    0:01:30   72092.5      0.34     616.0       5.9                          
    0:01:30   72087.8      0.34     616.0       5.9                          
    0:01:30   72087.8      0.34     614.2       5.9                          
    0:01:30   72083.1      0.34     612.8       5.9                          
    0:01:30   72083.1      0.34     612.6       5.9                          
    0:01:31   72085.9      0.34     612.5       5.9                          
    0:01:31   72100.0      0.34     612.1       5.9                          
    0:01:31   72102.8      0.34     612.0       5.9                          
    0:01:31   72119.7      0.34     611.6       5.9                          
    0:01:31   72138.0      0.34     611.0       5.9                          
    0:01:31   72139.4      0.34     610.6       5.9                          
    0:01:31   72142.2      0.34     610.4       5.9                          
    0:01:31   72144.1      0.34     610.3       5.9                          
    0:01:31   72145.5      0.34     610.3       5.9                          
    0:01:31   72146.9      0.34     610.3       5.9                          
    0:01:31   72147.4      0.34     610.2       5.9                          
    0:01:31   72152.1      0.34     610.1       5.9                          
    0:01:31   72154.9      0.34     610.1       5.9                          
    0:01:31   72163.3      0.34     609.1       5.9                          
    0:01:31   72187.3      0.34     607.6       5.9                          
    0:01:32   72188.7      0.34     607.3       5.9                          
    0:01:32   72191.5      0.34     607.3       5.9                          
    0:01:32   72214.9      0.34     607.0       5.9                          
    0:01:32   72217.8      0.34     606.5       5.9                          
    0:01:32   72215.4      0.34     606.2       5.9                          
    0:01:32   72225.7      0.34     605.3       5.9                          
    0:01:32   72228.6      0.34     605.9       5.9                          
    0:01:32   72228.6      0.34     605.9       5.9                          
    0:01:32   72232.8      0.34     605.1       5.9                          
    0:01:32   72262.3      0.34     604.7       5.9                          
    0:01:32   72262.3      0.34     604.3       5.9                          
    0:01:32   72265.2      0.34     604.3       5.9                          
    0:01:32   72266.6      0.34     604.3       5.9                          
    0:01:32   72269.4      0.34     604.3       5.9                          
    0:01:32   72271.7      0.34     604.2       5.9                          
    0:01:33   72269.9      0.34     603.5       5.9                          
    0:01:33   72270.8      0.34     603.4       5.9                          
    0:01:33   72276.0      0.34     602.3       5.9                          
    0:01:33   72288.6      0.34     602.1       5.9                          
    0:01:33   72290.0      0.34     602.1       5.9                          
    0:01:33   72296.1      0.34     601.9       5.9                          
    0:01:33   72317.7      0.34     601.4       5.9                          
    0:01:33   72350.6      0.34     601.1       5.9                          
    0:01:33   72354.8      0.34     601.0       5.9                          
    0:01:33   72357.1      0.34     600.4       5.9                          
    0:01:33   72357.6      0.34     600.3       5.9                          
    0:01:34   72360.9      0.34     599.0       5.9                          
    0:01:34   72365.6      0.34     598.9       5.9                          
    0:01:34   72380.6      0.34     598.8       5.9                          
    0:01:34   72396.6      0.34     598.6       5.9                          
    0:01:34   72398.4      0.34     598.5       5.9                          
    0:01:34   72398.9      0.34     598.6       5.9                          
    0:01:34   72401.3      0.34     598.8       5.9                          
    0:01:34   72405.0      0.34     598.5       5.9                          
    0:01:34   72406.4      0.34     598.5       5.9                          
    0:01:34   72407.8      0.34     598.5       5.9                          
    0:01:34   72410.6      0.34     598.5       5.9                          
    0:01:34   72411.1      0.34     598.6       5.9                          
    0:01:34   72411.6      0.34     597.3       5.9                          
    0:01:34   72411.6      0.34     597.4       5.9                          
    0:01:34   72418.6      0.34     597.4       5.9                          
    0:01:34   72421.4      0.34     597.3       5.9                          
    0:01:34   72419.1      0.34     597.3       5.9                          
    0:01:34   72421.4      0.34     597.3       5.9                          
    0:01:35   72425.2      0.34     597.2       5.9 err                      
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mem_system' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'mem/m2/ff0/clk': 3807 load(s), 1 driver(s)
1
check_design -summary
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Sun Apr 25 16:03:02 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     54
    Unconnected ports (LINT-28)                                    54

Cells                                                              55
    Connected to power or ground (LINT-32)                         44
    Nets connected to multiple pins on same cell (LINT-33)         11
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
mem_system.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/z/h/zhengzhi/private/cs552/project/cache_direct/verilog/synth/mem_system.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
mem_system.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/mem_system.ddc'.
1
report_hierarchy > synth/hierarchy.txt
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Memory usage for this session 145 Mbytes.
Memory usage for this session including child processes 145 Mbytes.
CPU usage for this session 93 seconds ( 0.03 hours ).
Elapsed time for this session 98 seconds ( 0.03 hours ).

Thank you...
