
ColumbusTest.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         000023cc  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80004400  80004400  00004800  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       0000058c  80004600  80004600  00004a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  80004b8c  80004b8c  00004f8c  2**0
                  ALLOC
  6 .data         00000008  00000004  80004b90  00005004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .balign       00000004  0000000c  80004b98  0000500c  2**0
                  ALLOC
  8 .bss          00000478  00000010  80004b98  00005010  2**2
                  ALLOC
  9 .comment      00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000b60  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 000020af  00000000  00000000  00005b9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   0001686b  00000000  00000000  00007c4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002899  00000000  00000000  0001e4b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000c40e  00000000  00000000  00020d4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001cfc  00000000  00000000  0002d160  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000586e  00000000  00000000  0002ee5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    00004910  00000000  00000000  000346ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 01894e32  00000000  00000000  00038fda  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 20 .debug_ranges 00000b40  00000000  00000000  018cde0c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:
80002000:	fe cf e2 04 	sub	pc,pc,-7676

Disassembly of section .text:

80002004 <sd_mmc_spi_get_capacity>:
//!         [39]    == data[11] && 0x80
//!
//! @return bit
//!         true
void sd_mmc_spi_get_capacity(void)
{
80002004:	d4 01       	pushm	lr
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
80002006:	4c 18       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002008:	11 db       	ld.ub	r11,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
8000200a:	4c 18       	lddpc	r8,8000210c <sd_mmc_spi_get_capacity+0x108>
8000200c:	11 8a       	ld.ub	r10,r8[0x0]
8000200e:	30 38       	mov	r8,3
80002010:	f0 0a 18 00 	cp.b	r10,r8
80002014:	c2 71       	brne	80002062 <sd_mmc_spi_get_capacity+0x5e>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
80002016:	4b d8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002018:	f1 3a 00 08 	ld.ub	r10,r8[8]
8000201c:	f1 39 00 09 	ld.ub	r9,r8[9]
80002020:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80002024:	11 fa       	ld.ub	r10,r8[0x7]
80002026:	f5 da c0 06 	bfextu	r10,r10,0x0,0x6
8000202a:	f3 ea 11 0a 	or	r10,r9,r10<<0x10
    ++c_size;
8000202e:	2f fa       	sub	r10,-1
    capacity = (uint64_t)c_size << 19;
80002030:	f4 0b 16 0d 	lsr	r11,r10,0xd
80002034:	16 99       	mov	r9,r11
80002036:	f4 08 15 13 	lsl	r8,r10,0x13
8000203a:	4b 6a       	lddpc	r10,80002110 <sd_mmc_spi_get_capacity+0x10c>
8000203c:	f4 e9 00 00 	st.d	r10[0],r8
    capacity_mult = (c_size >> 13) & 0x01FF;
80002040:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002044:	4b 48       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
80002046:	b0 0b       	st.h	r8[0x0],r11
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
80002048:	f4 ea 00 00 	ld.d	r10,r10[0]
8000204c:	90 09       	ld.sh	r9,r8[0x0]
8000204e:	f4 08 16 09 	lsr	r8,r10,0x9
80002052:	f1 eb 11 78 	or	r8,r8,r11<<0x17
80002056:	20 18       	sub	r8,1
80002058:	b7 79       	lsl	r9,0x17
8000205a:	12 08       	add	r8,r9
8000205c:	4a f9       	lddpc	r9,80002118 <sd_mmc_spi_get_capacity+0x114>
8000205e:	93 08       	st.w	r9[0x0],r8
80002060:	c4 28       	rjmp	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
80002062:	4a a8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002064:	f1 3c 00 0a 	ld.ub	r12,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
80002068:	f1 39 00 08 	ld.ub	r9,r8[8]
8000206c:	a7 89       	lsr	r9,0x6
8000206e:	11 fe       	ld.ub	lr,r8[0x7]
80002070:	f2 0e 00 29 	add	r9,r9,lr<<0x2
80002074:	11 ee       	ld.ub	lr,r8[0x6]
80002076:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
8000207a:	ab 6e       	lsl	lr,0xa
8000207c:	1c 09       	add	r9,lr
8000207e:	2f f9       	sub	r9,-1
80002080:	f1 38 00 09 	ld.ub	r8,r8[9]
80002084:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80002088:	f8 0e 16 07 	lsr	lr,r12,0x7
8000208c:	fc 08 00 18 	add	r8,lr,r8<<0x1
80002090:	2f e8       	sub	r8,-2
80002092:	f2 08 09 49 	lsl	r9,r9,r8
80002096:	20 19       	sub	r9,1
80002098:	4a 08       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
8000209a:	91 09       	st.w	r8[0x0],r9
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
8000209c:	70 0e       	ld.w	lr,r8[0x0]
8000209e:	f7 db c0 04 	bfextu	r11,r11,0x0,0x4
800020a2:	2f fe       	sub	lr,-1
800020a4:	fc 0b 09 48 	lsl	r8,lr,r11
800020a8:	30 09       	mov	r9,0
800020aa:	49 ae       	lddpc	lr,80002110 <sd_mmc_spi_get_capacity+0x10c>
800020ac:	fc e9 00 00 	st.d	lr[0],r8
    capacity_mult = 0;
800020b0:	49 98       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
800020b2:	b0 09       	st.h	r8[0x0],r9
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
800020b4:	30 98       	mov	r8,9
800020b6:	f0 0b 18 00 	cp.b	r11,r8
800020ba:	e0 88 00 08 	brls	800020ca <sd_mmc_spi_get_capacity+0xc6>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
800020be:	49 78       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
800020c0:	70 09       	ld.w	r9,r8[0x0]
800020c2:	20 9b       	sub	r11,9
800020c4:	f2 0b 09 4b 	lsl	r11,r9,r11
800020c8:	91 0b       	st.w	r8[0x0],r11
    }
  }
  if (card_type == MMC_CARD)
800020ca:	58 0a       	cp.w	r10,0
800020cc:	c0 c1       	brne	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
800020ce:	f1 dc c0 45 	bfextu	r8,r12,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
800020d2:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
800020d6:	48 d9       	lddpc	r9,80002108 <sd_mmc_spi_get_capacity+0x104>
800020d8:	f3 39 00 0b 	ld.ub	r9,r9[11]
800020dc:	a3 7c       	lsl	r12,0x3
800020de:	f9 e9 12 59 	or	r9,r12,r9>>0x5
800020e2:	c0 c8       	rjmp	800020fa <sd_mmc_spi_get_capacity+0xf6>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
800020e4:	48 9a       	lddpc	r10,80002108 <sd_mmc_spi_get_capacity+0x104>
800020e6:	f5 39 00 0a 	ld.ub	r9,r10[10]
800020ea:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
800020ee:	f5 38 00 0b 	ld.ub	r8,r10[11]
800020f2:	a7 98       	lsr	r8,0x7
800020f4:	f0 09 00 18 	add	r8,r8,r9<<0x1
800020f8:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
800020fa:	2f f9       	sub	r9,-1
800020fc:	2f f8       	sub	r8,-1
800020fe:	b1 39       	mul	r9,r8
80002100:	48 78       	lddpc	r8,8000211c <sd_mmc_spi_get_capacity+0x118>
80002102:	b0 09       	st.h	r8[0x0],r9
}
80002104:	d8 02       	popm	pc
80002106:	00 00       	add	r0,r0
80002108:	00 00       	add	r0,r0
8000210a:	04 34       	cp.w	r4,r2
8000210c:	00 00       	add	r0,r0
8000210e:	04 32       	cp.w	r2,r2
80002110:	00 00       	add	r0,r0
80002112:	04 20       	rsub	r0,r2
80002114:	00 00       	add	r0,r0
80002116:	04 28       	rsub	r8,r2
80002118:	00 00       	add	r0,r0
8000211a:	04 2c       	rsub	r12,r2
8000211c:	00 00       	add	r0,r0
8000211e:	04 2a       	rsub	r10,r2

80002120 <sd_mmc_spi_write_close>:
//! page programming.
//!
void sd_mmc_spi_write_close (void)
{

}
80002120:	5e fc       	retal	r12
80002122:	d7 03       	nop

80002124 <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
80002124:	d4 01       	pushm	lr
80002126:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
80002128:	18 9b       	mov	r11,r12
8000212a:	fe 7c 34 00 	mov	r12,-52224
8000212e:	f0 1f 00 09 	mcall	80002150 <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
80002132:	fa cb ff fe 	sub	r11,sp,-2
80002136:	fe 7c 34 00 	mov	r12,-52224
8000213a:	f0 1f 00 07 	mcall	80002154 <sd_mmc_spi_send_and_read+0x30>
8000213e:	58 1c       	cp.w	r12,1
80002140:	c0 41       	brne	80002148 <sd_mmc_spi_send_and_read+0x24>
80002142:	e0 6c 00 ff 	mov	r12,255
80002146:	c0 28       	rjmp	8000214a <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
80002148:	1b bc       	ld.ub	r12,sp[0x3]
}
8000214a:	2f fd       	sub	sp,-4
8000214c:	d8 02       	popm	pc
8000214e:	00 00       	add	r0,r0
80002150:	80 00       	ld.sh	r0,r0[0x0]
80002152:	38 22       	mov	r2,-126
80002154:	80 00       	ld.sh	r0,r0[0x0]
80002156:	38 3e       	mov	lr,-125

80002158 <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          true when card is not busy
bool sd_mmc_spi_wait_not_busy(void)
{
80002158:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000215a:	30 0b       	mov	r11,0
8000215c:	fe 7c 34 00 	mov	r12,-52224
80002160:	f0 1f 00 10 	mcall	800021a0 <sd_mmc_spi_wait_not_busy+0x48>
80002164:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
80002166:	e0 65 00 ff 	mov	r5,255
8000216a:	48 f4       	lddpc	r4,800021a4 <sd_mmc_spi_wait_not_busy+0x4c>
8000216c:	3f f6       	mov	r6,-1
8000216e:	c0 b8       	rjmp	80002184 <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
80002170:	2f f7       	sub	r7,-1
    if (retry == 200000)
80002172:	e2 57 0d 40 	cp.w	r7,200000
80002176:	c0 71       	brne	80002184 <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002178:	30 0b       	mov	r11,0
8000217a:	fe 7c 34 00 	mov	r12,-52224
8000217e:	f0 1f 00 0b 	mcall	800021a8 <sd_mmc_spi_wait_not_busy+0x50>
80002182:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
80002184:	0a 9c       	mov	r12,r5
80002186:	f0 1f 00 0a 	mcall	800021ac <sd_mmc_spi_wait_not_busy+0x54>
8000218a:	a8 8c       	st.b	r4[0x0],r12
8000218c:	ec 0c 18 00 	cp.b	r12,r6
80002190:	cf 01       	brne	80002170 <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return false;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002192:	30 0b       	mov	r11,0
80002194:	fe 7c 34 00 	mov	r12,-52224
80002198:	f0 1f 00 04 	mcall	800021a8 <sd_mmc_spi_wait_not_busy+0x50>
8000219c:	da 2a       	popm	r4-r7,pc,r12=1
8000219e:	00 00       	add	r0,r0
800021a0:	80 00       	ld.sh	r0,r0[0x0]
800021a2:	36 f2       	mov	r2,111
800021a4:	00 00       	add	r0,r0
800021a6:	04 44       	or	r4,r2
800021a8:	80 00       	ld.sh	r0,r0[0x0]
800021aa:	37 3e       	mov	lr,115
800021ac:	80 00       	ld.sh	r0,r0[0x0]
800021ae:	21 24       	sub	r4,18

800021b0 <sd_mmc_spi_write_open>:
//! @param  pos   Sector address
//!
//! @return bit
//!   The open succeeded      -> true
bool sd_mmc_spi_write_open (uint32_t pos)
{
800021b0:	d4 01       	pushm	lr
  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = pos << 9; // gl_ptr_mem = pos * 512
800021b2:	a9 7c       	lsl	r12,0x9
800021b4:	48 38       	lddpc	r8,800021c0 <sd_mmc_spi_write_open+0x10>
800021b6:	91 0c       	st.w	r8[0x0],r12

  // wait for MMC not busy
  return sd_mmc_spi_wait_not_busy();
800021b8:	f0 1f 00 03 	mcall	800021c4 <sd_mmc_spi_write_open+0x14>
}
800021bc:	d8 02       	popm	pc
800021be:	00 00       	add	r0,r0
800021c0:	00 00       	add	r0,r0
800021c2:	00 10       	sub	r0,r0
800021c4:	80 00       	ld.sh	r0,r0[0x0]
800021c6:	21 58       	sub	r8,21

800021c8 <sd_mmc_spi_read_close>:

//!
//! @brief This function unselects the current SD_MMC memory.
//!
bool sd_mmc_spi_read_close (void)
{
800021c8:	d4 01       	pushm	lr
  if (false == sd_mmc_spi_wait_not_busy())
800021ca:	f0 1f 00 02 	mcall	800021d0 <sd_mmc_spi_read_close+0x8>
    return false;
  return true;
}
800021ce:	d8 02       	popm	pc
800021d0:	80 00       	ld.sh	r0,r0[0x0]
800021d2:	21 58       	sub	r8,21

800021d4 <sd_mmc_spi_read_open>:
//! @param  pos   Sector address
//!
//! @return bit
//!   The open succeeded      -> true
bool sd_mmc_spi_read_open (uint32_t pos)
{
800021d4:	d4 01       	pushm	lr
  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = pos << 9;        // gl_ptr_mem = pos * 512
800021d6:	a9 7c       	lsl	r12,0x9
800021d8:	48 38       	lddpc	r8,800021e4 <sd_mmc_spi_read_open+0x10>
800021da:	91 0c       	st.w	r8[0x0],r12

  // wait for MMC not busy
  return sd_mmc_spi_wait_not_busy();
800021dc:	f0 1f 00 03 	mcall	800021e8 <sd_mmc_spi_read_open+0x14>
}
800021e0:	d8 02       	popm	pc
800021e2:	00 00       	add	r0,r0
800021e4:	00 00       	add	r0,r0
800021e6:	00 10       	sub	r0,r0
800021e8:	80 00       	ld.sh	r0,r0[0x0]
800021ea:	21 58       	sub	r8,21

800021ec <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
800021ec:	eb cd 40 f8 	pushm	r3-r7,lr
800021f0:	18 96       	mov	r6,r12
800021f2:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
800021f4:	e0 6b 00 ff 	mov	r11,255
800021f8:	fe 7c 34 00 	mov	r12,-52224
800021fc:	f0 1f 00 2b 	mcall	800022a8 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
80002200:	0c 9b       	mov	r11,r6
80002202:	a7 ab       	sbr	r11,0x6
80002204:	5c 5b       	castu.b	r11
80002206:	fe 7c 34 00 	mov	r12,-52224
8000220a:	f0 1f 00 28 	mcall	800022a8 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
8000220e:	ee 0b 16 18 	lsr	r11,r7,0x18
80002212:	fe 7c 34 00 	mov	r12,-52224
80002216:	f0 1f 00 25 	mcall	800022a8 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
8000221a:	ee 0b 16 10 	lsr	r11,r7,0x10
8000221e:	fe 7c 34 00 	mov	r12,-52224
80002222:	f0 1f 00 22 	mcall	800022a8 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
80002226:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
8000222a:	fe 7c 34 00 	mov	r12,-52224
8000222e:	f0 1f 00 1f 	mcall	800022a8 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
80002232:	0e 9b       	mov	r11,r7
80002234:	5c 7b       	castu.h	r11
80002236:	fe 7c 34 00 	mov	r12,-52224
8000223a:	f0 1f 00 1c 	mcall	800022a8 <sd_mmc_spi_command+0xbc>
  switch(command)
8000223e:	30 08       	mov	r8,0
80002240:	f0 06 18 00 	cp.b	r6,r8
80002244:	c0 60       	breq	80002250 <sd_mmc_spi_command+0x64>
80002246:	30 88       	mov	r8,8
80002248:	f0 06 18 00 	cp.b	r6,r8
8000224c:	c1 01       	brne	8000226c <sd_mmc_spi_command+0x80>
8000224e:	c0 88       	rjmp	8000225e <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
80002250:	e0 6b 00 95 	mov	r11,149
80002254:	fe 7c 34 00 	mov	r12,-52224
80002258:	f0 1f 00 14 	mcall	800022a8 <sd_mmc_spi_command+0xbc>
         break;
8000225c:	c0 e8       	rjmp	80002278 <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
8000225e:	e0 6b 00 87 	mov	r11,135
80002262:	fe 7c 34 00 	mov	r12,-52224
80002266:	f0 1f 00 11 	mcall	800022a8 <sd_mmc_spi_command+0xbc>
         break;
8000226a:	c0 78       	rjmp	80002278 <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
8000226c:	e0 6b 00 ff 	mov	r11,255
80002270:	fe 7c 34 00 	mov	r12,-52224
80002274:	f0 1f 00 0d 	mcall	800022a8 <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
80002278:	3f f9       	mov	r9,-1
8000227a:	48 d8       	lddpc	r8,800022ac <sd_mmc_spi_command+0xc0>
8000227c:	b0 89       	st.b	r8[0x0],r9
8000227e:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002280:	e0 64 00 ff 	mov	r4,255
80002284:	10 93       	mov	r3,r8
80002286:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
80002288:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
8000228a:	c0 68       	rjmp	80002296 <sd_mmc_spi_command+0xaa>
  {
    retry++;
8000228c:	2f f7       	sub	r7,-1
8000228e:	5c 57       	castu.b	r7
    if(retry > 10) break;
80002290:	ea 07 18 00 	cp.b	r7,r5
80002294:	c0 80       	breq	800022a4 <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002296:	08 9c       	mov	r12,r4
80002298:	f0 1f 00 06 	mcall	800022b0 <sd_mmc_spi_command+0xc4>
8000229c:	a6 8c       	st.b	r3[0x0],r12
8000229e:	ec 0c 18 00 	cp.b	r12,r6
800022a2:	cf 50       	breq	8000228c <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
800022a4:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800022a8:	80 00       	ld.sh	r0,r0[0x0]
800022aa:	38 22       	mov	r2,-126
800022ac:	00 00       	add	r0,r0
800022ae:	04 44       	or	r4,r2
800022b0:	80 00       	ld.sh	r0,r0[0x0]
800022b2:	21 24       	sub	r4,18

800022b4 <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
800022b4:	eb cd 40 c0 	pushm	r6-r7,lr
800022b8:	18 97       	mov	r7,r12
800022ba:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800022bc:	30 0b       	mov	r11,0
800022be:	fe 7c 34 00 	mov	r12,-52224
800022c2:	f0 1f 00 09 	mcall	800022e4 <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
800022c6:	0c 9b       	mov	r11,r6
800022c8:	0e 9c       	mov	r12,r7
800022ca:	f0 1f 00 08 	mcall	800022e8 <sd_mmc_spi_send_command+0x34>
800022ce:	48 87       	lddpc	r7,800022ec <sd_mmc_spi_send_command+0x38>
800022d0:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800022d2:	30 0b       	mov	r11,0
800022d4:	fe 7c 34 00 	mov	r12,-52224
800022d8:	f0 1f 00 06 	mcall	800022f0 <sd_mmc_spi_send_command+0x3c>
  return r1;
}
800022dc:	0f 8c       	ld.ub	r12,r7[0x0]
800022de:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800022e2:	00 00       	add	r0,r0
800022e4:	80 00       	ld.sh	r0,r0[0x0]
800022e6:	36 f2       	mov	r2,111
800022e8:	80 00       	ld.sh	r0,r0[0x0]
800022ea:	21 ec       	sub	r12,30
800022ec:	00 00       	add	r0,r0
800022ee:	04 44       	or	r4,r2
800022f0:	80 00       	ld.sh	r0,r0[0x0]
800022f2:	37 3e       	mov	lr,115

800022f4 <sd_mmc_spi_check_presence>:
//!
//! @return bit
//!   The memory is present (true)
//!   The memory does not respond (disconnected) (false)
bool sd_mmc_spi_check_presence(void)
{
800022f4:	eb cd 40 fe 	pushm	r1-r7,lr
  uint16_t retry;

  retry = 0;
  if (sd_mmc_spi_init_done == false)
800022f8:	49 a8       	lddpc	r8,80002360 <sd_mmc_spi_check_presence+0x6c>
800022fa:	11 89       	ld.ub	r9,r8[0x0]
800022fc:	30 08       	mov	r8,0
800022fe:	f0 09 18 00 	cp.b	r9,r8
80002302:	c1 f1       	brne	80002340 <sd_mmc_spi_check_presence+0x4c>
80002304:	30 07       	mov	r7,0
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
80002306:	0e 94       	mov	r4,r7
80002308:	49 73       	lddpc	r3,80002364 <sd_mmc_spi_check_presence+0x70>
8000230a:	30 16       	mov	r6,1
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000230c:	e0 62 00 ff 	mov	r2,255
80002310:	fe 71 34 00 	mov	r1,-52224
      retry++;
      if (retry > 10)
80002314:	30 b5       	mov	r5,11
80002316:	c0 c8       	rjmp	8000232e <sd_mmc_spi_check_presence+0x3a>
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002318:	04 9b       	mov	r11,r2
8000231a:	02 9c       	mov	r12,r1
8000231c:	f0 1f 00 13 	mcall	80002368 <sd_mmc_spi_check_presence+0x74>
      retry++;
80002320:	2f f7       	sub	r7,-1
80002322:	5c 87       	casts.h	r7
      if (retry > 10)
80002324:	ea 07 19 00 	cp.h	r7,r5
80002328:	c0 31       	brne	8000232e <sd_mmc_spi_check_presence+0x3a>
8000232a:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
  retry = 0;
  if (sd_mmc_spi_init_done == false)
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
8000232e:	08 9b       	mov	r11,r4
80002330:	08 9c       	mov	r12,r4
80002332:	f0 1f 00 0f 	mcall	8000236c <sd_mmc_spi_check_presence+0x78>
80002336:	a6 8c       	st.b	r3[0x0],r12
80002338:	ec 0c 18 00 	cp.b	r12,r6
8000233c:	ce e1       	brne	80002318 <sd_mmc_spi_check_presence+0x24>
8000233e:	c0 e8       	rjmp	8000235a <sd_mmc_spi_check_presence+0x66>
    return true;
  }
  else
  {
    // If memory already initialized, send a CRC command (CMD59) (supported only if card is initialized)
    if ((r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0)) == 0x00)
80002340:	30 0b       	mov	r11,0
80002342:	33 bc       	mov	r12,59
80002344:	f0 1f 00 0a 	mcall	8000236c <sd_mmc_spi_check_presence+0x78>
80002348:	48 78       	lddpc	r8,80002364 <sd_mmc_spi_check_presence+0x70>
8000234a:	b0 8c       	st.b	r8[0x0],r12
8000234c:	58 0c       	cp.w	r12,0
8000234e:	c0 60       	breq	8000235a <sd_mmc_spi_check_presence+0x66>
      return true;
    sd_mmc_spi_init_done = false;
80002350:	30 09       	mov	r9,0
80002352:	48 48       	lddpc	r8,80002360 <sd_mmc_spi_check_presence+0x6c>
80002354:	b0 89       	st.b	r8[0x0],r9
80002356:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
    return false;
8000235a:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
8000235e:	00 00       	add	r0,r0
80002360:	00 00       	add	r0,r0
80002362:	00 28       	rsub	r8,r0
80002364:	00 00       	add	r0,r0
80002366:	04 44       	or	r4,r2
80002368:	80 00       	ld.sh	r0,r0[0x0]
8000236a:	38 22       	mov	r2,-126
8000236c:	80 00       	ld.sh	r0,r0[0x0]
8000236e:	22 b4       	sub	r4,43

80002370 <sd_mmc_spi_write_sector_from_ram>:
//! @return bit
//!   The write succeeded   -> true
//!   The write failed      -> false
//!
bool sd_mmc_spi_write_sector_from_ram(const void *ram)
{
80002370:	eb cd 40 e0 	pushm	r5-r7,lr
80002374:	18 97       	mov	r7,r12
  const uint8_t *_ram = ram;
  uint16_t i;

  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002376:	f0 1f 00 49 	mcall	80002498 <sd_mmc_spi_write_sector_from_ram+0x128>
8000237a:	e0 80 00 8c 	breq	80002492 <sd_mmc_spi_write_sector_from_ram+0x122>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
8000237e:	30 0b       	mov	r11,0
80002380:	fe 7c 34 00 	mov	r12,-52224
80002384:	f0 1f 00 46 	mcall	8000249c <sd_mmc_spi_write_sector_from_ram+0x12c>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80002388:	4c 68       	lddpc	r8,800024a0 <sd_mmc_spi_write_sector_from_ram+0x130>
8000238a:	11 89       	ld.ub	r9,r8[0x0]
8000238c:	30 38       	mov	r8,3
8000238e:	f0 09 18 00 	cp.b	r9,r8
80002392:	c0 a1       	brne	800023a6 <sd_mmc_spi_write_sector_from_ram+0x36>
    r1 = sd_mmc_spi_command(MMC_WRITE_BLOCK, gl_ptr_mem>>9);
80002394:	4c 48       	lddpc	r8,800024a4 <sd_mmc_spi_write_sector_from_ram+0x134>
80002396:	70 0b       	ld.w	r11,r8[0x0]
80002398:	a9 9b       	lsr	r11,0x9
8000239a:	31 8c       	mov	r12,24
8000239c:	f0 1f 00 43 	mcall	800024a8 <sd_mmc_spi_write_sector_from_ram+0x138>
800023a0:	4c 38       	lddpc	r8,800024ac <sd_mmc_spi_write_sector_from_ram+0x13c>
800023a2:	b0 8c       	st.b	r8[0x0],r12
800023a4:	c0 88       	rjmp	800023b4 <sd_mmc_spi_write_sector_from_ram+0x44>
  } else {
    r1 = sd_mmc_spi_command(MMC_WRITE_BLOCK, gl_ptr_mem);
800023a6:	4c 08       	lddpc	r8,800024a4 <sd_mmc_spi_write_sector_from_ram+0x134>
800023a8:	70 0b       	ld.w	r11,r8[0x0]
800023aa:	31 8c       	mov	r12,24
800023ac:	f0 1f 00 3f 	mcall	800024a8 <sd_mmc_spi_write_sector_from_ram+0x138>
800023b0:	4b f8       	lddpc	r8,800024ac <sd_mmc_spi_write_sector_from_ram+0x13c>
800023b2:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if(r1 != 0x00)
800023b4:	4b e8       	lddpc	r8,800024ac <sd_mmc_spi_write_sector_from_ram+0x13c>
800023b6:	11 89       	ld.ub	r9,r8[0x0]
800023b8:	30 08       	mov	r8,0
800023ba:	f0 09 18 00 	cp.b	r9,r8
800023be:	c0 80       	breq	800023ce <sd_mmc_spi_write_sector_from_ram+0x5e>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800023c0:	30 0b       	mov	r11,0
800023c2:	fe 7c 34 00 	mov	r12,-52224
800023c6:	f0 1f 00 3b 	mcall	800024b0 <sd_mmc_spi_write_sector_from_ram+0x140>
800023ca:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
    return false;
  }
  // send dummy
  spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
800023ce:	e0 6b 00 ff 	mov	r11,255
800023d2:	fe 7c 34 00 	mov	r12,-52224
800023d6:	f0 1f 00 38 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>

  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
800023da:	e0 6b 00 fe 	mov	r11,254
800023de:	fe 7c 34 00 	mov	r12,-52224
800023e2:	f0 1f 00 35 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>
//!
//! @return bit
//!   The write succeeded   -> true
//!   The write failed      -> false
//!
bool sd_mmc_spi_write_sector_from_ram(const void *ram)
800023e6:	ee c6 fe 00 	sub	r6,r7,-512
  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
  // write data
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,*_ram++);
800023ea:	fe 75 34 00 	mov	r5,-52224
800023ee:	0f 3b       	ld.ub	r11,r7++
800023f0:	0a 9c       	mov	r12,r5
800023f2:	f0 1f 00 31 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction

  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
  // write data
  for(i=0;i<MMC_SECTOR_SIZE;i++)
800023f6:	0c 37       	cp.w	r7,r6
800023f8:	cf b1       	brne	800023ee <sd_mmc_spi_write_sector_from_ram+0x7e>
  {
    spi_write(SD_MMC_SPI,*_ram++);
  }

  spi_write(SD_MMC_SPI,0xFF);    // send CRC (field required but value ignored)
800023fa:	e0 6b 00 ff 	mov	r11,255
800023fe:	fe 7c 34 00 	mov	r12,-52224
80002402:	f0 1f 00 2d 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);
80002406:	e0 6b 00 ff 	mov	r11,255
8000240a:	fe 7c 34 00 	mov	r12,-52224
8000240e:	f0 1f 00 2a 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>

  // read data response token
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002412:	e0 6c 00 ff 	mov	r12,255
80002416:	f0 1f 00 29 	mcall	800024b8 <sd_mmc_spi_write_sector_from_ram+0x148>
8000241a:	4a 58       	lddpc	r8,800024ac <sd_mmc_spi_write_sector_from_ram+0x13c>
8000241c:	b0 8c       	st.b	r8[0x0],r12
  if( (r1&MMC_DR_MASK) != MMC_DR_ACCEPT)
8000241e:	f9 dc c0 05 	bfextu	r12,r12,0x0,0x5
80002422:	58 5c       	cp.w	r12,5
80002424:	c1 40       	breq	8000244c <sd_mmc_spi_write_sector_from_ram+0xdc>
  {
    spi_write(SD_MMC_SPI,0xFF);    // send dummy bytes
80002426:	e0 6b 00 ff 	mov	r11,255
8000242a:	fe 7c 34 00 	mov	r12,-52224
8000242e:	f0 1f 00 22 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>
    spi_write(SD_MMC_SPI,0xFF);
80002432:	e0 6b 00 ff 	mov	r11,255
80002436:	fe 7c 34 00 	mov	r12,-52224
8000243a:	f0 1f 00 1f 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000243e:	30 0b       	mov	r11,0
80002440:	fe 7c 34 00 	mov	r12,-52224
80002444:	f0 1f 00 1b 	mcall	800024b0 <sd_mmc_spi_write_sector_from_ram+0x140>
80002448:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
    return false;         // return ERROR byte
  }

  spi_write(SD_MMC_SPI,0xFF);    // send dummy bytes
8000244c:	e0 6b 00 ff 	mov	r11,255
80002450:	fe 7c 34 00 	mov	r12,-52224
80002454:	f0 1f 00 18 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);
80002458:	e0 6b 00 ff 	mov	r11,255
8000245c:	fe 7c 34 00 	mov	r12,-52224
80002460:	f0 1f 00 15 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>

  // release chip select
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002464:	30 0b       	mov	r11,0
80002466:	fe 7c 34 00 	mov	r12,-52224
8000246a:	f0 1f 00 12 	mcall	800024b0 <sd_mmc_spi_write_sector_from_ram+0x140>
  gl_ptr_mem += 512;        // Update the memory pointer.
8000246e:	48 e8       	lddpc	r8,800024a4 <sd_mmc_spi_write_sector_from_ram+0x134>
80002470:	70 09       	ld.w	r9,r8[0x0]
80002472:	f2 c9 fe 00 	sub	r9,r9,-512
80002476:	91 09       	st.w	r8[0x0],r9
80002478:	30 07       	mov	r7,0
  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
  {
    i++;
    if (i == 10)
8000247a:	30 a6       	mov	r6,10
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
  gl_ptr_mem += 512;        // Update the memory pointer.

  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
8000247c:	c0 68       	rjmp	80002488 <sd_mmc_spi_write_sector_from_ram+0x118>
  {
    i++;
8000247e:	2f f7       	sub	r7,-1
80002480:	5c 87       	casts.h	r7
    if (i == 10)
80002482:	ec 07 19 00 	cp.h	r7,r6
80002486:	c0 60       	breq	80002492 <sd_mmc_spi_write_sector_from_ram+0x122>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
  gl_ptr_mem += 512;        // Update the memory pointer.

  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
80002488:	f0 1f 00 04 	mcall	80002498 <sd_mmc_spi_write_sector_from_ram+0x128>
8000248c:	cf 90       	breq	8000247e <sd_mmc_spi_write_sector_from_ram+0x10e>
8000248e:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002492:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002496:	00 00       	add	r0,r0
80002498:	80 00       	ld.sh	r0,r0[0x0]
8000249a:	21 58       	sub	r8,21
8000249c:	80 00       	ld.sh	r0,r0[0x0]
8000249e:	36 f2       	mov	r2,111
800024a0:	00 00       	add	r0,r0
800024a2:	04 32       	cp.w	r2,r2
800024a4:	00 00       	add	r0,r0
800024a6:	00 10       	sub	r0,r0
800024a8:	80 00       	ld.sh	r0,r0[0x0]
800024aa:	21 ec       	sub	r12,30
800024ac:	00 00       	add	r0,r0
800024ae:	04 44       	or	r4,r2
800024b0:	80 00       	ld.sh	r0,r0[0x0]
800024b2:	37 3e       	mov	lr,115
800024b4:	80 00       	ld.sh	r0,r0[0x0]
800024b6:	38 22       	mov	r2,-126
800024b8:	80 00       	ld.sh	r0,r0[0x0]
800024ba:	21 24       	sub	r4,18

800024bc <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR


int sd_mmc_spi_check_hc(void)
{
800024bc:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800024c0:	f0 1f 00 1c 	mcall	80002530 <sd_mmc_spi_check_hc+0x74>
800024c4:	c0 31       	brne	800024ca <sd_mmc_spi_check_hc+0xe>
800024c6:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800024ca:	30 0b       	mov	r11,0
800024cc:	fe 7c 34 00 	mov	r12,-52224
800024d0:	f0 1f 00 19 	mcall	80002534 <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
800024d4:	30 0b       	mov	r11,0
800024d6:	33 ac       	mov	r12,58
800024d8:	f0 1f 00 18 	mcall	80002538 <sd_mmc_spi_check_hc+0x7c>
800024dc:	49 88       	lddpc	r8,8000253c <sd_mmc_spi_check_hc+0x80>
800024de:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
800024e0:	58 0c       	cp.w	r12,0
800024e2:	c0 80       	breq	800024f2 <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800024e4:	30 0b       	mov	r11,0
800024e6:	fe 7c 34 00 	mov	r12,-52224
800024ea:	f0 1f 00 16 	mcall	80002540 <sd_mmc_spi_check_hc+0x84>
800024ee:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
800024f2:	e0 6c 00 ff 	mov	r12,255
800024f6:	f0 1f 00 14 	mcall	80002544 <sd_mmc_spi_check_hc+0x88>
800024fa:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800024fc:	e0 6c 00 ff 	mov	r12,255
80002500:	f0 1f 00 11 	mcall	80002544 <sd_mmc_spi_check_hc+0x88>
80002504:	48 e7       	lddpc	r7,8000253c <sd_mmc_spi_check_hc+0x80>
80002506:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002508:	e0 6c 00 ff 	mov	r12,255
8000250c:	f0 1f 00 0e 	mcall	80002544 <sd_mmc_spi_check_hc+0x88>
80002510:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002512:	e0 6c 00 ff 	mov	r12,255
80002516:	f0 1f 00 0c 	mcall	80002544 <sd_mmc_spi_check_hc+0x88>
8000251a:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000251c:	30 0b       	mov	r11,0
8000251e:	fe 7c 34 00 	mov	r12,-52224
80002522:	f0 1f 00 08 	mcall	80002540 <sd_mmc_spi_check_hc+0x84>
80002526:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
8000252a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000252e:	00 00       	add	r0,r0
80002530:	80 00       	ld.sh	r0,r0[0x0]
80002532:	21 58       	sub	r8,21
80002534:	80 00       	ld.sh	r0,r0[0x0]
80002536:	36 f2       	mov	r2,111
80002538:	80 00       	ld.sh	r0,r0[0x0]
8000253a:	21 ec       	sub	r12,30
8000253c:	00 00       	add	r0,r0
8000253e:	04 44       	or	r4,r2
80002540:	80 00       	ld.sh	r0,r0[0x0]
80002542:	37 3e       	mov	lr,115
80002544:	80 00       	ld.sh	r0,r0[0x0]
80002546:	21 24       	sub	r4,18

80002548 <sd_mmc_spi_get_if>:
//!                true
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
80002548:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
8000254c:	f0 1f 00 27 	mcall	800025e8 <sd_mmc_spi_get_if+0xa0>
80002550:	c0 31       	brne	80002556 <sd_mmc_spi_get_if+0xe>
80002552:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002556:	30 0b       	mov	r11,0
80002558:	fe 7c 34 00 	mov	r12,-52224
8000255c:	f0 1f 00 24 	mcall	800025ec <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
80002560:	e0 6b 01 aa 	mov	r11,426
80002564:	30 8c       	mov	r12,8
80002566:	f0 1f 00 23 	mcall	800025f0 <sd_mmc_spi_get_if+0xa8>
8000256a:	4a 38       	lddpc	r8,800025f4 <sd_mmc_spi_get_if+0xac>
8000256c:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
8000256e:	e2 1c 00 04 	andl	r12,0x4,COH
80002572:	c0 80       	breq	80002582 <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002574:	30 0b       	mov	r11,0
80002576:	fe 7c 34 00 	mov	r12,-52224
8000257a:	f0 1f 00 20 	mcall	800025f8 <sd_mmc_spi_get_if+0xb0>
8000257e:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002582:	e0 6c 00 ff 	mov	r12,255
80002586:	f0 1f 00 1e 	mcall	800025fc <sd_mmc_spi_get_if+0xb4>
8000258a:	49 b7       	lddpc	r7,800025f4 <sd_mmc_spi_get_if+0xac>
8000258c:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000258e:	e0 6c 00 ff 	mov	r12,255
80002592:	f0 1f 00 1b 	mcall	800025fc <sd_mmc_spi_get_if+0xb4>
80002596:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002598:	e0 6c 00 ff 	mov	r12,255
8000259c:	f0 1f 00 18 	mcall	800025fc <sd_mmc_spi_get_if+0xb4>
800025a0:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
800025a2:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800025a6:	c0 81       	brne	800025b6 <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025a8:	30 0b       	mov	r11,0
800025aa:	fe 7c 34 00 	mov	r12,-52224
800025ae:	f0 1f 00 13 	mcall	800025f8 <sd_mmc_spi_get_if+0xb0>
800025b2:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
800025b6:	e0 6c 00 ff 	mov	r12,255
800025ba:	f0 1f 00 11 	mcall	800025fc <sd_mmc_spi_get_if+0xb4>
800025be:	48 e8       	lddpc	r8,800025f4 <sd_mmc_spi_get_if+0xac>
800025c0:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
800025c2:	3a a8       	mov	r8,-86
800025c4:	f0 0c 18 00 	cp.b	r12,r8
800025c8:	c0 80       	breq	800025d8 <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025ca:	30 0b       	mov	r11,0
800025cc:	fe 7c 34 00 	mov	r12,-52224
800025d0:	f0 1f 00 0a 	mcall	800025f8 <sd_mmc_spi_get_if+0xb0>
800025d4:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025d8:	30 0b       	mov	r11,0
800025da:	fe 7c 34 00 	mov	r12,-52224
800025de:	f0 1f 00 07 	mcall	800025f8 <sd_mmc_spi_get_if+0xb0>
800025e2:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
800025e6:	00 00       	add	r0,r0
800025e8:	80 00       	ld.sh	r0,r0[0x0]
800025ea:	21 58       	sub	r8,21
800025ec:	80 00       	ld.sh	r0,r0[0x0]
800025ee:	36 f2       	mov	r2,111
800025f0:	80 00       	ld.sh	r0,r0[0x0]
800025f2:	21 ec       	sub	r12,30
800025f4:	00 00       	add	r0,r0
800025f6:	04 44       	or	r4,r2
800025f8:	80 00       	ld.sh	r0,r0[0x0]
800025fa:	37 3e       	mov	lr,115
800025fc:	80 00       	ld.sh	r0,r0[0x0]
800025fe:	21 24       	sub	r4,18

80002600 <sd_mmc_spi_read_sector_to_ram>:
//! @return bit
//!   The read succeeded   -> true
//!   The read failed (bad address, etc.)  -> false
//!/
bool sd_mmc_spi_read_sector_to_ram(void *ram)
{
80002600:	eb cd 40 f8 	pushm	r3-r7,lr
80002604:	20 1d       	sub	sp,4
80002606:	18 93       	mov	r3,r12
  uint8_t *_ram = ram;
  uint16_t  i;
  uint16_t  read_time_out;
  unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002608:	f0 1f 00 48 	mcall	80002728 <sd_mmc_spi_read_sector_to_ram+0x128>
8000260c:	e0 80 00 8a 	breq	80002720 <sd_mmc_spi_read_sector_to_ram+0x120>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002610:	30 0b       	mov	r11,0
80002612:	fe 7c 34 00 	mov	r12,-52224
80002616:	f0 1f 00 46 	mcall	8000272c <sd_mmc_spi_read_sector_to_ram+0x12c>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
8000261a:	4c 68       	lddpc	r8,80002730 <sd_mmc_spi_read_sector_to_ram+0x130>
8000261c:	11 89       	ld.ub	r9,r8[0x0]
8000261e:	30 38       	mov	r8,3
80002620:	f0 09 18 00 	cp.b	r9,r8
80002624:	c0 a1       	brne	80002638 <sd_mmc_spi_read_sector_to_ram+0x38>
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem>>9);
80002626:	4c 48       	lddpc	r8,80002734 <sd_mmc_spi_read_sector_to_ram+0x134>
80002628:	70 0b       	ld.w	r11,r8[0x0]
8000262a:	a9 9b       	lsr	r11,0x9
8000262c:	31 1c       	mov	r12,17
8000262e:	f0 1f 00 43 	mcall	80002738 <sd_mmc_spi_read_sector_to_ram+0x138>
80002632:	4c 38       	lddpc	r8,8000273c <sd_mmc_spi_read_sector_to_ram+0x13c>
80002634:	b0 8c       	st.b	r8[0x0],r12
80002636:	c0 88       	rjmp	80002646 <sd_mmc_spi_read_sector_to_ram+0x46>
  } else {
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem);
80002638:	4b f8       	lddpc	r8,80002734 <sd_mmc_spi_read_sector_to_ram+0x134>
8000263a:	70 0b       	ld.w	r11,r8[0x0]
8000263c:	31 1c       	mov	r12,17
8000263e:	f0 1f 00 3f 	mcall	80002738 <sd_mmc_spi_read_sector_to_ram+0x138>
80002642:	4b f8       	lddpc	r8,8000273c <sd_mmc_spi_read_sector_to_ram+0x13c>
80002644:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if (r1 != 0x00)
80002646:	4b e8       	lddpc	r8,8000273c <sd_mmc_spi_read_sector_to_ram+0x13c>
80002648:	11 89       	ld.ub	r9,r8[0x0]
8000264a:	30 08       	mov	r8,0
8000264c:	f0 09 18 00 	cp.b	r9,r8
80002650:	c1 20       	breq	80002674 <sd_mmc_spi_read_sector_to_ram+0x74>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002652:	30 0b       	mov	r11,0
80002654:	fe 7c 34 00 	mov	r12,-52224
80002658:	f0 1f 00 3a 	mcall	80002740 <sd_mmc_spi_read_sector_to_ram+0x140>
8000265c:	30 0c       	mov	r12,0
    return false;
8000265e:	c6 18       	rjmp	80002720 <sd_mmc_spi_read_sector_to_ram+0x120>

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
  {
     read_time_out--;
80002660:	20 17       	sub	r7,1
80002662:	5c 87       	casts.h	r7
     if (read_time_out == 0)   // TIME-OUT
80002664:	c0 e1       	brne	80002680 <sd_mmc_spi_read_sector_to_ram+0x80>
     {
       spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
80002666:	30 0b       	mov	r11,0
80002668:	fe 7c 34 00 	mov	r12,-52224
8000266c:	f0 1f 00 35 	mcall	80002740 <sd_mmc_spi_read_sector_to_ram+0x140>
80002670:	30 0c       	mov	r12,0
       return false;
80002672:	c5 78       	rjmp	80002720 <sd_mmc_spi_read_sector_to_ram+0x120>
80002674:	e0 67 75 30 	mov	r7,30000
    return false;
  }

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002678:	e0 65 00 ff 	mov	r5,255
8000267c:	4b 04       	lddpc	r4,8000273c <sd_mmc_spi_read_sector_to_ram+0x13c>
8000267e:	3f f6       	mov	r6,-1
80002680:	0a 9c       	mov	r12,r5
80002682:	f0 1f 00 31 	mcall	80002744 <sd_mmc_spi_read_sector_to_ram+0x144>
80002686:	a8 8c       	st.b	r4[0x0],r12
80002688:	ec 0c 18 00 	cp.b	r12,r6
8000268c:	ce a0       	breq	80002660 <sd_mmc_spi_read_sector_to_ram+0x60>
       return false;
     }
  }

  // check token
  if (r1 != MMC_STARTBLOCK_READ)
8000268e:	3f e8       	mov	r8,-2
80002690:	f0 0c 18 00 	cp.b	r12,r8
80002694:	c0 e0       	breq	800026b0 <sd_mmc_spi_read_sector_to_ram+0xb0>
  {
    spi_write(SD_MMC_SPI,0xFF);
80002696:	e0 6b 00 ff 	mov	r11,255
8000269a:	fe 7c 34 00 	mov	r12,-52224
8000269e:	f0 1f 00 2b 	mcall	80002748 <sd_mmc_spi_read_sector_to_ram+0x148>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800026a2:	30 0b       	mov	r11,0
800026a4:	fe 7c 34 00 	mov	r12,-52224
800026a8:	f0 1f 00 26 	mcall	80002740 <sd_mmc_spi_read_sector_to_ram+0x140>
800026ac:	30 0c       	mov	r12,0
    return false;
800026ae:	c3 98       	rjmp	80002720 <sd_mmc_spi_read_sector_to_ram+0x120>
//!   The read succeeded   -> true
//!   The read failed (bad address, etc.)  -> false
//!/
bool sd_mmc_spi_read_sector_to_ram(void *ram)
{
  uint8_t *_ram = ram;
800026b0:	06 97       	mov	r7,r3
//!
//! @return bit
//!   The read succeeded   -> true
//!   The read failed (bad address, etc.)  -> false
//!/
bool sd_mmc_spi_read_sector_to_ram(void *ram)
800026b2:	e6 c5 fe 00 	sub	r5,r3,-512
  }

  // store datablock
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,0xFF);
800026b6:	e0 64 00 ff 	mov	r4,255
800026ba:	fe 76 34 00 	mov	r6,-52224
    spi_read(SD_MMC_SPI,&data_read);
800026be:	fa c3 ff fe 	sub	r3,sp,-2
  }

  // store datablock
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,0xFF);
800026c2:	08 9b       	mov	r11,r4
800026c4:	0c 9c       	mov	r12,r6
800026c6:	f0 1f 00 21 	mcall	80002748 <sd_mmc_spi_read_sector_to_ram+0x148>
    spi_read(SD_MMC_SPI,&data_read);
800026ca:	06 9b       	mov	r11,r3
800026cc:	0c 9c       	mov	r12,r6
800026ce:	f0 1f 00 20 	mcall	8000274c <sd_mmc_spi_read_sector_to_ram+0x14c>
    *_ram++=data_read;
800026d2:	9a 18       	ld.sh	r8,sp[0x2]
800026d4:	0e c8       	st.b	r7++,r8
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
    return false;
  }

  // store datablock
  for(i=0;i<MMC_SECTOR_SIZE;i++)
800026d6:	0a 37       	cp.w	r7,r5
800026d8:	cf 51       	brne	800026c2 <sd_mmc_spi_read_sector_to_ram+0xc2>
  {
    spi_write(SD_MMC_SPI,0xFF);
    spi_read(SD_MMC_SPI,&data_read);
    *_ram++=data_read;
  }
  gl_ptr_mem += 512;     // Update the memory pointer.
800026da:	49 78       	lddpc	r8,80002734 <sd_mmc_spi_read_sector_to_ram+0x134>
800026dc:	70 09       	ld.w	r9,r8[0x0]
800026de:	f2 c9 fe 00 	sub	r9,r9,-512
800026e2:	91 09       	st.w	r8[0x0],r9

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
800026e4:	e0 6b 00 ff 	mov	r11,255
800026e8:	fe 7c 34 00 	mov	r12,-52224
800026ec:	f0 1f 00 17 	mcall	80002748 <sd_mmc_spi_read_sector_to_ram+0x148>
  spi_write(SD_MMC_SPI,0xFF);
800026f0:	e0 6b 00 ff 	mov	r11,255
800026f4:	fe 7c 34 00 	mov	r12,-52224
800026f8:	f0 1f 00 14 	mcall	80002748 <sd_mmc_spi_read_sector_to_ram+0x148>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
800026fc:	e0 6b 00 ff 	mov	r11,255
80002700:	fe 7c 34 00 	mov	r12,-52224
80002704:	f0 1f 00 11 	mcall	80002748 <sd_mmc_spi_read_sector_to_ram+0x148>
  spi_write(SD_MMC_SPI,0xFF);
80002708:	e0 6b 00 ff 	mov	r11,255
8000270c:	fe 7c 34 00 	mov	r12,-52224
80002710:	f0 1f 00 0e 	mcall	80002748 <sd_mmc_spi_read_sector_to_ram+0x148>

  // release chip select
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002714:	30 0b       	mov	r11,0
80002716:	fe 7c 34 00 	mov	r12,-52224
8000271a:	f0 1f 00 0a 	mcall	80002740 <sd_mmc_spi_read_sector_to_ram+0x140>
8000271e:	30 1c       	mov	r12,1

  return true;   // Read done.
}
80002720:	2f fd       	sub	sp,-4
80002722:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002726:	00 00       	add	r0,r0
80002728:	80 00       	ld.sh	r0,r0[0x0]
8000272a:	21 58       	sub	r8,21
8000272c:	80 00       	ld.sh	r0,r0[0x0]
8000272e:	36 f2       	mov	r2,111
80002730:	00 00       	add	r0,r0
80002732:	04 32       	cp.w	r2,r2
80002734:	00 00       	add	r0,r0
80002736:	00 10       	sub	r0,r0
80002738:	80 00       	ld.sh	r0,r0[0x0]
8000273a:	21 ec       	sub	r12,30
8000273c:	00 00       	add	r0,r0
8000273e:	04 44       	or	r4,r2
80002740:	80 00       	ld.sh	r0,r0[0x0]
80002742:	37 3e       	mov	lr,115
80002744:	80 00       	ld.sh	r0,r0[0x0]
80002746:	21 24       	sub	r4,18
80002748:	80 00       	ld.sh	r0,r0[0x0]
8000274a:	38 22       	mov	r2,-126
8000274c:	80 00       	ld.sh	r0,r0[0x0]
8000274e:	38 3e       	mov	lr,-125

80002750 <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         true / false
bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
80002750:	eb cd 40 fc 	pushm	r2-r7,lr
80002754:	20 1d       	sub	sp,4
80002756:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002758:	f0 1f 00 32 	mcall	80002820 <sd_mmc_spi_get_csd+0xd0>
8000275c:	c5 f0       	breq	8000281a <sd_mmc_spi_get_csd+0xca>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
8000275e:	30 0b       	mov	r11,0
80002760:	fe 7c 34 00 	mov	r12,-52224
80002764:	f0 1f 00 30 	mcall	80002824 <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
80002768:	30 0b       	mov	r11,0
8000276a:	30 9c       	mov	r12,9
8000276c:	f0 1f 00 2f 	mcall	80002828 <sd_mmc_spi_get_csd+0xd8>
80002770:	4a f8       	lddpc	r8,8000282c <sd_mmc_spi_get_csd+0xdc>
80002772:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
80002774:	58 0c       	cp.w	r12,0
80002776:	c0 81       	brne	80002786 <sd_mmc_spi_get_csd+0x36>
80002778:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
8000277a:	e0 64 00 ff 	mov	r4,255
8000277e:	10 93       	mov	r3,r8
80002780:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
80002782:	30 95       	mov	r5,9
80002784:	c1 78       	rjmp	800027b2 <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002786:	30 0b       	mov	r11,0
80002788:	fe 7c 34 00 	mov	r12,-52224
8000278c:	f0 1f 00 29 	mcall	80002830 <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
80002790:	30 09       	mov	r9,0
80002792:	4a 98       	lddpc	r8,80002834 <sd_mmc_spi_get_csd+0xe4>
80002794:	b0 89       	st.b	r8[0x0],r9
80002796:	30 0c       	mov	r12,0
    return false;
80002798:	c4 18       	rjmp	8000281a <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
8000279a:	ea 07 18 00 	cp.b	r7,r5
8000279e:	c0 81       	brne	800027ae <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800027a0:	30 0b       	mov	r11,0
800027a2:	fe 7c 34 00 	mov	r12,-52224
800027a6:	f0 1f 00 23 	mcall	80002830 <sd_mmc_spi_get_csd+0xe0>
800027aa:	30 0c       	mov	r12,0
      return false;
800027ac:	c3 78       	rjmp	8000281a <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
800027ae:	2f f7       	sub	r7,-1
800027b0:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
800027b2:	08 9c       	mov	r12,r4
800027b4:	f0 1f 00 21 	mcall	80002838 <sd_mmc_spi_get_csd+0xe8>
800027b8:	a6 8c       	st.b	r3[0x0],r12
800027ba:	ec 0c 18 00 	cp.b	r12,r6
800027be:	ce e1       	brne	8000279a <sd_mmc_spi_get_csd+0x4a>
800027c0:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
800027c2:	e0 65 00 ff 	mov	r5,255
800027c6:	fe 76 34 00 	mov	r6,-52224
   spi_read(SD_MMC_SPI,&data_read);
800027ca:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
800027ce:	0a 9b       	mov	r11,r5
800027d0:	0c 9c       	mov	r12,r6
800027d2:	f0 1f 00 1b 	mcall	8000283c <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
800027d6:	08 9b       	mov	r11,r4
800027d8:	0c 9c       	mov	r12,r6
800027da:	f0 1f 00 1a 	mcall	80002840 <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
800027de:	9a 18       	ld.sh	r8,sp[0x2]
800027e0:	e4 07 0b 08 	st.b	r2[r7],r8
800027e4:	2f f7       	sub	r7,-1
      return false;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
800027e6:	59 07       	cp.w	r7,16
800027e8:	cf 31       	brne	800027ce <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
800027ea:	e0 6b 00 ff 	mov	r11,255
800027ee:	fe 7c 34 00 	mov	r12,-52224
800027f2:	f0 1f 00 13 	mcall	8000283c <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
800027f6:	e0 6b 00 ff 	mov	r11,255
800027fa:	fe 7c 34 00 	mov	r12,-52224
800027fe:	f0 1f 00 10 	mcall	8000283c <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
80002802:	e0 6b 00 ff 	mov	r11,255
80002806:	fe 7c 34 00 	mov	r12,-52224
8000280a:	f0 1f 00 0d 	mcall	8000283c <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000280e:	30 0b       	mov	r11,0
80002810:	fe 7c 34 00 	mov	r12,-52224
80002814:	f0 1f 00 07 	mcall	80002830 <sd_mmc_spi_get_csd+0xe0>
80002818:	30 1c       	mov	r12,1
  return true;
}
8000281a:	2f fd       	sub	sp,-4
8000281c:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002820:	80 00       	ld.sh	r0,r0[0x0]
80002822:	21 58       	sub	r8,21
80002824:	80 00       	ld.sh	r0,r0[0x0]
80002826:	36 f2       	mov	r2,111
80002828:	80 00       	ld.sh	r0,r0[0x0]
8000282a:	21 ec       	sub	r12,30
8000282c:	00 00       	add	r0,r0
8000282e:	04 44       	or	r4,r2
80002830:	80 00       	ld.sh	r0,r0[0x0]
80002832:	37 3e       	mov	lr,115
80002834:	00 00       	add	r0,r0
80002836:	00 28       	rsub	r8,r0
80002838:	80 00       	ld.sh	r0,r0[0x0]
8000283a:	21 24       	sub	r4,18
8000283c:	80 00       	ld.sh	r0,r0[0x0]
8000283e:	38 22       	mov	r2,-126
80002840:	80 00       	ld.sh	r0,r0[0x0]
80002842:	38 3e       	mov	lr,-125

80002844 <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_internal_init(void)
{
80002844:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
80002846:	fe fb 02 66 	ld.w	r11,pc[614]
8000284a:	e6 68 1a 80 	mov	r8,400000
8000284e:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002850:	fe f8 02 60 	ld.w	r8,pc[608]
80002854:	70 0a       	ld.w	r10,r8[0x0]
80002856:	fe 7c 34 00 	mov	r12,-52224
8000285a:	f0 1f 00 97 	mcall	80002ab4 <sd_mmc_spi_internal_init+0x270>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
8000285e:	30 0b       	mov	r11,0
80002860:	fe 7c 34 00 	mov	r12,-52224
80002864:	f0 1f 00 95 	mcall	80002ab8 <sd_mmc_spi_internal_init+0x274>
80002868:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
8000286a:	e0 66 00 ff 	mov	r6,255
8000286e:	fe 75 34 00 	mov	r5,-52224
80002872:	0c 9b       	mov	r11,r6
80002874:	0a 9c       	mov	r12,r5
80002876:	f0 1f 00 92 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
8000287a:	2f f7       	sub	r7,-1
8000287c:	58 a7       	cp.w	r7,10
8000287e:	cf a1       	brne	80002872 <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002880:	30 0b       	mov	r11,0
80002882:	fe 7c 34 00 	mov	r12,-52224
80002886:	f0 1f 00 8f 	mcall	80002ac0 <sd_mmc_spi_internal_init+0x27c>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
8000288a:	30 08       	mov	r8,0
8000288c:	fe f9 02 38 	ld.w	r9,pc[568]
80002890:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
80002892:	fe f9 02 36 	ld.w	r9,pc[566]
80002896:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002898:	30 0b       	mov	r11,0
8000289a:	16 9c       	mov	r12,r11
8000289c:	f0 1f 00 8c 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
800028a0:	fe f8 02 30 	ld.w	r8,pc[560]
800028a4:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800028a6:	e0 6b 00 ff 	mov	r11,255
800028aa:	fe 7c 34 00 	mov	r12,-52224
800028ae:	f0 1f 00 84 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
800028b2:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
800028b4:	fe f6 02 1c 	ld.w	r6,pc[540]
800028b8:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800028ba:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800028bc:	e0 62 00 ff 	mov	r2,255
800028c0:	fe 71 34 00 	mov	r1,-52224
    // do retry counter
    retry++;
    if(retry > 100)
800028c4:	36 54       	mov	r4,101
800028c6:	c1 08       	rjmp	800028e6 <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800028c8:	06 9b       	mov	r11,r3
800028ca:	06 9c       	mov	r12,r3
800028cc:	f0 1f 00 80 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
800028d0:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800028d2:	04 9b       	mov	r11,r2
800028d4:	02 9c       	mov	r12,r1
800028d6:	f0 1f 00 7a 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
    // do retry counter
    retry++;
800028da:	2f f7       	sub	r7,-1
800028dc:	5c 87       	casts.h	r7
    if(retry > 100)
800028de:	e8 07 19 00 	cp.h	r7,r4
800028e2:	e0 80 00 e4 	breq	80002aaa <sd_mmc_spi_internal_init+0x266>
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
800028e6:	0d 88       	ld.ub	r8,r6[0x0]
800028e8:	ea 08 18 00 	cp.b	r8,r5
800028ec:	ce e1       	brne	800028c8 <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
800028ee:	f0 1f 00 7a 	mcall	80002ad4 <sd_mmc_spi_internal_init+0x290>
  if(if_cond == -1) {
800028f2:	5b fc       	cp.w	r12,-1
800028f4:	e0 80 00 db 	breq	80002aaa <sd_mmc_spi_internal_init+0x266>
      return false; // card is bad
  } else if (if_cond == 1) {
800028f8:	58 1c       	cp.w	r12,1
800028fa:	c0 51       	brne	80002904 <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
800028fc:	30 29       	mov	r9,2
800028fe:	4f 38       	lddpc	r8,80002ac8 <sd_mmc_spi_internal_init+0x284>
80002900:	b0 89       	st.b	r8[0x0],r9
80002902:	c4 c8       	rjmp	8000299a <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002904:	30 0b       	mov	r11,0
80002906:	33 7c       	mov	r12,55
80002908:	f0 1f 00 71 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
8000290c:	4f 17       	lddpc	r7,80002ad0 <sd_mmc_spi_internal_init+0x28c>
8000290e:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002910:	e0 6b 00 ff 	mov	r11,255
80002914:	fe 7c 34 00 	mov	r12,-52224
80002918:	f0 1f 00 69 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
8000291c:	30 0b       	mov	r11,0
8000291e:	32 9c       	mov	r12,41
80002920:	f0 1f 00 6b 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
80002924:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002926:	e0 6b 00 ff 	mov	r11,255
8000292a:	fe 7c 34 00 	mov	r12,-52224
8000292e:	f0 1f 00 64 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
80002932:	0f 88       	ld.ub	r8,r7[0x0]
80002934:	e2 18 00 fe 	andl	r8,0xfe,COH
80002938:	c0 51       	brne	80002942 <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
8000293a:	30 19       	mov	r9,1
8000293c:	4e 38       	lddpc	r8,80002ac8 <sd_mmc_spi_internal_init+0x284>
8000293e:	b0 89       	st.b	r8[0x0],r9
80002940:	c2 d8       	rjmp	8000299a <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
80002942:	30 09       	mov	r9,0
80002944:	4e 18       	lddpc	r8,80002ac8 <sd_mmc_spi_internal_init+0x284>
80002946:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002948:	30 0b       	mov	r11,0
8000294a:	16 9c       	mov	r12,r11
8000294c:	f0 1f 00 60 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
80002950:	4e 08       	lddpc	r8,80002ad0 <sd_mmc_spi_internal_init+0x28c>
80002952:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002954:	e0 6b 00 ff 	mov	r11,255
80002958:	fe 7c 34 00 	mov	r12,-52224
8000295c:	f0 1f 00 58 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
80002960:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
80002962:	4d c6       	lddpc	r6,80002ad0 <sd_mmc_spi_internal_init+0x28c>
80002964:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002966:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002968:	e0 62 00 ff 	mov	r2,255
8000296c:	fe 71 34 00 	mov	r1,-52224
        // do retry counter
        retry++;
        if(retry > 100)
80002970:	36 54       	mov	r4,101
80002972:	c1 08       	rjmp	80002992 <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002974:	06 9b       	mov	r11,r3
80002976:	06 9c       	mov	r12,r3
80002978:	f0 1f 00 55 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
8000297c:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000297e:	04 9b       	mov	r11,r2
80002980:	02 9c       	mov	r12,r1
80002982:	f0 1f 00 4f 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
        // do retry counter
        retry++;
80002986:	2f f7       	sub	r7,-1
80002988:	5c 87       	casts.h	r7
        if(retry > 100)
8000298a:	e8 07 19 00 	cp.h	r7,r4
8000298e:	e0 80 00 8e 	breq	80002aaa <sd_mmc_spi_internal_init+0x266>
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
80002992:	0d 88       	ld.ub	r8,r6[0x0]
80002994:	ea 08 18 00 	cp.b	r8,r5
80002998:	ce e1       	brne	80002974 <sd_mmc_spi_internal_init+0x130>
8000299a:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
8000299c:	4c b4       	lddpc	r4,80002ac8 <sd_mmc_spi_internal_init+0x284>
8000299e:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800029a0:	0e 93       	mov	r3,r7
800029a2:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
800029a4:	4c b6       	lddpc	r6,80002ad0 <sd_mmc_spi_internal_init+0x28c>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800029a6:	e0 62 00 ff 	mov	r2,255
800029aa:	fe 71 34 00 	mov	r1,-52224

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800029ae:	09 88       	ld.ub	r8,r4[0x0]
800029b0:	ea 08 18 00 	cp.b	r8,r5
800029b4:	c1 10       	breq	800029d6 <sd_mmc_spi_internal_init+0x192>
800029b6:	c0 63       	brcs	800029c2 <sd_mmc_spi_internal_init+0x17e>
800029b8:	30 29       	mov	r9,2
800029ba:	f2 08 18 00 	cp.b	r8,r9
800029be:	c2 81       	brne	80002a0e <sd_mmc_spi_internal_init+0x1ca>
800029c0:	c1 98       	rjmp	800029f2 <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
800029c2:	06 9b       	mov	r11,r3
800029c4:	30 1c       	mov	r12,1
800029c6:	f0 1f 00 42 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
800029ca:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800029cc:	04 9b       	mov	r11,r2
800029ce:	02 9c       	mov	r12,r1
800029d0:	f0 1f 00 3b 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
      break;
800029d4:	c1 d8       	rjmp	80002a0e <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800029d6:	06 9b       	mov	r11,r3
800029d8:	00 9c       	mov	r12,r0
800029da:	f0 1f 00 3d 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
800029de:	06 9b       	mov	r11,r3
800029e0:	32 9c       	mov	r12,41
800029e2:	f0 1f 00 3b 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
800029e6:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800029e8:	04 9b       	mov	r11,r2
800029ea:	02 9c       	mov	r12,r1
800029ec:	f0 1f 00 34 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
      break;
800029f0:	c0 f8       	rjmp	80002a0e <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800029f2:	06 9b       	mov	r11,r3
800029f4:	00 9c       	mov	r12,r0
800029f6:	f0 1f 00 36 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
800029fa:	fc 1b 40 00 	movh	r11,0x4000
800029fe:	32 9c       	mov	r12,41
80002a00:	f0 1f 00 33 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
80002a04:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002a06:	04 9b       	mov	r11,r2
80002a08:	02 9c       	mov	r12,r1
80002a0a:	f0 1f 00 2d 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
      break;
    }
     // do retry counter
     retry++;
80002a0e:	2f f7       	sub	r7,-1
80002a10:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
80002a12:	fe 78 c3 50 	mov	r8,-15536
80002a16:	f0 07 19 00 	cp.h	r7,r8
80002a1a:	c4 80       	breq	80002aaa <sd_mmc_spi_internal_init+0x266>
        return false;
  } while (r1);
80002a1c:	0d 89       	ld.ub	r9,r6[0x0]
80002a1e:	30 08       	mov	r8,0
80002a20:	f0 09 18 00 	cp.b	r9,r8
80002a24:	cc 51       	brne	800029ae <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
80002a26:	4a 98       	lddpc	r8,80002ac8 <sd_mmc_spi_internal_init+0x284>
80002a28:	11 89       	ld.ub	r9,r8[0x0]
80002a2a:	30 28       	mov	r8,2
80002a2c:	f0 09 18 00 	cp.b	r9,r8
80002a30:	c0 a1       	brne	80002a44 <sd_mmc_spi_internal_init+0x200>
    if_cond = sd_mmc_spi_check_hc();
80002a32:	f0 1f 00 2a 	mcall	80002ad8 <sd_mmc_spi_internal_init+0x294>
    if (if_cond == -1) {
80002a36:	5b fc       	cp.w	r12,-1
80002a38:	c3 90       	breq	80002aaa <sd_mmc_spi_internal_init+0x266>
      return false;
    } else if (if_cond == 1){
80002a3a:	58 1c       	cp.w	r12,1
80002a3c:	c0 41       	brne	80002a44 <sd_mmc_spi_internal_init+0x200>
          card_type = SD_CARD_2_SDHC;
80002a3e:	30 39       	mov	r9,3
80002a40:	4a 28       	lddpc	r8,80002ac8 <sd_mmc_spi_internal_init+0x284>
80002a42:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
80002a44:	30 0b       	mov	r11,0
80002a46:	33 bc       	mov	r12,59
80002a48:	f0 1f 00 21 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
80002a4c:	4a 17       	lddpc	r7,80002ad0 <sd_mmc_spi_internal_init+0x28c>
80002a4e:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002a50:	e0 6b 00 ff 	mov	r11,255
80002a54:	fe 7c 34 00 	mov	r12,-52224
80002a58:	f0 1f 00 19 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
80002a5c:	e0 6b 02 00 	mov	r11,512
80002a60:	31 0c       	mov	r12,16
80002a62:	f0 1f 00 1b 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
80002a66:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002a68:	e0 6b 00 ff 	mov	r11,255
80002a6c:	fe 7c 34 00 	mov	r12,-52224
80002a70:	f0 1f 00 13 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
  if (r1 != 0x00)
80002a74:	0f 89       	ld.ub	r9,r7[0x0]
80002a76:	30 08       	mov	r8,0
80002a78:	f0 09 18 00 	cp.b	r9,r8
80002a7c:	c1 71       	brne	80002aaa <sd_mmc_spi_internal_init+0x266>
    return false;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (false ==  sd_mmc_spi_get_csd(csd))
80002a7e:	49 8c       	lddpc	r12,80002adc <sd_mmc_spi_internal_init+0x298>
80002a80:	f0 1f 00 18 	mcall	80002ae0 <sd_mmc_spi_internal_init+0x29c>
80002a84:	c1 30       	breq	80002aaa <sd_mmc_spi_internal_init+0x266>
    return false;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
80002a86:	f0 1f 00 18 	mcall	80002ae4 <sd_mmc_spi_internal_init+0x2a0>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == true)
  if (false ==  sd_mmc_spi_get_cid(cid))
    return false;
#endif

  sd_mmc_spi_init_done = true;
80002a8a:	30 19       	mov	r9,1
80002a8c:	48 e8       	lddpc	r8,80002ac4 <sd_mmc_spi_internal_init+0x280>
80002a8e:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
80002a90:	48 7b       	lddpc	r11,80002aac <sd_mmc_spi_internal_init+0x268>
80002a92:	e0 68 1b 00 	mov	r8,6912
80002a96:	ea 18 00 b7 	orh	r8,0xb7
80002a9a:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002a9c:	48 58       	lddpc	r8,80002ab0 <sd_mmc_spi_internal_init+0x26c>
80002a9e:	70 0a       	ld.w	r10,r8[0x0]
80002aa0:	fe 7c 34 00 	mov	r12,-52224
80002aa4:	f0 1f 00 04 	mcall	80002ab4 <sd_mmc_spi_internal_init+0x270>
80002aa8:	da 3a       	popm	r0-r7,pc,r12=1
  return true;
80002aaa:	d8 3a       	popm	r0-r7,pc,r12=0
80002aac:	00 00       	add	r0,r0
80002aae:	00 14       	sub	r4,r0
80002ab0:	00 00       	add	r0,r0
80002ab2:	00 24       	rsub	r4,r0
80002ab4:	80 00       	ld.sh	r0,r0[0x0]
80002ab6:	37 64       	mov	r4,118
80002ab8:	80 00       	ld.sh	r0,r0[0x0]
80002aba:	36 f2       	mov	r2,111
80002abc:	80 00       	ld.sh	r0,r0[0x0]
80002abe:	38 22       	mov	r2,-126
80002ac0:	80 00       	ld.sh	r0,r0[0x0]
80002ac2:	37 3e       	mov	lr,115
80002ac4:	00 00       	add	r0,r0
80002ac6:	00 28       	rsub	r8,r0
80002ac8:	00 00       	add	r0,r0
80002aca:	04 32       	cp.w	r2,r2
80002acc:	80 00       	ld.sh	r0,r0[0x0]
80002ace:	22 b4       	sub	r4,43
80002ad0:	00 00       	add	r0,r0
80002ad2:	04 44       	or	r4,r2
80002ad4:	80 00       	ld.sh	r0,r0[0x0]
80002ad6:	25 48       	sub	r8,84
80002ad8:	80 00       	ld.sh	r0,r0[0x0]
80002ada:	24 bc       	sub	r12,75
80002adc:	00 00       	add	r0,r0
80002ade:	04 34       	cp.w	r4,r2
80002ae0:	80 00       	ld.sh	r0,r0[0x0]
80002ae2:	27 50       	sub	r0,117
80002ae4:	80 00       	ld.sh	r0,r0[0x0]
80002ae6:	20 04       	sub	r4,0

80002ae8 <sd_mmc_spi_mem_check>:
//!
//! @return bit
//!   The memory is ready     -> true
//!   The memory check failed -> false
bool sd_mmc_spi_mem_check(void)
{
80002ae8:	d4 01       	pushm	lr
  if (sd_mmc_spi_check_presence())
80002aea:	f0 1f 00 07 	mcall	80002b04 <sd_mmc_spi_mem_check+0x1c>
80002aee:	c0 a0       	breq	80002b02 <sd_mmc_spi_mem_check+0x1a>
  {
    if (sd_mmc_spi_init_done == false)
80002af0:	48 68       	lddpc	r8,80002b08 <sd_mmc_spi_mem_check+0x20>
80002af2:	11 89       	ld.ub	r9,r8[0x0]
80002af4:	30 08       	mov	r8,0
80002af6:	f0 09 18 00 	cp.b	r9,r8
80002afa:	c0 20       	breq	80002afe <sd_mmc_spi_mem_check+0x16>
80002afc:	da 0a       	popm	pc,r12=1
    {
      return sd_mmc_spi_internal_init();
80002afe:	f0 1f 00 04 	mcall	80002b0c <sd_mmc_spi_mem_check+0x24>
    }
    else
      return true;
  }
  return false;
}
80002b02:	d8 02       	popm	pc
80002b04:	80 00       	ld.sh	r0,r0[0x0]
80002b06:	22 f4       	sub	r4,47
80002b08:	00 00       	add	r0,r0
80002b0a:	00 28       	rsub	r8,r0
80002b0c:	80 00       	ld.sh	r0,r0[0x0]
80002b0e:	28 44       	sub	r4,-124

80002b10 <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
80002b10:	eb cd 40 10 	pushm	r4,lr
80002b14:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
80002b18:	48 88       	lddpc	r8,80002b38 <sd_mmc_spi_init+0x28>
80002b1a:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
80002b1c:	48 88       	lddpc	r8,80002b3c <sd_mmc_spi_init+0x2c>
80002b1e:	68 09       	ld.w	r9,r4[0x0]
80002b20:	91 09       	st.w	r8[0x0],r9
80002b22:	68 19       	ld.w	r9,r4[0x4]
80002b24:	91 19       	st.w	r8[0x4],r9
80002b26:	68 29       	ld.w	r9,r4[0x8]
80002b28:	91 29       	st.w	r8[0x8],r9
80002b2a:	68 39       	ld.w	r9,r4[0xc]
80002b2c:	91 39       	st.w	r8[0xc],r9

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
80002b2e:	f0 1f 00 05 	mcall	80002b40 <sd_mmc_spi_init+0x30>
}
80002b32:	e3 cd 80 10 	ldm	sp++,r4,pc
80002b36:	00 00       	add	r0,r0
80002b38:	00 00       	add	r0,r0
80002b3a:	00 24       	rsub	r4,r0
80002b3c:	00 00       	add	r0,r0
80002b3e:	00 14       	sub	r4,r0
80002b40:	80 00       	ld.sh	r0,r0[0x0]
80002b42:	28 44       	sub	r4,-124

80002b44 <sd_mmc_spi_wr_protect>:
//! @return false  -> the memory is not write-protected (always)
//!/
bool  sd_mmc_spi_wr_protect(void)
{
   return false;
}
80002b44:	5e fd       	retal	0

80002b46 <sd_mmc_spi_removal>:
//!/
bool  sd_mmc_spi_removal(void)
{
  return false;
//  return ((sd_mmc_spi_check_presence()) ? false : true);
}
80002b46:	5e fd       	retal	0

80002b48 <sd_mmc_spi_test_unit_ready>:
}



Ctrl_status sd_mmc_spi_test_unit_ready(void)
{
80002b48:	d4 01       	pushm	lr
  Sd_mmc_spi_access_signal_on();
  switch (sd_mmc_spi_presence_status)
80002b4a:	49 88       	lddpc	r8,80002ba8 <sd_mmc_spi_test_unit_ready+0x60>
80002b4c:	11 88       	ld.ub	r8,r8[0x0]
80002b4e:	30 19       	mov	r9,1
80002b50:	f2 08 18 00 	cp.b	r8,r9
80002b54:	c1 40       	breq	80002b7c <sd_mmc_spi_test_unit_ready+0x34>
80002b56:	c0 63       	brcs	80002b62 <sd_mmc_spi_test_unit_ready+0x1a>
80002b58:	30 29       	mov	r9,2
80002b5a:	f2 08 18 00 	cp.b	r8,r9
80002b5e:	c2 01       	brne	80002b9e <sd_mmc_spi_test_unit_ready+0x56>
80002b60:	c1 a8       	rjmp	80002b94 <sd_mmc_spi_test_unit_ready+0x4c>
  {
    case SD_MMC_REMOVED:
      sd_mmc_spi_init_done = false;
80002b62:	30 09       	mov	r9,0
80002b64:	49 28       	lddpc	r8,80002bac <sd_mmc_spi_test_unit_ready+0x64>
80002b66:	b0 89       	st.b	r8[0x0],r9
      if (sd_mmc_spi_mem_check())
80002b68:	f0 1f 00 12 	mcall	80002bb0 <sd_mmc_spi_test_unit_ready+0x68>
80002b6c:	c0 31       	brne	80002b72 <sd_mmc_spi_test_unit_ready+0x2a>
80002b6e:	30 2c       	mov	r12,2
80002b70:	d8 02       	popm	pc
      {
        sd_mmc_spi_presence_status = SD_MMC_INSERTED;
80002b72:	30 19       	mov	r9,1
80002b74:	48 d8       	lddpc	r8,80002ba8 <sd_mmc_spi_test_unit_ready+0x60>
80002b76:	b0 89       	st.b	r8[0x0],r9
80002b78:	30 3c       	mov	r12,3
        Sd_mmc_spi_access_signal_off();
        return CTRL_BUSY;
80002b7a:	d8 02       	popm	pc
      }
      Sd_mmc_spi_access_signal_off();
      return CTRL_NO_PRESENT;

    case SD_MMC_INSERTED:
      if (!sd_mmc_spi_mem_check())
80002b7c:	f0 1f 00 0d 	mcall	80002bb0 <sd_mmc_spi_test_unit_ready+0x68>
80002b80:	c0 20       	breq	80002b84 <sd_mmc_spi_test_unit_ready+0x3c>
80002b82:	d8 0a       	popm	pc,r12=0
      {
        sd_mmc_spi_presence_status = SD_MMC_REMOVING;
80002b84:	30 29       	mov	r9,2
80002b86:	48 98       	lddpc	r8,80002ba8 <sd_mmc_spi_test_unit_ready+0x60>
80002b88:	b0 89       	st.b	r8[0x0],r9
        sd_mmc_spi_init_done = false;
80002b8a:	30 09       	mov	r9,0
80002b8c:	48 88       	lddpc	r8,80002bac <sd_mmc_spi_test_unit_ready+0x64>
80002b8e:	b0 89       	st.b	r8[0x0],r9
80002b90:	30 3c       	mov	r12,3
        Sd_mmc_spi_access_signal_off();
        return CTRL_BUSY;
80002b92:	d8 02       	popm	pc
      }
      Sd_mmc_spi_access_signal_off();
      return CTRL_GOOD;

    case SD_MMC_REMOVING:
      sd_mmc_spi_presence_status = SD_MMC_REMOVED;
80002b94:	30 09       	mov	r9,0
80002b96:	48 58       	lddpc	r8,80002ba8 <sd_mmc_spi_test_unit_ready+0x60>
80002b98:	b0 89       	st.b	r8[0x0],r9
80002b9a:	30 2c       	mov	r12,2
      Sd_mmc_spi_access_signal_off();
      return CTRL_NO_PRESENT;
80002b9c:	d8 02       	popm	pc

    default:
      sd_mmc_spi_presence_status = SD_MMC_REMOVED;
80002b9e:	30 09       	mov	r9,0
80002ba0:	48 28       	lddpc	r8,80002ba8 <sd_mmc_spi_test_unit_ready+0x60>
80002ba2:	b0 89       	st.b	r8[0x0],r9
80002ba4:	30 3c       	mov	r12,3
    }
    else
      return CTRL_NO_PRESENT;
  }
*/
}
80002ba6:	d8 02       	popm	pc
80002ba8:	00 00       	add	r0,r0
80002baa:	00 04       	add	r4,r0
80002bac:	00 00       	add	r0,r0
80002bae:	00 28       	rsub	r8,r0
80002bb0:	80 00       	ld.sh	r0,r0[0x0]
80002bb2:	2a e8       	sub	r8,-82

80002bb4 <sd_mmc_spi_mem_init>:

//_____ D E C L A R A T I O N ______________________________________________


void sd_mmc_spi_mem_init(void)
{
80002bb4:	d4 01       	pushm	lr
  sd_mmc_spi_internal_init();        // Restart Init of SD/MMC card after previous first init
80002bb6:	f0 1f 00 02 	mcall	80002bbc <sd_mmc_spi_mem_init+0x8>
}
80002bba:	d8 02       	popm	pc
80002bbc:	80 00       	ld.sh	r0,r0[0x0]
80002bbe:	28 44       	sub	r4,-124

80002bc0 <sd_mmc_spi_ram_2_mem>:
//! @return                Ctrl_status
//!   It is ready      ->    CTRL_GOOD
//!   An error occurs  ->    CTRL_FAIL
//!
Ctrl_status    sd_mmc_spi_ram_2_mem(uint32_t addr, const void *ram)
{
80002bc0:	eb cd 40 c0 	pushm	r6-r7,lr
80002bc4:	18 96       	mov	r6,r12
80002bc6:	16 97       	mov	r7,r11
   Sd_mmc_spi_access_signal_on();
   sd_mmc_spi_check_presence();
80002bc8:	f0 1f 00 12 	mcall	80002c10 <sd_mmc_spi_ram_2_mem+0x50>

   if (!sd_mmc_spi_init_done)
80002bcc:	49 28       	lddpc	r8,80002c14 <sd_mmc_spi_ram_2_mem+0x54>
80002bce:	11 89       	ld.ub	r9,r8[0x0]
80002bd0:	30 08       	mov	r8,0
80002bd2:	f0 09 18 00 	cp.b	r9,r8
80002bd6:	c0 c1       	brne	80002bee <sd_mmc_spi_ram_2_mem+0x2e>
   {
      sd_mmc_spi_mem_init();
80002bd8:	f0 1f 00 10 	mcall	80002c18 <sd_mmc_spi_ram_2_mem+0x58>
   }

   if (sd_mmc_spi_init_done)
80002bdc:	48 e8       	lddpc	r8,80002c14 <sd_mmc_spi_ram_2_mem+0x54>
80002bde:	11 89       	ld.ub	r9,r8[0x0]
80002be0:	30 08       	mov	r8,0
80002be2:	f0 09 18 00 	cp.b	r9,r8
80002be6:	c0 41       	brne	80002bee <sd_mmc_spi_ram_2_mem+0x2e>
80002be8:	30 2c       	mov	r12,2
80002bea:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
   {
     sd_mmc_spi_write_open(addr);
80002bee:	0c 9c       	mov	r12,r6
80002bf0:	f0 1f 00 0b 	mcall	80002c1c <sd_mmc_spi_ram_2_mem+0x5c>
     if (!sd_mmc_spi_write_sector_from_ram(ram))
80002bf4:	0e 9c       	mov	r12,r7
80002bf6:	f0 1f 00 0b 	mcall	80002c20 <sd_mmc_spi_ram_2_mem+0x60>
80002bfa:	c0 61       	brne	80002c06 <sd_mmc_spi_ram_2_mem+0x46>
     {
       sd_mmc_spi_write_close();
80002bfc:	f0 1f 00 0a 	mcall	80002c24 <sd_mmc_spi_ram_2_mem+0x64>
80002c00:	30 2c       	mov	r12,2
       Sd_mmc_spi_access_signal_off();
       return CTRL_NO_PRESENT;
80002c02:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
     }
     sd_mmc_spi_write_close();
80002c06:	f0 1f 00 08 	mcall	80002c24 <sd_mmc_spi_ram_2_mem+0x64>
80002c0a:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80002c0e:	00 00       	add	r0,r0
80002c10:	80 00       	ld.sh	r0,r0[0x0]
80002c12:	22 f4       	sub	r4,47
80002c14:	00 00       	add	r0,r0
80002c16:	00 28       	rsub	r8,r0
80002c18:	80 00       	ld.sh	r0,r0[0x0]
80002c1a:	2b b4       	sub	r4,-69
80002c1c:	80 00       	ld.sh	r0,r0[0x0]
80002c1e:	21 b0       	sub	r0,27
80002c20:	80 00       	ld.sh	r0,r0[0x0]
80002c22:	23 70       	sub	r0,55
80002c24:	80 00       	ld.sh	r0,r0[0x0]
80002c26:	21 20       	sub	r0,18

80002c28 <sd_mmc_spi_mem_2_ram>:
//------------ Standard functions for read/write 1 sector to 1 sector ram buffer -----------------

#if ACCESS_MEM_TO_RAM == true

Ctrl_status sd_mmc_spi_mem_2_ram(uint32_t addr, void *ram)
{
80002c28:	eb cd 40 c0 	pushm	r6-r7,lr
80002c2c:	18 97       	mov	r7,r12
80002c2e:	16 96       	mov	r6,r11
   Sd_mmc_spi_access_signal_on();
   sd_mmc_spi_check_presence();
80002c30:	f0 1f 00 12 	mcall	80002c78 <sd_mmc_spi_mem_2_ram+0x50>

   if (!sd_mmc_spi_init_done)
80002c34:	49 28       	lddpc	r8,80002c7c <sd_mmc_spi_mem_2_ram+0x54>
80002c36:	11 89       	ld.ub	r9,r8[0x0]
80002c38:	30 08       	mov	r8,0
80002c3a:	f0 09 18 00 	cp.b	r9,r8
80002c3e:	c0 c1       	brne	80002c56 <sd_mmc_spi_mem_2_ram+0x2e>
   {
      sd_mmc_spi_mem_init();
80002c40:	f0 1f 00 10 	mcall	80002c80 <sd_mmc_spi_mem_2_ram+0x58>
   }

   if (!sd_mmc_spi_init_done)
80002c44:	48 e8       	lddpc	r8,80002c7c <sd_mmc_spi_mem_2_ram+0x54>
80002c46:	11 89       	ld.ub	r9,r8[0x0]
80002c48:	30 08       	mov	r8,0
80002c4a:	f0 09 18 00 	cp.b	r9,r8
80002c4e:	c0 41       	brne	80002c56 <sd_mmc_spi_mem_2_ram+0x2e>
80002c50:	30 2c       	mov	r12,2
80002c52:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
     return CTRL_NO_PRESENT;

   if( !sd_mmc_spi_read_open(addr) )
80002c56:	0e 9c       	mov	r12,r7
80002c58:	f0 1f 00 0b 	mcall	80002c84 <sd_mmc_spi_mem_2_ram+0x5c>
80002c5c:	c0 c0       	breq	80002c74 <sd_mmc_spi_mem_2_ram+0x4c>
     goto sd_mmc_spi_mem_2_ram_fail;

   if( !sd_mmc_spi_read_sector_to_ram(ram))
80002c5e:	0c 9c       	mov	r12,r6
80002c60:	f0 1f 00 0a 	mcall	80002c88 <sd_mmc_spi_mem_2_ram+0x60>
80002c64:	c0 80       	breq	80002c74 <sd_mmc_spi_mem_2_ram+0x4c>
     goto sd_mmc_spi_mem_2_ram_fail;

   if( !sd_mmc_spi_read_close() )
80002c66:	f0 1f 00 0a 	mcall	80002c8c <sd_mmc_spi_mem_2_ram+0x64>
80002c6a:	ec 1c 00 01 	eorl	r12,0x1
80002c6e:	5c 5c       	castu.b	r12
80002c70:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002c74:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80002c78:	80 00       	ld.sh	r0,r0[0x0]
80002c7a:	22 f4       	sub	r4,47
80002c7c:	00 00       	add	r0,r0
80002c7e:	00 28       	rsub	r8,r0
80002c80:	80 00       	ld.sh	r0,r0[0x0]
80002c82:	2b b4       	sub	r4,-69
80002c84:	80 00       	ld.sh	r0,r0[0x0]
80002c86:	21 d4       	sub	r4,29
80002c88:	80 00       	ld.sh	r0,r0[0x0]
80002c8a:	26 00       	sub	r0,96
80002c8c:	80 00       	ld.sh	r0,r0[0x0]
80002c8e:	21 c8       	sub	r8,28

80002c90 <sd_mmc_spi_read_capacity>:
}



Ctrl_status sd_mmc_spi_read_capacity(uint32_t *nb_sector)
{
80002c90:	eb cd 40 80 	pushm	r7,lr
80002c94:	18 97       	mov	r7,r12
//   sd_mmc_spi_check_presence();   // omitted because creates interferences with "sd_mmc_spi_test_unit_ready()" function
   Sd_mmc_spi_access_signal_on();

   if (!sd_mmc_spi_init_done)
80002c96:	48 c8       	lddpc	r8,80002cc4 <sd_mmc_spi_read_capacity+0x34>
80002c98:	11 89       	ld.ub	r9,r8[0x0]
80002c9a:	30 08       	mov	r8,0
80002c9c:	f0 09 18 00 	cp.b	r9,r8
80002ca0:	c0 c1       	brne	80002cb8 <sd_mmc_spi_read_capacity+0x28>
   {
      sd_mmc_spi_mem_init();
80002ca2:	f0 1f 00 0a 	mcall	80002cc8 <sd_mmc_spi_read_capacity+0x38>
   }

   if (sd_mmc_spi_init_done)
80002ca6:	48 88       	lddpc	r8,80002cc4 <sd_mmc_spi_read_capacity+0x34>
80002ca8:	11 89       	ld.ub	r9,r8[0x0]
80002caa:	30 08       	mov	r8,0
80002cac:	f0 09 18 00 	cp.b	r9,r8
80002cb0:	c0 41       	brne	80002cb8 <sd_mmc_spi_read_capacity+0x28>
80002cb2:	30 2c       	mov	r12,2
80002cb4:	e3 cd 80 80 	ldm	sp++,r7,pc
   {
     *nb_sector = sd_mmc_spi_last_block_address+1;
80002cb8:	48 58       	lddpc	r8,80002ccc <sd_mmc_spi_read_capacity+0x3c>
80002cba:	70 08       	ld.w	r8,r8[0x0]
80002cbc:	2f f8       	sub	r8,-1
80002cbe:	8f 08       	st.w	r7[0x0],r8
80002cc0:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80002cc4:	00 00       	add	r0,r0
80002cc6:	00 28       	rsub	r8,r0
80002cc8:	80 00       	ld.sh	r0,r0[0x0]
80002cca:	2b b4       	sub	r4,-69
80002ccc:	00 00       	add	r0,r0
80002cce:	04 2c       	rsub	r12,r2

80002cd0 <sdramc_ck_delay>:
 * \param ck Number of HSB clock cycles to wait.
 */
static void sdramc_ck_delay(unsigned long ck)
{
  // Use the CPU cycle counter (CPU and HSB clocks are the same).
  unsigned long delay_start_cycle = Get_system_register(AVR32_COUNT);
80002cd0:	e1 b8 00 42 	mfsr	r8,0x108
  unsigned long delay_end_cycle = delay_start_cycle + ck;
80002cd4:	f0 0c 00 0c 	add	r12,r8,r12

  // To be safer, the end of wait is based on an inequality test, so CPU cycle
  // counter wrap around is checked.
  if (delay_start_cycle > delay_end_cycle)
80002cd8:	18 38       	cp.w	r8,r12
80002cda:	e0 88 00 06 	brls	80002ce6 <sdramc_ck_delay+0x16>
  {
    while ((unsigned long)Get_system_register(AVR32_COUNT) > delay_end_cycle);
80002cde:	e1 b8 00 42 	mfsr	r8,0x108
80002ce2:	10 3c       	cp.w	r12,r8
80002ce4:	cf d3       	brcs	80002cde <sdramc_ck_delay+0xe>
  }
  while ((unsigned long)Get_system_register(AVR32_COUNT) < delay_end_cycle);
80002ce6:	e1 b8 00 42 	mfsr	r8,0x108
80002cea:	10 3c       	cp.w	r12,r8
80002cec:	fe 9b ff fd 	brhi	80002ce6 <sdramc_ck_delay+0x16>
}
80002cf0:	5e fc       	retal	r12
80002cf2:	d7 03       	nop

80002cf4 <sdramc_init>:
// {
// }
// #endif

void sdramc_init(unsigned long hsb_hz)
{
80002cf4:	d4 31       	pushm	r0-r7,lr
80002cf6:	18 91       	mov	r1,r12
  unsigned long hsb_mhz_dn = hsb_hz / 1000000;
  unsigned long hsb_mhz_up = (hsb_hz + 999999) / 1000000;
80002cf8:	ee 78 42 3f 	mov	r8,999999
80002cfc:	f8 08 00 09 	add	r9,r12,r8
80002d00:	e0 60 de 83 	mov	r0,56963
80002d04:	ea 10 43 1b 	orh	r0,0x431b
80002d08:	f2 00 06 48 	mulu.d	r8,r9,r0
80002d0c:	f2 06 16 12 	lsr	r6,r9,0x12
    // Enable clock-related pins.
    {AVR32_EBI_SDCK_PIN,            AVR32_EBI_SDCK_FUNCTION           },
    {AVR32_EBI_SDCKE_PIN,           AVR32_EBI_SDCKE_FUNCTION          }
  };

  gpio_enable_module(SDRAMC_EBI_GPIO_MAP, sizeof(SDRAMC_EBI_GPIO_MAP) / sizeof(SDRAMC_EBI_GPIO_MAP[0]));
80002d10:	32 5b       	mov	r11,37
80002d12:	4c 9c       	lddpc	r12,80002e34 <sdramc_init+0x140>
80002d14:	f0 1f 00 49 	mcall	80002e38 <sdramc_init+0x144>
#if (defined AVR32_HMATRIX)
  AVR32_HMATRIX.sfr[AVR32_EBI_HMATRIX_NR] |= 1 << AVR32_EBI_SDRAM_CS;
  AVR32_HMATRIX.sfr[AVR32_EBI_HMATRIX_NR];
#endif
#if (defined AVR32_HMATRIXB)
  AVR32_HMATRIXB.sfr[AVR32_EBI_HMATRIX_NR] |= 1 << AVR32_EBI_SDRAM_CS;
80002d18:	fe 68 20 00 	mov	r8,-122880
80002d1c:	f0 f9 01 28 	ld.w	r9,r8[296]
80002d20:	a1 a9       	sbr	r9,0x0
80002d22:	f1 49 01 28 	st.w	r8[296],r9
  AVR32_HMATRIXB.sfr[AVR32_EBI_HMATRIX_NR];
80002d26:	f0 f8 01 28 	ld.w	r8,r8[296]
      ((( SDRAM_COL_BITS                 -    8) << AVR32_SDRAMC_CR_NC_OFFSET  ) & AVR32_SDRAMC_CR_NC_MASK  ) |
      ((( SDRAM_ROW_BITS                 -   11) << AVR32_SDRAMC_CR_NR_OFFSET  ) & AVR32_SDRAMC_CR_NR_MASK  ) |
      ((( SDRAM_BANK_BITS                -    1) << AVR32_SDRAMC_CR_NB_OFFSET  ) & AVR32_SDRAMC_CR_NB_MASK  ) |
      ((  SDRAM_CAS                              << AVR32_SDRAMC_CR_CAS_OFFSET ) & AVR32_SDRAMC_CR_CAS_MASK ) |
      ((( SDRAM_DBW                      >>   4) << AVR32_SDRAMC_CR_DBW_OFFSET ) & AVR32_SDRAMC_CR_DBW_MASK ) |
      ((((SDRAM_TWR  * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TWR_OFFSET ) & AVR32_SDRAMC_CR_TWR_MASK ) |
80002d2a:	ec 08 15 04 	lsl	r8,r6,0x4
80002d2e:	0c 18       	sub	r8,r6
80002d30:	f0 c3 fc 19 	sub	r3,r8,-999
80002d34:	e0 65 4d d3 	mov	r5,19923
80002d38:	ea 15 10 62 	orh	r5,0x1062
80002d3c:	e6 05 06 42 	mulu.d	r2,r3,r5
80002d40:	a7 83       	lsr	r3,0x6
#endif

  // Configure the SDRAM Controller with SDRAM setup and timing information.
  // All timings below are rounded up because they are minimal values.
  AVR32_SDRAMC.cr =
      ((( SDRAM_COL_BITS                 -    8) << AVR32_SDRAMC_CR_NC_OFFSET  ) & AVR32_SDRAMC_CR_NC_MASK  ) |
80002d42:	ec 02 15 05 	lsl	r2,r6,0x5
80002d46:	0c 02       	add	r2,r6
80002d48:	a1 72       	lsl	r2,0x1
80002d4a:	e4 06 00 0b 	add	r11,r2,r6
80002d4e:	f6 cb fc 19 	sub	r11,r11,-999
80002d52:	f6 05 06 4a 	mulu.d	r10,r11,r5
80002d56:	f6 0a 16 06 	lsr	r10,r11,0x6
80002d5a:	bd 6a       	lsl	r10,0x1c
80002d5c:	e8 1a 00 f0 	orl	r10,0xf0
80002d60:	e6 09 15 08 	lsl	r9,r3,0x8
80002d64:	e2 19 0f 00 	andl	r9,0xf00,COH
80002d68:	12 4a       	or	r10,r9
80002d6a:	f0 09 15 02 	lsl	r9,r8,0x2
80002d6e:	f2 c9 fc 19 	sub	r9,r9,-999
80002d72:	f2 05 06 48 	mulu.d	r8,r9,r5
80002d76:	a7 69       	lsl	r9,0x6
80002d78:	e2 19 f0 00 	andl	r9,0xf000,COH
80002d7c:	f5 e9 10 08 	or	r8,r10,r9
80002d80:	e6 09 15 10 	lsl	r9,r3,0x10
80002d84:	e6 19 00 0f 	andh	r9,0xf,COH
80002d88:	12 48       	or	r8,r9
80002d8a:	e6 09 15 14 	lsl	r9,r3,0x14
80002d8e:	e6 19 00 f0 	andh	r9,0xf0,COH
80002d92:	12 48       	or	r8,r9
80002d94:	ec 06 00 3b 	add	r11,r6,r6<<0x3
80002d98:	ec 0b 00 2b 	add	r11,r6,r11<<0x2
80002d9c:	f6 cb fc 19 	sub	r11,r11,-999
80002da0:	f6 05 06 4a 	mulu.d	r10,r11,r5
80002da4:	f6 09 15 12 	lsl	r9,r11,0x12
80002da8:	e6 19 0f 00 	andh	r9,0xf00,COH
80002dac:	12 48       	or	r8,r9
  AVR32_HMATRIXB.sfr[AVR32_EBI_HMATRIX_NR];
#endif

  // Configure the SDRAM Controller with SDRAM setup and timing information.
  // All timings below are rounded up because they are minimal values.
  AVR32_SDRAMC.cr =
80002dae:	fe 67 2c 00 	mov	r7,-119808
80002db2:	8f 28       	st.w	r7[0x8],r8
      ((((SDRAM_TRC  * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TRC_OFFSET ) & AVR32_SDRAMC_CR_TRC_MASK ) |
      ((((SDRAM_TRP  * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TRP_OFFSET ) & AVR32_SDRAMC_CR_TRP_MASK ) |
      ((((SDRAM_TRCD * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TRCD_OFFSET) & AVR32_SDRAMC_CR_TRCD_MASK) |
      ((((SDRAM_TRAS * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TRAS_OFFSET) & AVR32_SDRAMC_CR_TRAS_MASK) |
      ((((SDRAM_TXSR * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TXSR_OFFSET) & AVR32_SDRAMC_CR_TXSR_MASK);
  AVR32_SDRAMC.cr;
80002db4:	6e 28       	ld.w	r8,r7[0x8]

  // Issue a NOP command to the SDRAM in order to start the generation of SDRAMC signals.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_NOP;
80002db6:	30 18       	mov	r8,1
80002db8:	8f 08       	st.w	r7[0x0],r8
  AVR32_SDRAMC.mr;
80002dba:	6e 08       	ld.w	r8,r7[0x0]
  sdram[0];
80002dbc:	fc 14 c0 00 	movh	r4,0xc000
80002dc0:	88 08       	ld.sh	r8,r4[0x0]

  // Wait during the SDRAM stable-clock initialization delay.
  sdramc_us_delay(SDRAM_STABLE_CLOCK_INIT_DELAY, hsb_mhz_up);
80002dc2:	ec 0c 10 64 	mul	r12,r6,100
80002dc6:	f0 1f 00 1e 	mcall	80002e3c <sdramc_init+0x148>

  // Issue a PRECHARGE ALL command to the SDRAM.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_BANKS_PRECHARGE;
80002dca:	30 28       	mov	r8,2
80002dcc:	8f 08       	st.w	r7[0x0],r8
  AVR32_SDRAMC.mr;
80002dce:	6e 08       	ld.w	r8,r7[0x0]
  sdram[0];
80002dd0:	88 08       	ld.sh	r8,r4[0x0]
  sdramc_ns_delay(SDRAM_TRP, hsb_mhz_up);
80002dd2:	06 9c       	mov	r12,r3
80002dd4:	f0 1f 00 1a 	mcall	80002e3c <sdramc_init+0x148>

  // Issue initialization AUTO REFRESH commands to the SDRAM.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_AUTO_REFRESH;
80002dd8:	30 48       	mov	r8,4
80002dda:	8f 08       	st.w	r7[0x0],r8
  AVR32_SDRAMC.mr;
80002ddc:	6e 08       	ld.w	r8,r7[0x0]
  for (i = 0; i < SDRAM_INIT_AUTO_REFRESH_COUNT; i++)
  {
    sdram[0];
    sdramc_ns_delay(SDRAM_TRFC, hsb_mhz_up);
80002dde:	e4 c3 fc 19 	sub	r3,r2,-999
80002de2:	e6 05 06 42 	mulu.d	r2,r3,r5
80002de6:	a7 83       	lsr	r3,0x6
  // Issue initialization AUTO REFRESH commands to the SDRAM.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_AUTO_REFRESH;
  AVR32_SDRAMC.mr;
  for (i = 0; i < SDRAM_INIT_AUTO_REFRESH_COUNT; i++)
  {
    sdram[0];
80002de8:	88 08       	ld.sh	r8,r4[0x0]
    sdramc_ns_delay(SDRAM_TRFC, hsb_mhz_up);
80002dea:	06 9c       	mov	r12,r3
80002dec:	f0 1f 00 14 	mcall	80002e3c <sdramc_init+0x148>
  // Issue initialization AUTO REFRESH commands to the SDRAM.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_AUTO_REFRESH;
  AVR32_SDRAMC.mr;
  for (i = 0; i < SDRAM_INIT_AUTO_REFRESH_COUNT; i++)
  {
    sdram[0];
80002df0:	88 08       	ld.sh	r8,r4[0x0]
    sdramc_ns_delay(SDRAM_TRFC, hsb_mhz_up);
80002df2:	06 9c       	mov	r12,r3
80002df4:	f0 1f 00 12 	mcall	80002e3c <sdramc_init+0x148>
  //  - bit 3: burst type: sequential (0b);
  //  - bits 4 to 6: CAS latency: AVR32_SDRAMC.CR.cas;
  //  - bits 7 to 8: operating mode: standard operation (00b);
  //  - bit 9: write burst mode: programmed burst length (0b);
  //  - all other bits: reserved: 0b.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_LOAD_MODE;
80002df8:	30 38       	mov	r8,3
80002dfa:	8f 08       	st.w	r7[0x0],r8
  AVR32_SDRAMC.mr;
80002dfc:	6e 08       	ld.w	r8,r7[0x0]
  sdram[0];
80002dfe:	88 08       	ld.sh	r8,r4[0x0]
  sdramc_ns_delay(SDRAM_TMRD, hsb_mhz_up);
80002e00:	ec 09 15 01 	lsl	r9,r6,0x1
80002e04:	f2 c9 fc 19 	sub	r9,r9,-999
80002e08:	f2 05 06 48 	mulu.d	r8,r9,r5
80002e0c:	f2 0c 16 06 	lsr	r12,r9,0x6
80002e10:	f0 1f 00 0b 	mcall	80002e3c <sdramc_init+0x148>

  // Switch the SDRAM Controller to normal mode.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_NORMAL;
80002e14:	30 08       	mov	r8,0
80002e16:	8f 08       	st.w	r7[0x0],r8
  AVR32_SDRAMC.mr;
80002e18:	6e 08       	ld.w	r8,r7[0x0]
  sdram[0];
80002e1a:	88 08       	ld.sh	r8,r4[0x0]

  // Write the refresh period into the SDRAMC Refresh Timer Register.
  // tR is rounded down because it is a maximal value.
  AVR32_SDRAMC.tr = (SDRAM_TR * hsb_mhz_dn) / 1000;
80002e1c:	e2 00 06 40 	mulu.d	r0,r1,r0
80002e20:	b3 81       	lsr	r1,0x12
80002e22:	e0 68 1e 84 	mov	r8,7812
80002e26:	b1 31       	mul	r1,r8
80002e28:	e2 05 06 44 	mulu.d	r4,r1,r5
80002e2c:	a7 85       	lsr	r5,0x6
80002e2e:	8f 15       	st.w	r7[0x4],r5
  AVR32_SDRAMC.tr;
80002e30:	6e 18       	ld.w	r8,r7[0x4]
}
80002e32:	d8 32       	popm	r0-r7,pc
80002e34:	80 00       	ld.sh	r0,r0[0x0]
80002e36:	46 00       	lddsp	r0,sp[0x180]
80002e38:	80 00       	ld.sh	r0,r0[0x0]
80002e3a:	2f a4       	sub	r4,-6
80002e3c:	80 00       	ld.sh	r0,r0[0x0]
80002e3e:	2c d0       	sub	r0,-51

80002e40 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002e40:	fe 68 00 00 	mov	r8,-131072
80002e44:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
80002e46:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
80002e4a:	91 09       	st.w	r8[0x0],r9
}
80002e4c:	5e fc       	retal	r12

80002e4e <flashc_is_ready>:
//! @{


bool flashc_is_ready(void)
{
	return ((AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_FRDY_MASK) != 0);
80002e4e:	fe 68 00 00 	mov	r8,-131072
80002e52:	70 2c       	ld.w	r12,r8[0x8]
}
80002e54:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002e58:	5e fc       	retal	r12
80002e5a:	d7 03       	nop

80002e5c <flashc_default_wait_until_ready>:


void flashc_default_wait_until_ready(void)
{
80002e5c:	d4 01       	pushm	lr
	while (!flashc_is_ready());
80002e5e:	f0 1f 00 03 	mcall	80002e68 <flashc_default_wait_until_ready+0xc>
80002e62:	cf e0       	breq	80002e5e <flashc_default_wait_until_ready+0x2>
}
80002e64:	d8 02       	popm	pc
80002e66:	00 00       	add	r0,r0
80002e68:	80 00       	ld.sh	r0,r0[0x0]
80002e6a:	2e 4e       	sub	lr,-28

80002e6c <flashc_issue_command>:
	return (AVR32_FLASHC.fcmd & AVR32_FLASHC_FCMD_PAGEN_MASK) >> AVR32_FLASHC_FCMD_PAGEN_OFFSET;
}


void flashc_issue_command(unsigned int command, int page_number)
{
80002e6c:	eb cd 40 c0 	pushm	r6-r7,lr
80002e70:	18 96       	mov	r6,r12
80002e72:	16 97       	mov	r7,r11
	u_avr32_flashc_fcmd_t u_avr32_flashc_fcmd;

	flashc_wait_until_ready();
80002e74:	48 e8       	lddpc	r8,80002eac <flashc_issue_command+0x40>
80002e76:	70 08       	ld.w	r8,r8[0x0]
80002e78:	5d 18       	icall	r8
	u_avr32_flashc_fcmd.fcmd = AVR32_FLASHC.fcmd;
80002e7a:	fe 68 00 00 	mov	r8,-131072
80002e7e:	70 18       	ld.w	r8,r8[0x4]
	u_avr32_flashc_fcmd.FCMD.cmd = command;
80002e80:	f1 d6 d0 06 	bfins	r8,r6,0x0,0x6
	if (page_number >= 0) {
80002e84:	58 07       	cp.w	r7,0
80002e86:	c0 35       	brlt	80002e8c <flashc_issue_command+0x20>
		u_avr32_flashc_fcmd.FCMD.pagen = page_number;
80002e88:	f1 d7 d1 10 	bfins	r8,r7,0x8,0x10
	}
	u_avr32_flashc_fcmd.FCMD.key = AVR32_FLASHC_FCMD_KEY_KEY;
80002e8c:	3a 59       	mov	r9,-91
80002e8e:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	AVR32_FLASHC.fcmd = u_avr32_flashc_fcmd.fcmd;
80002e92:	fe 69 00 00 	mov	r9,-131072
80002e96:	93 18       	st.w	r9[0x4],r8
 *          the driver's API which instead presents \ref flashc_is_lock_error
 *          and \ref flashc_is_programming_error.
 */
static unsigned int flashc_get_error_status(void)
{
	return AVR32_FLASHC.fsr & (AVR32_FLASHC_FSR_LOCKE_MASK |
80002e98:	72 29       	ld.w	r9,r9[0x8]
	if (page_number >= 0) {
		u_avr32_flashc_fcmd.FCMD.pagen = page_number;
	}
	u_avr32_flashc_fcmd.FCMD.key = AVR32_FLASHC_FCMD_KEY_KEY;
	AVR32_FLASHC.fcmd = u_avr32_flashc_fcmd.fcmd;
	flashc_error_status = flashc_get_error_status();
80002e9a:	e2 19 00 0c 	andl	r9,0xc,COH
80002e9e:	48 58       	lddpc	r8,80002eb0 <flashc_issue_command+0x44>
80002ea0:	91 09       	st.w	r8[0x0],r9
	flashc_wait_until_ready();
80002ea2:	48 38       	lddpc	r8,80002eac <flashc_issue_command+0x40>
80002ea4:	70 08       	ld.w	r8,r8[0x0]
80002ea6:	5d 18       	icall	r8
}
80002ea8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002eac:	00 00       	add	r0,r0
80002eae:	00 08       	add	r8,r0
80002eb0:	00 00       	add	r0,r0
80002eb2:	00 2c       	rsub	r12,r0

80002eb4 <flashc_set_flash_waitstate_and_readmode>:
}


#if UC3C
void flashc_set_flash_waitstate_and_readmode(unsigned long cpu_f_hz)
{
80002eb4:	eb cd 40 80 	pushm	r7,lr
80002eb8:	18 97       	mov	r7,r12
	#define AVR32_FLASHC_HSEN_FWS_0_MAX_FREQ      33000000
	#define AVR32_FLASHC_HSEN_FWS_1_MAX_FREQ      72000000
	// These defines are missing from or wrong in the toolchain header files uc3cxxx.h
	// Put a Bugzilla

	if (cpu_f_hz > AVR32_FLASHC_HSEN_FWS_0_MAX_FREQ) { // > 33MHz
80002eba:	e0 68 8a 40 	mov	r8,35392
80002ebe:	ea 18 01 f7 	orh	r8,0x1f7
80002ec2:	10 3c       	cp.w	r12,r8
80002ec4:	e0 88 00 18 	brls	80002ef4 <flashc_set_flash_waitstate_and_readmode+0x40>
		// Set a wait-state
		flashc_set_wait_state(1);
80002ec8:	30 1c       	mov	r12,1
80002eca:	f0 1f 00 10 	mcall	80002f08 <flashc_set_flash_waitstate_and_readmode+0x54>
		if (cpu_f_hz <= AVR32_FLASHC_FWS_1_MAX_FREQ) {   // <= 66MHz and >33Mhz
80002ece:	e0 68 14 80 	mov	r8,5248
80002ed2:	ea 18 03 ef 	orh	r8,0x3ef
80002ed6:	10 37       	cp.w	r7,r8
80002ed8:	e0 8b 00 08 	brhi	80002ee8 <flashc_set_flash_waitstate_and_readmode+0x34>
			// Disable the high-speed read mode.
			flashc_issue_command(AVR32_FLASHC_FCMD_CMD_HSDIS, -1);
80002edc:	3f fb       	mov	r11,-1
80002ede:	31 1c       	mov	r12,17
80002ee0:	f0 1f 00 0b 	mcall	80002f0c <flashc_set_flash_waitstate_and_readmode+0x58>
80002ee4:	e3 cd 80 80 	ldm	sp++,r7,pc
		} else { // > 66Mhz
			// Enable the high-speed read mode.
			flashc_issue_command(AVR32_FLASHC_FCMD_CMD_HSEN, -1);
80002ee8:	3f fb       	mov	r11,-1
80002eea:	31 0c       	mov	r12,16
80002eec:	f0 1f 00 08 	mcall	80002f0c <flashc_set_flash_waitstate_and_readmode+0x58>
80002ef0:	e3 cd 80 80 	ldm	sp++,r7,pc
		}
	} else { // <= 33 MHz
		// Disable wait-state
		flashc_set_wait_state(0);
80002ef4:	30 0c       	mov	r12,0
80002ef6:	f0 1f 00 05 	mcall	80002f08 <flashc_set_flash_waitstate_and_readmode+0x54>
		// Disable the high-speed read mode.
		flashc_issue_command(AVR32_FLASHC_FCMD_CMD_HSDIS, -1);
80002efa:	3f fb       	mov	r11,-1
80002efc:	31 1c       	mov	r12,17
80002efe:	f0 1f 00 04 	mcall	80002f0c <flashc_set_flash_waitstate_and_readmode+0x58>
80002f02:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f06:	00 00       	add	r0,r0
80002f08:	80 00       	ld.sh	r0,r0[0x0]
80002f0a:	2e 40       	sub	r0,-28
80002f0c:	80 00       	ld.sh	r0,r0[0x0]
80002f0e:	2e 6c       	sub	r12,-26

80002f10 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002f10:	f8 08 16 05 	lsr	r8,r12,0x5
80002f14:	a9 78       	lsl	r8,0x9
80002f16:	e0 28 e0 00 	sub	r8,57344

	/* Enable the correct function. */
	switch (function) {
80002f1a:	58 7b       	cp.w	r11,7
80002f1c:	e0 8b 00 05 	brhi	80002f26 <gpio_enable_module_pin+0x16>
80002f20:	4a 09       	lddpc	r9,80002fa0 <gpio_enable_module_pin+0x90>
80002f22:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
80002f26:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002f28:	30 19       	mov	r9,1
80002f2a:	f2 0c 09 49 	lsl	r9,r9,r12
80002f2e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002f30:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002f32:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002f34:	c3 18       	rjmp	80002f96 <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f36:	30 19       	mov	r9,1
80002f38:	f2 0c 09 49 	lsl	r9,r9,r12
80002f3c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002f3e:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002f40:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002f42:	c2 a8       	rjmp	80002f96 <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002f44:	30 19       	mov	r9,1
80002f46:	f2 0c 09 49 	lsl	r9,r9,r12
80002f4a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f4c:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002f4e:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002f50:	c2 38       	rjmp	80002f96 <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f52:	30 19       	mov	r9,1
80002f54:	f2 0c 09 49 	lsl	r9,r9,r12
80002f58:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f5a:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002f5c:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002f5e:	c1 c8       	rjmp	80002f96 <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002f60:	30 19       	mov	r9,1
80002f62:	f2 0c 09 49 	lsl	r9,r9,r12
80002f66:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002f68:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002f6a:	91 d9       	st.w	r8[0x34],r9
		break;
80002f6c:	c1 58       	rjmp	80002f96 <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f6e:	30 19       	mov	r9,1
80002f70:	f2 0c 09 49 	lsl	r9,r9,r12
80002f74:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002f76:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002f78:	91 d9       	st.w	r8[0x34],r9
		break;
80002f7a:	c0 e8       	rjmp	80002f96 <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002f7c:	30 19       	mov	r9,1
80002f7e:	f2 0c 09 49 	lsl	r9,r9,r12
80002f82:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f84:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002f86:	91 d9       	st.w	r8[0x34],r9
		break;
80002f88:	c0 78       	rjmp	80002f96 <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f8a:	30 19       	mov	r9,1
80002f8c:	f2 0c 09 49 	lsl	r9,r9,r12
80002f90:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f92:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002f94:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002f96:	30 19       	mov	r9,1
80002f98:	f2 0c 09 4c 	lsl	r12,r9,r12
80002f9c:	91 2c       	st.w	r8[0x8],r12
80002f9e:	5e fd       	retal	0
80002fa0:	80 00       	ld.sh	r0,r0[0x0]
80002fa2:	47 28       	lddsp	r8,sp[0x1c8]

80002fa4 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002fa4:	d4 21       	pushm	r4-r7,lr
80002fa6:	18 97       	mov	r7,r12
80002fa8:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002faa:	58 0b       	cp.w	r11,0
80002fac:	c0 31       	brne	80002fb2 <gpio_enable_module+0xe>
80002fae:	30 05       	mov	r5,0
80002fb0:	c0 d8       	rjmp	80002fca <gpio_enable_module+0x26>
80002fb2:	30 05       	mov	r5,0
80002fb4:	0a 96       	mov	r6,r5
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002fb6:	6e 1b       	ld.w	r11,r7[0x4]
80002fb8:	6e 0c       	ld.w	r12,r7[0x0]
80002fba:	f0 1f 00 06 	mcall	80002fd0 <gpio_enable_module+0x2c>
80002fbe:	18 45       	or	r5,r12
		gpiomap++;
80002fc0:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002fc2:	2f f6       	sub	r6,-1
80002fc4:	0c 34       	cp.w	r4,r6
80002fc6:	fe 9b ff f8 	brhi	80002fb6 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
80002fca:	0a 9c       	mov	r12,r5
80002fcc:	d8 22       	popm	r4-r7,pc
80002fce:	00 00       	add	r0,r0
80002fd0:	80 00       	ld.sh	r0,r0[0x0]
80002fd2:	2f 10       	sub	r0,-15

80002fd4 <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002fd4:	f8 08 16 05 	lsr	r8,r12,0x5
80002fd8:	a9 78       	lsl	r8,0x9
80002fda:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80002fde:	30 19       	mov	r9,1
80002fe0:	f2 0c 09 4c 	lsl	r12,r9,r12
80002fe4:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80002fe8:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002fec:	91 1c       	st.w	r8[0x4],r12
}
80002fee:	5e fc       	retal	r12

80002ff0 <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002ff0:	f8 08 16 05 	lsr	r8,r12,0x5
80002ff4:	a9 78       	lsl	r8,0x9
80002ff6:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002ffa:	30 19       	mov	r9,1
80002ffc:	f2 0c 09 4c 	lsl	r12,r9,r12
80003000:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80003004:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80003008:	91 1c       	st.w	r8[0x4],r12
}
8000300a:	5e fc       	retal	r12

8000300c <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
8000300c:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80003010:	49 99       	lddpc	r9,80003074 <INTC_register_interrupt+0x68>
80003012:	f2 08 00 39 	add	r9,r9,r8<<0x3
80003016:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
8000301a:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
8000301c:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80003020:	58 0a       	cp.w	r10,0
80003022:	c0 91       	brne	80003034 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003024:	49 59       	lddpc	r9,80003078 <INTC_register_interrupt+0x6c>
80003026:	49 6a       	lddpc	r10,8000307c <INTC_register_interrupt+0x70>
80003028:	12 1a       	sub	r10,r9
8000302a:	fe 79 00 00 	mov	r9,-65536
8000302e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003032:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80003034:	58 1a       	cp.w	r10,1
80003036:	c0 a1       	brne	8000304a <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80003038:	49 09       	lddpc	r9,80003078 <INTC_register_interrupt+0x6c>
8000303a:	49 2a       	lddpc	r10,80003080 <INTC_register_interrupt+0x74>
8000303c:	12 1a       	sub	r10,r9
8000303e:	bf aa       	sbr	r10,0x1e
80003040:	fe 79 00 00 	mov	r9,-65536
80003044:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003048:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
8000304a:	58 2a       	cp.w	r10,2
8000304c:	c0 a1       	brne	80003060 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
8000304e:	48 b9       	lddpc	r9,80003078 <INTC_register_interrupt+0x6c>
80003050:	48 da       	lddpc	r10,80003084 <INTC_register_interrupt+0x78>
80003052:	12 1a       	sub	r10,r9
80003054:	bf ba       	sbr	r10,0x1f
80003056:	fe 79 00 00 	mov	r9,-65536
8000305a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000305e:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80003060:	48 69       	lddpc	r9,80003078 <INTC_register_interrupt+0x6c>
80003062:	48 aa       	lddpc	r10,80003088 <INTC_register_interrupt+0x7c>
80003064:	12 1a       	sub	r10,r9
80003066:	ea 1a c0 00 	orh	r10,0xc000
8000306a:	fe 79 00 00 	mov	r9,-65536
8000306e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003072:	5e fc       	retal	r12
80003074:	80 00       	ld.sh	r0,r0[0x0]
80003076:	47 48       	lddsp	r8,sp[0x1d0]
80003078:	80 00       	ld.sh	r0,r0[0x0]
8000307a:	44 00       	lddsp	r0,sp[0x100]
8000307c:	80 00       	ld.sh	r0,r0[0x0]
8000307e:	45 04       	lddsp	r4,sp[0x140]
80003080:	80 00       	ld.sh	r0,r0[0x0]
80003082:	45 12       	lddsp	r2,sp[0x144]
80003084:	80 00       	ld.sh	r0,r0[0x0]
80003086:	45 20       	lddsp	r0,sp[0x148]
80003088:	80 00       	ld.sh	r0,r0[0x0]
8000308a:	45 2e       	lddsp	lr,sp[0x148]

8000308c <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
8000308c:	fe 78 00 00 	mov	r8,-65536
80003090:	e0 69 00 83 	mov	r9,131
80003094:	f2 0c 01 0c 	sub	r12,r9,r12
80003098:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
8000309c:	f2 ca ff c0 	sub	r10,r9,-64
800030a0:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800030a4:	58 08       	cp.w	r8,0
800030a6:	c0 21       	brne	800030aa <_get_interrupt_handler+0x1e>
800030a8:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
800030aa:	f0 08 12 00 	clz	r8,r8
800030ae:	48 5a       	lddpc	r10,800030c0 <_get_interrupt_handler+0x34>
800030b0:	f4 09 00 39 	add	r9,r10,r9<<0x3
800030b4:	f0 08 11 1f 	rsub	r8,r8,31
800030b8:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800030ba:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
800030be:	5e fc       	retal	r12
800030c0:	80 00       	ld.sh	r0,r0[0x0]
800030c2:	47 48       	lddsp	r8,sp[0x1d0]

800030c4 <pm_set_mclk_source>:
 **/

long pm_set_mclk_source(pm_clk_src_t src)
{
  // Unlock the write-protected MCCTRL register
  AVR32_ENTER_CRITICAL_REGION( );
800030c4:	e1 b9 00 00 	mfsr	r9,0x0
800030c8:	d3 03       	ssrf	0x10
  PM_UNLOCK(AVR32_PM_MCCTRL);
800030ca:	fe 78 04 00 	mov	r8,-64512
800030ce:	fc 1a aa 00 	movh	r10,0xaa00
800030d2:	f1 4a 00 58 	st.w	r8[88],r10
  AVR32_PM.mcctrl = src;
800030d6:	91 0c       	st.w	r8[0x0],r12
  AVR32_LEAVE_CRITICAL_REGION( );
800030d8:	12 98       	mov	r8,r9
800030da:	e6 18 00 01 	andh	r8,0x1,COH
800030de:	c0 21       	brne	800030e2 <pm_set_mclk_source+0x1e>
800030e0:	d5 03       	csrf	0x10

  return PASS;
}
800030e2:	5e fd       	retal	0

800030e4 <pcl_switch_to_osc>:
        return PASS;
}
#endif // UC3D device-specific implementation

long int pcl_switch_to_osc(pcl_osc_t osc, unsigned int fcrystal, unsigned int startup)
{
800030e4:	eb cd 40 c0 	pushm	r6-r7,lr
800030e8:	16 97       	mov	r7,r11
800030ea:	14 96       	mov	r6,r10
#else
// Implementation for UC3C, UC3L parts.
  #if AVR32_PM_VERSION_RESETVALUE < 0x400
    return PCL_NOT_SUPPORTED;
  #else
  if(PCL_OSC0 == osc)
800030ec:	58 0c       	cp.w	r12,0
800030ee:	c0 50       	breq	800030f8 <pcl_switch_to_osc+0x14>
800030f0:	fe 7c d8 f0 	mov	r12,-10000
800030f4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
  {
    // Configure OSC0 in crystal mode, external crystal with a fcrystal Hz frequency.
    scif_configure_osc_crystalmode(SCIF_OSC0, fcrystal);
800030f8:	30 0c       	mov	r12,0
800030fa:	f0 1f 00 08 	mcall	80003118 <pcl_switch_to_osc+0x34>
    // Enable the OSC0
    scif_enable_osc(SCIF_OSC0, startup, true);
800030fe:	30 1a       	mov	r10,1
80003100:	0c 9b       	mov	r11,r6
80003102:	30 0c       	mov	r12,0
80003104:	f0 1f 00 06 	mcall	8000311c <pcl_switch_to_osc+0x38>
    // Set the Flash wait state and the speed read mode (depending on the target CPU frequency).
#if UC3L || UC3D
    flashcdw_set_flash_waitstate_and_readmode(fcrystal);
#elif UC3C
    flashc_set_flash_waitstate_and_readmode(fcrystal);
80003108:	0e 9c       	mov	r12,r7
8000310a:	f0 1f 00 06 	mcall	80003120 <pcl_switch_to_osc+0x3c>
#endif
    // Set the main clock source as being OSC0.
    pm_set_mclk_source(PM_CLK_SRC_OSC0);
8000310e:	30 1c       	mov	r12,1
80003110:	f0 1f 00 05 	mcall	80003124 <pcl_switch_to_osc+0x40>
80003114:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80003118:	80 00       	ld.sh	r0,r0[0x0]
8000311a:	35 8c       	mov	r12,88
8000311c:	80 00       	ld.sh	r0,r0[0x0]
8000311e:	35 18       	mov	r8,81
80003120:	80 00       	ld.sh	r0,r0[0x0]
80003122:	2e b4       	sub	r4,-21
80003124:	80 00       	ld.sh	r0,r0[0x0]
80003126:	30 c4       	mov	r4,12

80003128 <pwm_write_protect_sw_unlock>:
}

int pwm_write_protect_sw_unlock(int group)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  switch(group)
80003128:	58 2c       	cp.w	r12,2
8000312a:	c2 80       	breq	8000317a <pwm_write_protect_sw_unlock+0x52>
8000312c:	e0 89 00 07 	brgt	8000313a <pwm_write_protect_sw_unlock+0x12>
80003130:	58 0c       	cp.w	r12,0
80003132:	c0 a0       	breq	80003146 <pwm_write_protect_sw_unlock+0x1e>
80003134:	58 1c       	cp.w	r12,1
80003136:	c5 61       	brne	800031e2 <pwm_write_protect_sw_unlock+0xba>
80003138:	c1 48       	rjmp	80003160 <pwm_write_protect_sw_unlock+0x38>
8000313a:	58 4c       	cp.w	r12,4
8000313c:	c3 90       	breq	800031ae <pwm_write_protect_sw_unlock+0x86>
8000313e:	c2 b5       	brlt	80003194 <pwm_write_protect_sw_unlock+0x6c>
80003140:	58 5c       	cp.w	r12,5
80003142:	c5 01       	brne	800031e2 <pwm_write_protect_sw_unlock+0xba>
80003144:	c4 28       	rjmp	800031c8 <pwm_write_protect_sw_unlock+0xa0>
  {
    case 0:
      pwm->wpcr = (AVR32_PWM_WPCR_WPKEY_KEY   << AVR32_PWM_WPCR_WPKEY) |
80003146:	fe 78 4c 00 	mov	r8,-46080
8000314a:	e0 69 4d 04 	mov	r9,19716
8000314e:	ea 19 50 57 	orh	r9,0x5057
80003152:	f1 49 00 e4 	st.w	r8[228],r9
	          AVR32_PWM_WPCR_WPRG0_MASK                            |
	          (AVR32_PWM_WPCR_WPCMD_SWDIS << AVR32_PWM_WPCR_WPCMD);
      if (pwm->wpsr != 0) return PWM_FAILURE;
80003156:	f0 f8 00 e8 	ld.w	r8,r8[232]
8000315a:	58 08       	cp.w	r8,0
8000315c:	c4 30       	breq	800031e2 <pwm_write_protect_sw_unlock+0xba>
8000315e:	c4 18       	rjmp	800031e0 <pwm_write_protect_sw_unlock+0xb8>
      break;
    case 1:
      pwm->wpcr = (AVR32_PWM_WPCR_WPKEY_KEY   << AVR32_PWM_WPCR_WPKEY) |
80003160:	fe 78 4c 00 	mov	r8,-46080
80003164:	e0 69 4d 08 	mov	r9,19720
80003168:	ea 19 50 57 	orh	r9,0x5057
8000316c:	f1 49 00 e4 	st.w	r8[228],r9
	          AVR32_PWM_WPCR_WPRG1_MASK                            |
	          (AVR32_PWM_WPCR_WPCMD_SWDIS << AVR32_PWM_WPCR_WPCMD);
      if (pwm->wpsr != 0) return PWM_FAILURE;
80003170:	f0 f8 00 e8 	ld.w	r8,r8[232]
80003174:	58 08       	cp.w	r8,0
80003176:	c3 60       	breq	800031e2 <pwm_write_protect_sw_unlock+0xba>
80003178:	c3 48       	rjmp	800031e0 <pwm_write_protect_sw_unlock+0xb8>
      break;
    case 2:
      pwm->wpcr = (AVR32_PWM_WPCR_WPKEY_KEY   << AVR32_PWM_WPCR_WPKEY) |
8000317a:	fe 78 4c 00 	mov	r8,-46080
8000317e:	e0 69 4d 10 	mov	r9,19728
80003182:	ea 19 50 57 	orh	r9,0x5057
80003186:	f1 49 00 e4 	st.w	r8[228],r9
	          AVR32_PWM_WPCR_WPRG2_MASK                            |
	          (AVR32_PWM_WPCR_WPCMD_SWDIS << AVR32_PWM_WPCR_WPCMD);
      if (pwm->wpsr != 0) return PWM_FAILURE;
8000318a:	f0 f8 00 e8 	ld.w	r8,r8[232]
8000318e:	58 08       	cp.w	r8,0
80003190:	c2 90       	breq	800031e2 <pwm_write_protect_sw_unlock+0xba>
80003192:	c2 78       	rjmp	800031e0 <pwm_write_protect_sw_unlock+0xb8>
      break;
    case 3:
      pwm->wpcr = (AVR32_PWM_WPCR_WPKEY_KEY   << AVR32_PWM_WPCR_WPKEY) |
80003194:	fe 78 4c 00 	mov	r8,-46080
80003198:	e0 69 4d 20 	mov	r9,19744
8000319c:	ea 19 50 57 	orh	r9,0x5057
800031a0:	f1 49 00 e4 	st.w	r8[228],r9
	          AVR32_PWM_WPCR_WPRG3_MASK                            |
	          (AVR32_PWM_WPCR_WPCMD_SWDIS << AVR32_PWM_WPCR_WPCMD);
      if (pwm->wpsr != 0) return PWM_FAILURE;
800031a4:	f0 f8 00 e8 	ld.w	r8,r8[232]
800031a8:	58 08       	cp.w	r8,0
800031aa:	c1 c0       	breq	800031e2 <pwm_write_protect_sw_unlock+0xba>
800031ac:	c1 a8       	rjmp	800031e0 <pwm_write_protect_sw_unlock+0xb8>
      break;
    case 4:
      pwm->wpcr = (AVR32_PWM_WPCR_WPKEY_KEY   << AVR32_PWM_WPCR_WPKEY) |
800031ae:	fe 78 4c 00 	mov	r8,-46080
800031b2:	e0 69 4d 40 	mov	r9,19776
800031b6:	ea 19 50 57 	orh	r9,0x5057
800031ba:	f1 49 00 e4 	st.w	r8[228],r9
	          AVR32_PWM_WPCR_WPRG4_MASK                            |
	          (AVR32_PWM_WPCR_WPCMD_SWDIS << AVR32_PWM_WPCR_WPCMD);
      if (pwm->wpsr != 0) return PWM_FAILURE;
800031be:	f0 f8 00 e8 	ld.w	r8,r8[232]
800031c2:	58 08       	cp.w	r8,0
800031c4:	c0 f0       	breq	800031e2 <pwm_write_protect_sw_unlock+0xba>
800031c6:	c0 d8       	rjmp	800031e0 <pwm_write_protect_sw_unlock+0xb8>
      break;
    case 5:
      pwm->wpcr = (AVR32_PWM_WPCR_WPKEY_KEY   << AVR32_PWM_WPCR_WPKEY) |
800031c8:	fe 78 4c 00 	mov	r8,-46080
800031cc:	e0 69 4d 80 	mov	r9,19840
800031d0:	ea 19 50 57 	orh	r9,0x5057
800031d4:	f1 49 00 e4 	st.w	r8[228],r9
	          AVR32_PWM_WPCR_WPRG5_MASK                            |
	          (AVR32_PWM_WPCR_WPCMD_SWDIS << AVR32_PWM_WPCR_WPCMD);
      if (pwm->wpsr != 0) return PWM_FAILURE;
800031d8:	f0 f8 00 e8 	ld.w	r8,r8[232]
800031dc:	58 08       	cp.w	r8,0
800031de:	c0 20       	breq	800031e2 <pwm_write_protect_sw_unlock+0xba>
800031e0:	5e fe       	retal	-1
800031e2:	5e fd       	retal	0

800031e4 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
800031e4:	58 0b       	cp.w	r11,0
800031e6:	c1 d0       	breq	80003220 <pwm_channel_init+0x3c>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
800031e8:	58 4c       	cp.w	r12,4
800031ea:	e0 8b 00 1b 	brhi	80003220 <pwm_channel_init+0x3c>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
800031ee:	76 0a       	ld.w	r10,r11[0x0]
800031f0:	fe 78 4c 00 	mov	r8,-46080
800031f4:	f8 c9 ff f0 	sub	r9,r12,-16
800031f8:	a5 79       	lsl	r9,0x5
800031fa:	f0 09 00 09 	add	r9,r8,r9
800031fe:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
80003200:	76 19       	ld.w	r9,r11[0x4]
80003202:	a5 7c       	lsl	r12,0x5
80003204:	f0 0c 00 0c 	add	r12,r8,r12
80003208:	f8 c8 fd fc 	sub	r8,r12,-516
8000320c:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
8000320e:	76 39       	ld.w	r9,r11[0xc]
80003210:	f8 c8 fd f4 	sub	r8,r12,-524
80003214:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].dt= pwm_channel->dt; // Channel period.
80003216:	76 68       	ld.w	r8,r11[0x18]
80003218:	f8 cc fd e8 	sub	r12,r12,-536
8000321c:	99 08       	st.w	r12[0x0],r8
8000321e:	5e fd       	retal	0
  return PWM_SUCCESS;
80003220:	5e ff       	retal	1

80003222 <pwm_start_channels>:
}

int pwm_start_channels(unsigned long channels_bitmask)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
80003222:	18 98       	mov	r8,r12
80003224:	e0 18 ff e0 	andl	r8,0xffe0
80003228:	c0 20       	breq	8000322c <pwm_start_channels+0xa>
8000322a:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  //pwm->wpsr; // Clear Fault register
  pwm->ena = channels_bitmask; // Enable channels.
8000322c:	fe 78 4c 00 	mov	r8,-46080
80003230:	91 1c       	st.w	r8[0x4],r12
80003232:	5e fd       	retal	0

80003234 <pwm_update_period_value>:
  return PWM_SUCCESS;
}

int pwm_update_period_value(unsigned int value)
{
  AVR32_PWM.scup = value;
80003234:	fe 78 4c 00 	mov	r8,-46080
80003238:	91 bc       	st.w	r8[0x2c],r12
  return PWM_SUCCESS;
}
8000323a:	5e fd       	retal	0

8000323c <pwm_init>:
  else
    return PWM_NO_WRITE_PROTECT_VIOLATION;
}

int pwm_init(pwm_opt_t *opt)
{
8000323c:	eb cd 40 c0 	pushm	r6-r7,lr
80003240:	18 97       	mov	r7,r12
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80003242:	e1 b6 00 00 	mfsr	r6,0x0

  if (opt == 0 ) // Null pointer.
80003246:	58 0c       	cp.w	r12,0
80003248:	c0 31       	brne	8000324e <pwm_init+0x12>
8000324a:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
8000324e:	ee 16 00 01 	eorh	r6,0x1
80003252:	ed d6 c2 01 	bfextu	r6,r6,0x10,0x1
    return PWM_INVALID_INPUT;

  // First Unlock Register
  pwm_write_protect_sw_unlock(0);
80003256:	30 0c       	mov	r12,0
80003258:	f0 1f 00 37 	mcall	80003334 <pwm_init+0xf8>
  pwm_write_protect_sw_unlock(1);
8000325c:	30 1c       	mov	r12,1
8000325e:	f0 1f 00 36 	mcall	80003334 <pwm_init+0xf8>
  pwm_write_protect_sw_unlock(2);
80003262:	30 2c       	mov	r12,2
80003264:	f0 1f 00 34 	mcall	80003334 <pwm_init+0xf8>
  pwm_write_protect_sw_unlock(3);
80003268:	30 3c       	mov	r12,3
8000326a:	f0 1f 00 33 	mcall	80003334 <pwm_init+0xf8>

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
8000326e:	58 06       	cp.w	r6,0
80003270:	c0 20       	breq	80003274 <pwm_init+0x38>
80003272:	d3 03       	ssrf	0x10
  pwm->idr1 = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR1_CHID0_OFFSET;
80003274:	31 f9       	mov	r9,31
80003276:	fe 78 4c 00 	mov	r8,-46080
8000327a:	91 59       	st.w	r8[0x14],r9
  if (opt->fault_detection_activated)
8000327c:	ef 39 00 14 	ld.ub	r9,r7[20]
80003280:	30 08       	mov	r8,0
80003282:	f0 09 18 00 	cp.b	r9,r8
80003286:	c0 70       	breq	80003294 <pwm_init+0x58>
    pwm->idr1 |= ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR1_FCHID0_OFFSET;
80003288:	fe 78 4c 00 	mov	r8,-46080
8000328c:	70 59       	ld.w	r9,r8[0x14]
8000328e:	ea 19 00 1f 	orh	r9,0x1f
80003292:	91 59       	st.w	r8[0x14],r9
  pwm->isr1;
80003294:	fe 78 4c 00 	mov	r8,-46080
80003298:	70 78       	ld.w	r8,r8[0x1c]
  // Check if synchronous channel ...
  if (opt->sync_channel_activated)
8000329a:	ef 39 00 15 	ld.ub	r9,r7[21]
8000329e:	30 08       	mov	r8,0
800032a0:	f0 09 18 00 	cp.b	r9,r8
800032a4:	c1 40       	breq	800032cc <pwm_init+0x90>
  {
    pwm->idr2 = (1 << AVR32_PWM_IDR2_UNRE_OFFSET) | (1 << AVR32_PWM_IDR2_WRDY_OFFSET);
800032a6:	30 99       	mov	r9,9
800032a8:	fe 78 4c 00 	mov	r8,-46080
800032ac:	91 e9       	st.w	r8[0x38],r9
    if (opt->sync_update_channel_mode==PWM_SYNC_UPDATE_AUTO_WRITE_AUTO_UPDATE)
800032ae:	ef 39 00 16 	ld.ub	r9,r7[22]
800032b2:	30 28       	mov	r8,2
800032b4:	f0 09 18 00 	cp.b	r9,r8
800032b8:	c0 71       	brne	800032c6 <pwm_init+0x8a>
    pwm->idr2 |= (1 << AVR32_PWM_IDR2_ENDTX_OFFSET) | (1 << AVR32_PWM_IDR2_TXBUFE_OFFSET);
800032ba:	fe 78 4c 00 	mov	r8,-46080
800032be:	70 e9       	ld.w	r9,r8[0x38]
800032c0:	e8 19 00 06 	orl	r9,0x6
800032c4:	91 e9       	st.w	r8[0x38],r9
    pwm->isr2;
800032c6:	fe 78 4c 00 	mov	r8,-46080
800032ca:	71 08       	ld.w	r8,r8[0x40]
  }
  if (global_interrupt_enabled) Enable_global_interrupt();
800032cc:	58 06       	cp.w	r6,0
800032ce:	c0 20       	breq	800032d2 <pwm_init+0x96>
800032d0:	d5 03       	csrf	0x10

  // Set PWM mode register.
  pwm->clk =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
800032d2:	6e 08       	ld.w	r8,r7[0x0]
800032d4:	6e 39       	ld.w	r9,r7[0xc]
800032d6:	a9 69       	lsl	r9,0x8
800032d8:	f3 e8 11 09 	or	r9,r9,r8<<0x10
800032dc:	6e 18       	ld.w	r8,r7[0x4]
800032de:	10 49       	or	r9,r8
800032e0:	6e 28       	ld.w	r8,r7[0x8]
800032e2:	f3 e8 11 89 	or	r9,r9,r8<<0x18
800032e6:	6e 48       	ld.w	r8,r7[0x10]
800032e8:	f3 e8 11 f9 	or	r9,r9,r8<<0x1f
    pwm->isr2;
  }
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->clk =
800032ec:	fe 78 4c 00 	mov	r8,-46080
800032f0:	91 09       	st.w	r8[0x0],r9
    ((opt->preb)<<AVR32_PWM_PREB_OFFSET) |
    ((opt->cksel)<<AVR32_PWM_CLKSEL_OFFSET)
    ;

  // Set PWM Sync register
  pwm->SCM.updm = opt->sync_update_channel_mode;
800032f2:	ef 3a 00 16 	ld.ub	r10,r7[22]
800032f6:	70 89       	ld.w	r9,r8[0x20]
800032f8:	f3 da d2 02 	bfins	r9,r10,0x10,0x2
800032fc:	91 89       	st.w	r8[0x20],r9
  int i;
  for (i=0;i<PWM_OOV_LINES;i++)
  {
    pwm->scm     |= ((opt->sync_channel_select[i])<<(AVR32_PWM_SCM_SYNC0_OFFSET+i));
800032fe:	70 89       	ld.w	r9,r8[0x20]
80003300:	ef 3a 00 17 	ld.ub	r10,r7[23]
80003304:	f5 e9 10 09 	or	r9,r10,r9
80003308:	91 89       	st.w	r8[0x20],r9
8000330a:	70 89       	ld.w	r9,r8[0x20]
8000330c:	ef 3a 00 18 	ld.ub	r10,r7[24]
80003310:	f3 ea 10 19 	or	r9,r9,r10<<0x1
80003314:	91 89       	st.w	r8[0x20],r9
80003316:	70 89       	ld.w	r9,r8[0x20]
80003318:	ef 3a 00 19 	ld.ub	r10,r7[25]
8000331c:	f3 ea 10 29 	or	r9,r9,r10<<0x2
80003320:	91 89       	st.w	r8[0x20],r9
80003322:	70 89       	ld.w	r9,r8[0x20]
80003324:	ef 3a 00 1a 	ld.ub	r10,r7[26]
80003328:	f3 ea 10 39 	or	r9,r9,r10<<0x3
8000332c:	91 89       	st.w	r8[0x20],r9
8000332e:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80003332:	00 00       	add	r0,r0
80003334:	80 00       	ld.sh	r0,r0[0x0]
80003336:	31 28       	mov	r8,18

80003338 <scif_pclksr_statushigh_wait>:
 * \return Status.
 *   \retval 0   Status is high.
 *   \retval <0  SCIF_POLL_TIMEOUT Timeout expired before the status was high.
 */
static long int scif_pclksr_statushigh_wait(unsigned long statusMask)
{
80003338:	e0 78 86 a0 	mov	r8,100000
  unsigned int timeout = SCIF_POLL_TIMEOUT;

  while(!(AVR32_SCIF.pclksr & statusMask))
8000333c:	fe 7a 08 00 	mov	r10,-63488
80003340:	c0 48       	rjmp	80003348 <scif_pclksr_statushigh_wait+0x10>
  {
    if(--timeout == 0)
80003342:	20 18       	sub	r8,1
80003344:	c0 21       	brne	80003348 <scif_pclksr_statushigh_wait+0x10>
80003346:	5e fe       	retal	-1
 */
static long int scif_pclksr_statushigh_wait(unsigned long statusMask)
{
  unsigned int timeout = SCIF_POLL_TIMEOUT;

  while(!(AVR32_SCIF.pclksr & statusMask))
80003348:	74 59       	ld.w	r9,r10[0x14]
8000334a:	f9 e9 00 09 	and	r9,r12,r9
8000334e:	cf a0       	breq	80003342 <scif_pclksr_statushigh_wait+0xa>
80003350:	5e fd       	retal	0

80003352 <scif_wait_for_pll_locked>:
}

long int scif_wait_for_pll_locked(scif_pll_t pll)
{

  if (pll == SCIF_PLL0)
80003352:	58 0c       	cp.w	r12,0
80003354:	c0 81       	brne	80003364 <scif_wait_for_pll_locked+0x12>
  {
      // Wait until PLL0 is stable and ready to be used.
      while(!(AVR32_SCIF.pclksr & AVR32_SCIF_PCLKSR_PLL0_LOCK_MASK));
80003356:	fe 79 08 00 	mov	r9,-63488
8000335a:	72 58       	ld.w	r8,r9[0x14]
8000335c:	e2 18 00 10 	andl	r8,0x10,COH
80003360:	cf d0       	breq	8000335a <scif_wait_for_pll_locked+0x8>
80003362:	c0 78       	rjmp	80003370 <scif_wait_for_pll_locked+0x1e>
  }
  else
  {
      // Wait until PLL1 is stable and ready to be used.
      while(!(AVR32_SCIF.pclksr & AVR32_SCIF_PCLKSR_PLL1_LOCK_MASK));
80003364:	fe 79 08 00 	mov	r9,-63488
80003368:	72 58       	ld.w	r8,r9[0x14]
8000336a:	e2 18 00 20 	andl	r8,0x20,COH
8000336e:	cf d0       	breq	80003368 <scif_wait_for_pll_locked+0x16>
  }

  return PASS;
}
80003370:	5e fd       	retal	0

80003372 <scif_stop_gclk>:
    return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // Stop the generic clock.
  AVR32_SCIF.gcctrl[gclk] &= ~AVR32_SCIF_GCCTRL_CEN_MASK;
80003372:	fe 78 08 00 	mov	r8,-63488
80003376:	f8 c9 ff e7 	sub	r9,r12,-25
8000337a:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
8000337e:	a1 ca       	cbr	r10,0x0
80003380:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80003384:	e0 78 86 a0 	mov	r8,100000

  // Wait until the generic clock is actually stopped.
  while(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
80003388:	fe 7a 08 00 	mov	r10,-63488
8000338c:	12 9c       	mov	r12,r9
8000338e:	c0 48       	rjmp	80003396 <scif_stop_gclk+0x24>
  {
    if(--timeout == 0)
80003390:	20 18       	sub	r8,1
80003392:	c0 21       	brne	80003396 <scif_stop_gclk+0x24>
80003394:	5e fe       	retal	-1

  // Stop the generic clock.
  AVR32_SCIF.gcctrl[gclk] &= ~AVR32_SCIF_GCCTRL_CEN_MASK;

  // Wait until the generic clock is actually stopped.
  while(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
80003396:	f4 0c 03 29 	ld.w	r9,r10[r12<<0x2]
8000339a:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
8000339e:	cf 91       	brne	80003390 <scif_stop_gclk+0x1e>
800033a0:	5e fd       	retal	0
800033a2:	d7 03       	nop

800033a4 <scif_gc_setup>:
  return PASS;
}


long int scif_gc_setup(unsigned int gclk, scif_gcctrl_oscsel_t clk_src, unsigned int diven, unsigned int divfactor)
{
800033a4:	d4 21       	pushm	r4-r7,lr
800033a6:	18 97       	mov	r7,r12
800033a8:	16 95       	mov	r5,r11
800033aa:	14 96       	mov	r6,r10
  bool restart_gc = false;


  // Change the division factor to conform to the equation: fgclk = fsrc/divfactor = fsrc/(2*(div+1))
  divfactor = (divfactor>>1) -1;
800033ac:	a1 99       	lsr	r9,0x1
800033ae:	f2 c4 00 01 	sub	r4,r9,1
      return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // If the generic clock is already enabled, disable it before changing its setup.
  if(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
800033b2:	f8 c9 ff e7 	sub	r9,r12,-25
800033b6:	fe 78 08 00 	mov	r8,-63488
800033ba:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800033be:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800033c2:	c0 50       	breq	800033cc <scif_gc_setup+0x28>
  {
    restart_gc = true;
    if(scif_stop_gclk(gclk) < 0)
800033c4:	f0 1f 00 18 	mcall	80003424 <scif_gc_setup+0x80>
800033c8:	c1 44       	brge	800033f0 <scif_gc_setup+0x4c>
800033ca:	dc 2a       	popm	r4-r7,pc,r12=-1
      return -1;  // Could not stop the generic clock.
  }

  // Setup the generic clock.
  AVR32_SCIF.gcctrl[gclk] = ((divfactor << AVR32_SCIF_GCCTRL_DIV_OFFSET)&AVR32_SCIF_GCCTRL_DIV_MASK)
800033cc:	a1 76       	lsl	r6,0x1
800033ce:	e2 16 00 02 	andl	r6,0x2,COH
800033d2:	a9 65       	lsl	r5,0x8
800033d4:	e2 15 0f 00 	andl	r5,0xf00,COH
800033d8:	0a 46       	or	r6,r5
800033da:	b1 64       	lsl	r4,0x10
800033dc:	e6 14 00 ff 	andh	r4,0xff,COH
800033e0:	ed e4 10 04 	or	r4,r6,r4
800033e4:	2e 77       	sub	r7,-25
800033e6:	fe 78 08 00 	mov	r8,-63488
800033ea:	f0 07 09 24 	st.w	r8[r7<<0x2],r4
800033ee:	d8 2a       	popm	r4-r7,pc,r12=0
800033f0:	ec 09 15 01 	lsl	r9,r6,0x1
800033f4:	e2 19 00 02 	andl	r9,0x2,COH
800033f8:	ea 08 15 08 	lsl	r8,r5,0x8
800033fc:	e2 18 0f 00 	andl	r8,0xf00,COH
80003400:	10 49       	or	r9,r8
80003402:	e8 08 15 10 	lsl	r8,r4,0x10
80003406:	e6 18 00 ff 	andh	r8,0xff,COH
8000340a:	10 49       	or	r9,r8
8000340c:	fe 78 08 00 	mov	r8,-63488
80003410:	2e 77       	sub	r7,-25
80003412:	f0 07 09 29 	st.w	r8[r7<<0x2],r9
                            |((diven << AVR32_SCIF_GCCTRL_DIVEN_OFFSET)&AVR32_SCIF_GCCTRL_DIVEN_MASK)
                            |((clk_src << AVR32_SCIF_GCCTRL_OSCSEL_OFFSET)&AVR32_SCIF_GCCTRL_OSCSEL_MASK);

  // Restart the gc if it previously was enabled.
  if(true == restart_gc)
    AVR32_SCIF.gcctrl[gclk] |= AVR32_SCIF_GCCTRL_CEN_MASK ;
80003416:	f0 07 03 29 	ld.w	r9,r8[r7<<0x2]
8000341a:	a1 a9       	sbr	r9,0x0
8000341c:	f0 07 09 29 	st.w	r8[r7<<0x2],r9
80003420:	d8 2a       	popm	r4-r7,pc,r12=0
80003422:	00 00       	add	r0,r0
80003424:	80 00       	ld.sh	r0,r0[0x0]
80003426:	33 72       	mov	r2,55

80003428 <scif_gc_enable>:
    return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // If the generic clock is already enabled, do nothing.
  if(!(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK))
80003428:	f8 c9 ff e7 	sub	r9,r12,-25
8000342c:	fe 78 08 00 	mov	r8,-63488
80003430:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80003434:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003438:	c0 91       	brne	8000344a <scif_gc_enable+0x22>
    AVR32_SCIF.gcctrl[gclk] |= AVR32_SCIF_GCCTRL_CEN_MASK;
8000343a:	fe 78 08 00 	mov	r8,-63488
8000343e:	12 9c       	mov	r12,r9
80003440:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80003444:	a1 a9       	sbr	r9,0x0
80003446:	f0 0c 09 29 	st.w	r8[r12<<0x2],r9

  return PASS;

}
8000344a:	5e fd       	retal	0

8000344c <scif_pll_enable>:

  return PASS;
}

long int scif_pll_enable(scif_pll_t pll)
{
8000344c:	20 2d       	sub	sp,8

  u_avr32_scif_pll_t   u_avr32_scif_pll;

    // Read Register
    u_avr32_scif_pll.PLL[pll] = AVR32_SCIF.PLL[pll] ;
8000344e:	fa c8 ff f8 	sub	r8,sp,-8
80003452:	f0 0c 00 29 	add	r9,r8,r12<<0x2
80003456:	fe 78 08 00 	mov	r8,-63488
8000345a:	2f 9c       	sub	r12,-7
8000345c:	f0 0c 03 2a 	ld.w	r10,r8[r12<<0x2]
    // Modify Configuration
    u_avr32_scif_pll.PLL[pll].pllen = ENABLE;
80003460:	30 1b       	mov	r11,1
80003462:	f5 db d0 01 	bfins	r10,r11,0x0,0x1
80003466:	f3 4a ff f8 	st.w	r9[-8],r10
    AVR32_ENTER_CRITICAL_REGION( );
8000346a:	e1 ba 00 00 	mfsr	r10,0x0
8000346e:	d3 03       	ssrf	0x10
    // Unlock the write-protected PLL0 register
    SCIF_UNLOCK(AVR32_SCIF_PLL + 4*pll);
80003470:	f8 0b 15 02 	lsl	r11,r12,0x2
80003474:	ea 1b aa 00 	orh	r11,0xaa00
80003478:	91 6b       	st.w	r8[0x18],r11
    // Write Back
    AVR32_SCIF.PLL[pll] = u_avr32_scif_pll.PLL[pll];
8000347a:	f2 f9 ff f8 	ld.w	r9,r9[-8]
8000347e:	f0 0c 09 29 	st.w	r8[r12<<0x2],r9
    AVR32_LEAVE_CRITICAL_REGION( );
80003482:	14 98       	mov	r8,r10
80003484:	e6 18 00 01 	andh	r8,0x1,COH
80003488:	c0 21       	brne	8000348c <scif_pll_enable+0x40>
8000348a:	d5 03       	csrf	0x10

  return PASS;
}
8000348c:	2f ed       	sub	sp,-8
8000348e:	5e fd       	retal	0

80003490 <scif_pll_setup>:

/**
 ** PLL0/PLL1 Functions
 **/
long int scif_pll_setup(scif_pll_t pll, const scif_pll_opt_t *opt)
{
80003490:	eb cd 40 c0 	pushm	r6-r7,lr
80003494:	20 2d       	sub	sp,8

  u_avr32_scif_pll_t   u_avr32_scif_pll;

  // Read Register
  u_avr32_scif_pll.PLL[pll] = AVR32_SCIF.PLL[pll] ;
80003496:	fa c9 ff f8 	sub	r9,sp,-8
8000349a:	f2 0c 00 28 	add	r8,r9,r12<<0x2
8000349e:	fe 79 08 00 	mov	r9,-63488
800034a2:	2f 9c       	sub	r12,-7
800034a4:	f2 0c 03 2a 	ld.w	r10,r9[r12<<0x2]
800034a8:	f1 4a ff f8 	st.w	r8[-8],r10
  // Modify Configuration
  u_avr32_scif_pll.PLL[pll].pllosc  = opt->osc;
800034ac:	f7 3e 00 10 	ld.ub	lr,r11[16]
800034b0:	f5 de d0 22 	bfins	r10,lr,0x1,0x2
800034b4:	f1 4a ff f8 	st.w	r8[-8],r10
  u_avr32_scif_pll.PLL[pll].pllopt  = opt->pll_freq | (opt->pll_div2 << 1) | (opt->pll_wbwdisable << 2);
800034b8:	17 a7       	ld.ub	r7,r11[0x2]
800034ba:	17 9e       	ld.ub	lr,r11[0x1]
800034bc:	a3 6e       	lsl	lr,0x2
800034be:	fd e7 10 1e 	or	lr,lr,r7<<0x1
800034c2:	17 87       	ld.ub	r7,r11[0x0]
800034c4:	0e 96       	mov	r6,r7
800034c6:	0e 4e       	or	lr,r7
800034c8:	f5 de d0 63 	bfins	r10,lr,0x3,0x3
800034cc:	f1 4a ff f8 	st.w	r8[-8],r10
  u_avr32_scif_pll.PLL[pll].plldiv  = opt->div;
800034d0:	76 2e       	ld.w	lr,r11[0x8]
800034d2:	f5 de d1 04 	bfins	r10,lr,0x8,0x4
800034d6:	f1 4a ff f8 	st.w	r8[-8],r10
  u_avr32_scif_pll.PLL[pll].pllmul  = opt->mul;
800034da:	76 1e       	ld.w	lr,r11[0x4]
800034dc:	f5 de d2 04 	bfins	r10,lr,0x10,0x4
800034e0:	f1 4a ff f8 	st.w	r8[-8],r10
  u_avr32_scif_pll.PLL[pll].pllcount= opt->lockcount;
800034e4:	76 3b       	ld.w	r11,r11[0xc]
800034e6:	f5 db d3 06 	bfins	r10,r11,0x18,0x6
800034ea:	f1 4a ff f8 	st.w	r8[-8],r10
  AVR32_ENTER_CRITICAL_REGION( );
800034ee:	e1 ba 00 00 	mfsr	r10,0x0
800034f2:	d3 03       	ssrf	0x10
  // Unlock the write-protected PLL0 register
  SCIF_UNLOCK(AVR32_SCIF_PLL + 4*pll);
800034f4:	f8 0b 15 02 	lsl	r11,r12,0x2
800034f8:	ea 1b aa 00 	orh	r11,0xaa00
800034fc:	93 6b       	st.w	r9[0x18],r11
  // Write Back
  AVR32_SCIF.PLL[pll] = u_avr32_scif_pll.PLL[pll];
800034fe:	f0 f8 ff f8 	ld.w	r8,r8[-8]
80003502:	f2 0c 09 28 	st.w	r9[r12<<0x2],r8
  AVR32_LEAVE_CRITICAL_REGION( );
80003506:	14 98       	mov	r8,r10
80003508:	e6 18 00 01 	andh	r8,0x1,COH
8000350c:	c0 21       	brne	80003510 <scif_pll_setup+0x80>
8000350e:	d5 03       	csrf	0x10

  return PASS;
}
80003510:	2f ed       	sub	sp,-8
80003512:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80003516:	d7 03       	nop

80003518 <scif_enable_osc>:

  return PASS;
}

long int scif_enable_osc(scif_osc_t osc, unsigned int startup, bool wait_for_ready)
{
80003518:	eb cd 40 80 	pushm	r7,lr
8000351c:	20 2d       	sub	sp,8

  u_avr32_scif_oscctrl_t   u_avr32_scif_oscctrl;

  // Read Register
  u_avr32_scif_oscctrl.OSCCTRL[osc] = AVR32_SCIF.OSCCTRL[osc] ;
8000351e:	fa c8 ff f8 	sub	r8,sp,-8
80003522:	f0 0c 00 2e 	add	lr,r8,r12<<0x2
80003526:	fe 78 08 00 	mov	r8,-63488
8000352a:	f8 c9 ff f7 	sub	r9,r12,-9
8000352e:	f0 09 03 27 	ld.w	r7,r8[r9<<0x2]
  // Modify: Configure the oscillator startup and enable the osc.
  u_avr32_scif_oscctrl.OSCCTRL[osc].startup = startup;
80003532:	ef db d1 04 	bfins	r7,r11,0x8,0x4
  u_avr32_scif_oscctrl.OSCCTRL[osc].oscen = ENABLE;
80003536:	30 1b       	mov	r11,1
80003538:	ef db d2 01 	bfins	r7,r11,0x10,0x1
8000353c:	fd 47 ff f8 	st.w	lr[-8],r7
  AVR32_ENTER_CRITICAL_REGION( );
80003540:	e1 bb 00 00 	mfsr	r11,0x0
80003544:	d3 03       	ssrf	0x10
  // Unlock the write-protected OSCCTRL0 register
  SCIF_UNLOCK(AVR32_SCIF_OSCCTRL + 4*osc);
80003546:	f2 07 15 02 	lsl	r7,r9,0x2
8000354a:	ea 17 aa 00 	orh	r7,0xaa00
8000354e:	91 67       	st.w	r8[0x18],r7
  // Write Back
  AVR32_SCIF.OSCCTRL[osc] = u_avr32_scif_oscctrl.OSCCTRL[osc];
80003550:	fc fe ff f8 	ld.w	lr,lr[-8]
80003554:	f0 09 09 2e 	st.w	r8[r9<<0x2],lr
  AVR32_LEAVE_CRITICAL_REGION( );
80003558:	16 98       	mov	r8,r11
8000355a:	e6 18 00 01 	andh	r8,0x1,COH
8000355e:	c0 21       	brne	80003562 <scif_enable_osc+0x4a>
80003560:	d5 03       	csrf	0x10

  if(true == wait_for_ready)
80003562:	58 0a       	cp.w	r10,0
80003564:	c0 e0       	breq	80003580 <scif_enable_osc+0x68>
  {
	  if (osc == SCIF_OSC0) {
80003566:	58 0c       	cp.w	r12,0
80003568:	c0 61       	brne	80003574 <scif_enable_osc+0x5c>
		  // Wait until OSC0 is stable and ready to be used.
		  if(scif_pclksr_statushigh_wait(AVR32_SCIF_PCLKSR_OSC0RDY_MASK))
8000356a:	30 1c       	mov	r12,1
8000356c:	f0 1f 00 07 	mcall	80003588 <scif_enable_osc+0x70>
80003570:	c0 80       	breq	80003580 <scif_enable_osc+0x68>
80003572:	c0 58       	rjmp	8000357c <scif_enable_osc+0x64>
			return -1;
	  } else {
		  // Wait until OSC1 is stable and ready to be used.
		  if(scif_pclksr_statushigh_wait(AVR32_SCIF_PCLKSR_OSC1RDY_MASK))
80003574:	30 2c       	mov	r12,2
80003576:	f0 1f 00 05 	mcall	80003588 <scif_enable_osc+0x70>
8000357a:	c0 30       	breq	80003580 <scif_enable_osc+0x68>
8000357c:	3f fc       	mov	r12,-1
8000357e:	c0 28       	rjmp	80003582 <scif_enable_osc+0x6a>
80003580:	30 0c       	mov	r12,0
			return -1;
	  }
  }

  return PASS;
}
80003582:	2f ed       	sub	sp,-8
80003584:	e3 cd 80 80 	ldm	sp++,r7,pc
80003588:	80 00       	ld.sh	r0,r0[0x0]
8000358a:	33 38       	mov	r8,51

8000358c <scif_configure_osc_crystalmode>:

long int scif_configure_osc_crystalmode(scif_osc_t osc, unsigned int fcrystal)
{
  u_avr32_scif_oscctrl_t   u_avr32_scif_oscctrl;

  if (osc == SCIF_OSC0)
8000358c:	58 0c       	cp.w	r12,0
8000358e:	c3 41       	brne	800035f6 <scif_configure_osc_crystalmode+0x6a>
  {
    // Read Register
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0] = AVR32_SCIF.OSCCTRL[SCIF_OSC0] ;
80003590:	fe 78 08 00 	mov	r8,-63488
80003594:	70 98       	ld.w	r8,r8[0x24]
    // Modify : Configure the oscillator mode to crystal and set the gain according to the
    // crystal frequency.
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0].mode = SCIF_OSC_MODE_2PIN_CRYSTAL;
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0].gain = (fcrystal <  2000000) ? AVR32_SCIF_OSCCTRL0_GAIN_G0 :
80003596:	e0 69 84 7f 	mov	r9,33919
8000359a:	ea 19 00 1e 	orh	r9,0x1e
8000359e:	12 3b       	cp.w	r11,r9
800035a0:	e0 8b 00 04 	brhi	800035a8 <scif_configure_osc_crystalmode+0x1c>
800035a4:	30 0b       	mov	r11,0
800035a6:	c1 38       	rjmp	800035cc <scif_configure_osc_crystalmode+0x40>
800035a8:	e0 69 96 7f 	mov	r9,38527
800035ac:	ea 19 00 98 	orh	r9,0x98
800035b0:	12 3b       	cp.w	r11,r9
800035b2:	e0 8b 00 04 	brhi	800035ba <scif_configure_osc_crystalmode+0x2e>
800035b6:	30 1b       	mov	r11,1
800035b8:	c0 a8       	rjmp	800035cc <scif_configure_osc_crystalmode+0x40>
800035ba:	e0 69 24 00 	mov	r9,9216
800035be:	ea 19 00 f4 	orh	r9,0xf4
800035c2:	12 3b       	cp.w	r11,r9
800035c4:	f9 bb 03 02 	movlo	r11,2
800035c8:	f9 bb 02 03 	movhs	r11,3
  {
    // Read Register
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0] = AVR32_SCIF.OSCCTRL[SCIF_OSC0] ;
    // Modify : Configure the oscillator mode to crystal and set the gain according to the
    // crystal frequency.
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0].mode = SCIF_OSC_MODE_2PIN_CRYSTAL;
800035cc:	30 19       	mov	r9,1
800035ce:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0].gain = (fcrystal <  2000000) ? AVR32_SCIF_OSCCTRL0_GAIN_G0 :
800035d2:	f1 db d0 22 	bfins	r8,r11,0x1,0x2
                                                   (fcrystal < 10000000) ? AVR32_SCIF_OSCCTRL0_GAIN_G1 :
                                                   (fcrystal < 16000000) ? AVR32_SCIF_OSCCTRL0_GAIN_G2 :
                                                                           AVR32_SCIF_OSCCTRL0_GAIN_G3;
    AVR32_ENTER_CRITICAL_REGION( );
800035d6:	e1 ba 00 00 	mfsr	r10,0x0
800035da:	d3 03       	ssrf	0x10
    // Unlock the write-protected OSCCTRL0 register
    SCIF_UNLOCK(AVR32_SCIF_OSCCTRL);
800035dc:	fe 79 08 00 	mov	r9,-63488
800035e0:	32 4b       	mov	r11,36
800035e2:	ea 1b aa 00 	orh	r11,0xaa00
800035e6:	93 6b       	st.w	r9[0x18],r11
    // Write Back
    AVR32_SCIF.OSCCTRL[SCIF_OSC0] = u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0];
800035e8:	93 98       	st.w	r9[0x24],r8
    AVR32_LEAVE_CRITICAL_REGION( );
800035ea:	14 98       	mov	r8,r10
800035ec:	e6 18 00 01 	andh	r8,0x1,COH
800035f0:	c3 51       	brne	8000365a <scif_configure_osc_crystalmode+0xce>
800035f2:	d5 03       	csrf	0x10
800035f4:	c3 38       	rjmp	8000365a <scif_configure_osc_crystalmode+0xce>
  }
  else
  {
    // Read Register
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1] = AVR32_SCIF.OSCCTRL[SCIF_OSC1] ;
800035f6:	fe 78 08 00 	mov	r8,-63488
800035fa:	70 a8       	ld.w	r8,r8[0x28]
    // Modify : Configure the oscillator mode to crystal and set the gain according to the
    // crystal frequency.
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1].mode = SCIF_OSC_MODE_2PIN_CRYSTAL;
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1].gain = (fcrystal <  2000000) ? AVR32_SCIF_OSCCTRL1_GAIN_G0 :
800035fc:	e0 69 84 7f 	mov	r9,33919
80003600:	ea 19 00 1e 	orh	r9,0x1e
80003604:	12 3b       	cp.w	r11,r9
80003606:	e0 8b 00 04 	brhi	8000360e <scif_configure_osc_crystalmode+0x82>
8000360a:	30 0b       	mov	r11,0
8000360c:	c1 38       	rjmp	80003632 <scif_configure_osc_crystalmode+0xa6>
8000360e:	e0 69 96 7f 	mov	r9,38527
80003612:	ea 19 00 98 	orh	r9,0x98
80003616:	12 3b       	cp.w	r11,r9
80003618:	e0 8b 00 04 	brhi	80003620 <scif_configure_osc_crystalmode+0x94>
8000361c:	30 1b       	mov	r11,1
8000361e:	c0 a8       	rjmp	80003632 <scif_configure_osc_crystalmode+0xa6>
80003620:	e0 69 24 00 	mov	r9,9216
80003624:	ea 19 00 f4 	orh	r9,0xf4
80003628:	12 3b       	cp.w	r11,r9
8000362a:	f9 bb 03 02 	movlo	r11,2
8000362e:	f9 bb 02 03 	movhs	r11,3
  {
    // Read Register
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1] = AVR32_SCIF.OSCCTRL[SCIF_OSC1] ;
    // Modify : Configure the oscillator mode to crystal and set the gain according to the
    // crystal frequency.
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1].mode = SCIF_OSC_MODE_2PIN_CRYSTAL;
80003632:	30 19       	mov	r9,1
80003634:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1].gain = (fcrystal <  2000000) ? AVR32_SCIF_OSCCTRL1_GAIN_G0 :
80003638:	f1 db d0 22 	bfins	r8,r11,0x1,0x2
                                                   (fcrystal < 10000000) ? AVR32_SCIF_OSCCTRL1_GAIN_G1 :
                                                   (fcrystal < 16000000) ? AVR32_SCIF_OSCCTRL1_GAIN_G2 :
                                                                           AVR32_SCIF_OSCCTRL1_GAIN_G3;
    AVR32_ENTER_CRITICAL_REGION( );
8000363c:	e1 ba 00 00 	mfsr	r10,0x0
80003640:	d3 03       	ssrf	0x10
    // Unlock the write-protected OSCCTRL1 register
    SCIF_UNLOCK(AVR32_SCIF_OSCCTRL + 4);
80003642:	fe 79 08 00 	mov	r9,-63488
80003646:	32 8b       	mov	r11,40
80003648:	ea 1b aa 00 	orh	r11,0xaa00
8000364c:	93 6b       	st.w	r9[0x18],r11
    // Write Back
    AVR32_SCIF.OSCCTRL[SCIF_OSC1] = u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1];
8000364e:	93 a8       	st.w	r9[0x28],r8
    AVR32_LEAVE_CRITICAL_REGION( );
80003650:	14 98       	mov	r8,r10
80003652:	e6 18 00 01 	andh	r8,0x1,COH
80003656:	c0 21       	brne	8000365a <scif_configure_osc_crystalmode+0xce>
80003658:	d5 03       	csrf	0x10
  }

  return PASS;
}
8000365a:	5e fd       	retal	0

8000365c <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
8000365c:	f8 c8 00 01 	sub	r8,r12,1
80003660:	f0 0b 00 0b 	add	r11,r8,r11
80003664:	f6 0c 0d 0a 	divu	r10,r11,r12
80003668:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
8000366a:	f4 c8 00 01 	sub	r8,r10,1
8000366e:	e0 48 00 fe 	cp.w	r8,254
80003672:	e0 88 00 03 	brls	80003678 <getBaudDiv+0x1c>
80003676:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80003678:	5c 8c       	casts.h	r12
}
8000367a:	5e fc       	retal	r12

8000367c <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
8000367c:	f7 39 00 0d 	ld.ub	r9,r11[13]
80003680:	30 18       	mov	r8,1
80003682:	f0 09 18 00 	cp.b	r9,r8
80003686:	e0 88 00 04 	brls	8000368e <spi_initMaster+0x12>
8000368a:	30 2c       	mov	r12,2
8000368c:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
8000368e:	e0 68 00 80 	mov	r8,128
80003692:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
80003694:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
80003696:	30 19       	mov	r9,1
80003698:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
8000369c:	f7 39 00 0d 	ld.ub	r9,r11[13]
800036a0:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
800036a4:	30 09       	mov	r9,0
800036a6:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
800036aa:	30 fa       	mov	r10,15
800036ac:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
800036b0:	99 18       	st.w	r12[0x4],r8
800036b2:	5e f9       	retal	r9

800036b4 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
800036b4:	eb cd 40 80 	pushm	r7,lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
800036b8:	30 1e       	mov	lr,1
800036ba:	f6 0e 18 00 	cp.b	lr,r11
800036be:	f9 be 02 00 	movhs	lr,0
800036c2:	30 18       	mov	r8,1
800036c4:	f4 08 18 00 	cp.b	r8,r10
800036c8:	f9 b8 02 00 	movhs	r8,0
800036cc:	fd e8 10 08 	or	r8,lr,r8
800036d0:	30 07       	mov	r7,0
800036d2:	ee 08 18 00 	cp.b	r8,r7
800036d6:	c0 40       	breq	800036de <spi_selectionMode+0x2a>
800036d8:	30 2c       	mov	r12,2
800036da:	e3 cd 80 80 	ldm	sp++,r7,pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
800036de:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
800036e0:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
800036e4:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
800036e8:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
800036ec:	99 18       	st.w	r12[0x4],r8
800036ee:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

800036f2 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
800036f2:	78 18       	ld.w	r8,r12[0x4]
800036f4:	ea 18 00 0f 	orh	r8,0xf
800036f8:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
800036fa:	78 18       	ld.w	r8,r12[0x4]
800036fc:	e2 18 00 04 	andl	r8,0x4,COH
80003700:	c0 f0       	breq	8000371e <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80003702:	30 e8       	mov	r8,14
80003704:	f0 0b 18 00 	cp.b	r11,r8
80003708:	e0 8b 00 19 	brhi	8000373a <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
8000370c:	78 18       	ld.w	r8,r12[0x4]
8000370e:	b1 6b       	lsl	r11,0x10
80003710:	ea 1b ff f0 	orh	r11,0xfff0
80003714:	e8 1b ff ff 	orl	r11,0xffff
80003718:	10 6b       	and	r11,r8
8000371a:	99 1b       	st.w	r12[0x4],r11
8000371c:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
8000371e:	30 38       	mov	r8,3
80003720:	f0 0b 18 00 	cp.b	r11,r8
80003724:	e0 8b 00 0b 	brhi	8000373a <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80003728:	78 18       	ld.w	r8,r12[0x4]
8000372a:	2f 0b       	sub	r11,-16
8000372c:	30 19       	mov	r9,1
8000372e:	f2 0b 09 4b 	lsl	r11,r9,r11
80003732:	5c db       	com	r11
80003734:	10 6b       	and	r11,r8
80003736:	99 1b       	st.w	r12[0x4],r11
80003738:	5e fd       	retal	0
8000373a:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
8000373c:	5e fc       	retal	r12

8000373e <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000373e:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80003742:	c0 58       	rjmp	8000374c <spi_unselectChip+0xe>
		if (!timeout--) {
80003744:	58 08       	cp.w	r8,0
80003746:	c0 21       	brne	8000374a <spi_unselectChip+0xc>
80003748:	5e ff       	retal	1
8000374a:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000374c:	78 49       	ld.w	r9,r12[0x10]
8000374e:	e2 19 02 00 	andl	r9,0x200,COH
80003752:	cf 90       	breq	80003744 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80003754:	78 18       	ld.w	r8,r12[0x4]
80003756:	ea 18 00 0f 	orh	r8,0xf
8000375a:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
8000375c:	fc 18 01 00 	movh	r8,0x100
80003760:	99 08       	st.w	r12[0x0],r8
80003762:	5e fd       	retal	0

80003764 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80003764:	eb cd 40 f8 	pushm	r3-r7,lr
80003768:	18 95       	mov	r5,r12
8000376a:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000376c:	f7 36 00 0c 	ld.ub	r6,r11[12]
80003770:	30 38       	mov	r8,3
80003772:	f0 06 18 00 	cp.b	r6,r8
80003776:	e0 8b 00 4d 	brhi	80003810 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
8000377a:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000377e:	30 18       	mov	r8,1
80003780:	f0 04 18 00 	cp.b	r4,r8
80003784:	e0 8b 00 46 	brhi	80003810 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80003788:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000378c:	30 78       	mov	r8,7
8000378e:	f0 03 18 00 	cp.b	r3,r8
80003792:	e0 88 00 3f 	brls	80003810 <spi_setupChipReg+0xac>
80003796:	31 08       	mov	r8,16
80003798:	f0 03 18 00 	cp.b	r3,r8
8000379c:	e0 8b 00 3a 	brhi	80003810 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
800037a0:	14 9b       	mov	r11,r10
800037a2:	6e 1c       	ld.w	r12,r7[0x4]
800037a4:	f0 1f 00 1d 	mcall	80003818 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
800037a8:	c3 45       	brlt	80003810 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
800037aa:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
800037ac:	ec 09 16 01 	lsr	r9,r6,0x1
800037b0:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
800037b4:	ec 16 00 01 	eorl	r6,0x1
800037b8:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
800037bc:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
800037c0:	20 83       	sub	r3,8
800037c2:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
800037c6:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
800037ca:	ef 39 00 09 	ld.ub	r9,r7[9]
800037ce:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
800037d2:	ef 39 00 0a 	ld.ub	r9,r7[10]
800037d6:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
800037da:	0f 89       	ld.ub	r9,r7[0x0]
800037dc:	30 1a       	mov	r10,1
800037de:	f4 09 18 00 	cp.b	r9,r10
800037e2:	c0 e0       	breq	800037fe <spi_setupChipReg+0x9a>
800037e4:	c0 a3       	brcs	800037f8 <spi_setupChipReg+0x94>
800037e6:	30 2a       	mov	r10,2
800037e8:	f4 09 18 00 	cp.b	r9,r10
800037ec:	c0 c0       	breq	80003804 <spi_setupChipReg+0xa0>
800037ee:	30 3a       	mov	r10,3
800037f0:	f4 09 18 00 	cp.b	r9,r10
800037f4:	c0 e1       	brne	80003810 <spi_setupChipReg+0xac>
800037f6:	c0 a8       	rjmp	8000380a <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
800037f8:	8b c8       	st.w	r5[0x30],r8
800037fa:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
800037fe:	8b d8       	st.w	r5[0x34],r8
80003800:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80003804:	8b e8       	st.w	r5[0x38],r8
80003806:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
8000380a:	8b f8       	st.w	r5[0x3c],r8
8000380c:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80003810:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
80003812:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003816:	00 00       	add	r0,r0
80003818:	80 00       	ld.sh	r0,r0[0x0]
8000381a:	36 5c       	mov	r12,101

8000381c <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
8000381c:	30 18       	mov	r8,1
8000381e:	99 08       	st.w	r12[0x0],r8
}
80003820:	5e fc       	retal	r12

80003822 <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
80003822:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003826:	c0 58       	rjmp	80003830 <spi_write+0xe>
		if (!timeout--) {
80003828:	58 08       	cp.w	r8,0
8000382a:	c0 21       	brne	8000382e <spi_write+0xc>
8000382c:	5e ff       	retal	1
8000382e:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003830:	78 49       	ld.w	r9,r12[0x10]
80003832:	e2 19 00 02 	andl	r9,0x2,COH
80003836:	cf 90       	breq	80003828 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003838:	5c 7b       	castu.h	r11
8000383a:	99 3b       	st.w	r12[0xc],r11
8000383c:	5e fd       	retal	0

8000383e <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
8000383e:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80003842:	c0 58       	rjmp	8000384c <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
80003844:	58 08       	cp.w	r8,0
80003846:	c0 21       	brne	8000384a <spi_read+0xc>
80003848:	5e ff       	retal	1
8000384a:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
8000384c:	78 49       	ld.w	r9,r12[0x10]
8000384e:	e2 19 02 01 	andl	r9,0x201,COH
80003852:	e0 49 02 01 	cp.w	r9,513
80003856:	cf 71       	brne	80003844 <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
80003858:	78 28       	ld.w	r8,r12[0x8]
8000385a:	b6 08       	st.h	r11[0x0],r8
8000385c:	5e fd       	retal	0
8000385e:	d7 03       	nop

80003860 <twim_master_interrupt_handler>:
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80003860:	4a e8       	lddpc	r8,80003918 <twim_master_interrupt_handler+0xb8>
80003862:	70 08       	ld.w	r8,r8[0x0]
80003864:	70 79       	ld.w	r9,r8[0x1c]
80003866:	4a ea       	lddpc	r10,8000391c <twim_master_interrupt_handler+0xbc>
80003868:	74 0a       	ld.w	r10,r10[0x0]
8000386a:	f5 e9 00 09 	and	r9,r10,r9
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
8000386e:	12 9a       	mov	r10,r9
80003870:	e2 1a 07 00 	andl	r10,0x700,COH
80003874:	c1 40       	breq	8000389c <twim_master_interrupt_handler+0x3c>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
80003876:	e2 19 03 00 	andl	r9,0x300,COH
8000387a:	f9 b9 01 fc 	movne	r9,-4
8000387e:	f9 b9 00 fe 	moveq	r9,-2
80003882:	4a 8a       	lddpc	r10,80003920 <twim_master_interrupt_handler+0xc0>
80003884:	95 09       	st.w	r10[0x0],r9
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
80003886:	70 3a       	ld.w	r10,r8[0xc]
80003888:	30 09       	mov	r9,0
8000388a:	f5 d9 d1 e1 	bfins	r10,r9,0xf,0x1
8000388e:	91 3a       	st.w	r8[0xc],r10
		twim_inst->scr = ~0UL;
80003890:	3f fa       	mov	r10,-1
80003892:	91 ba       	st.w	r8[0x2c],r10
		twim_inst->idr = ~0UL;
80003894:	91 9a       	st.w	r8[0x24],r10
		twim_next = false;
80003896:	4a 48       	lddpc	r8,80003924 <twim_master_interrupt_handler+0xc4>
80003898:	b0 89       	st.b	r8[0x0],r9
8000389a:	d6 03       	rete
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
8000389c:	f5 d9 c0 01 	bfextu	r10,r9,0x0,0x1
800038a0:	c1 30       	breq	800038c6 <twim_master_interrupt_handler+0x66>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
800038a2:	4a 2a       	lddpc	r10,80003928 <twim_master_interrupt_handler+0xc8>
800038a4:	70 5b       	ld.w	r11,r8[0x14]
800038a6:	74 09       	ld.w	r9,r10[0x0]
800038a8:	12 cb       	st.b	r9++,r11
		twim_rx_data++;
800038aa:	95 09       	st.w	r10[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
800038ac:	4a 09       	lddpc	r9,8000392c <twim_master_interrupt_handler+0xcc>
800038ae:	72 0a       	ld.w	r10,r9[0x0]
800038b0:	20 1a       	sub	r10,1
800038b2:	93 0a       	st.w	r9[0x0],r10
		// receive complete
		if (twim_rx_nb_bytes == 0) {
800038b4:	72 09       	ld.w	r9,r9[0x0]
800038b6:	58 09       	cp.w	r9,0
800038b8:	c2 f1       	brne	80003916 <twim_master_interrupt_handler+0xb6>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
800038ba:	30 19       	mov	r9,1
800038bc:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
800038be:	30 09       	mov	r9,0
800038c0:	49 98       	lddpc	r8,80003924 <twim_master_interrupt_handler+0xc4>
800038c2:	b0 89       	st.b	r8[0x0],r9
800038c4:	d6 03       	rete
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
800038c6:	e2 19 00 02 	andl	r9,0x2,COH
800038ca:	c2 60       	breq	80003916 <twim_master_interrupt_handler+0xb6>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
800038cc:	49 99       	lddpc	r9,80003930 <twim_master_interrupt_handler+0xd0>
800038ce:	72 09       	ld.w	r9,r9[0x0]
800038d0:	58 09       	cp.w	r9,0
800038d2:	c0 71       	brne	800038e0 <twim_master_interrupt_handler+0x80>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
800038d4:	30 29       	mov	r9,2
800038d6:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
800038d8:	30 09       	mov	r9,0
800038da:	49 38       	lddpc	r8,80003924 <twim_master_interrupt_handler+0xc4>
800038dc:	b0 89       	st.b	r8[0x0],r9
800038de:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
800038e0:	49 5a       	lddpc	r10,80003934 <twim_master_interrupt_handler+0xd4>
800038e2:	74 09       	ld.w	r9,r10[0x0]
800038e4:	13 3b       	ld.ub	r11,r9++
800038e6:	91 6b       	st.w	r8[0x18],r11
800038e8:	95 09       	st.w	r10[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
800038ea:	49 28       	lddpc	r8,80003930 <twim_master_interrupt_handler+0xd0>
800038ec:	70 09       	ld.w	r9,r8[0x0]
800038ee:	20 19       	sub	r9,1
800038f0:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
800038f2:	70 08       	ld.w	r8,r8[0x0]
800038f4:	58 08       	cp.w	r8,0
800038f6:	c1 01       	brne	80003916 <twim_master_interrupt_handler+0xb6>
				// Check for next transfer
				if(twim_next) {
800038f8:	48 b8       	lddpc	r8,80003924 <twim_master_interrupt_handler+0xc4>
800038fa:	11 88       	ld.ub	r8,r8[0x0]
800038fc:	58 08       	cp.w	r8,0
800038fe:	c0 c0       	breq	80003916 <twim_master_interrupt_handler+0xb6>
					twim_next = false;
80003900:	30 09       	mov	r9,0
80003902:	48 98       	lddpc	r8,80003924 <twim_master_interrupt_handler+0xc4>
80003904:	b0 89       	st.b	r8[0x0],r9
					twim_tx_nb_bytes = twim_package->length;
80003906:	48 d8       	lddpc	r8,80003938 <twim_master_interrupt_handler+0xd8>
80003908:	70 08       	ld.w	r8,r8[0x0]
8000390a:	70 3a       	ld.w	r10,r8[0xc]
8000390c:	48 99       	lddpc	r9,80003930 <twim_master_interrupt_handler+0xd0>
8000390e:	93 0a       	st.w	r9[0x0],r10
					twim_tx_data = twim_package->buffer;
80003910:	70 29       	ld.w	r9,r8[0x8]
80003912:	48 98       	lddpc	r8,80003934 <twim_master_interrupt_handler+0xd4>
80003914:	91 09       	st.w	r8[0x0],r9
80003916:	d6 03       	rete
80003918:	00 00       	add	r0,r0
8000391a:	01 f8       	ld.ub	r8,r0[0x7]
8000391c:	00 00       	add	r0,r0
8000391e:	02 0c       	add	r12,r1
80003920:	00 00       	add	r0,r0
80003922:	02 04       	add	r4,r1
80003924:	00 00       	add	r0,r0
80003926:	02 10       	sub	r0,r1
80003928:	00 00       	add	r0,r0
8000392a:	01 fc       	ld.ub	r12,r0[0x7]
8000392c:	00 00       	add	r0,r0
8000392e:	02 00       	add	r0,r1
80003930:	00 00       	add	r0,r0
80003932:	02 18       	sub	r8,r1
80003934:	00 00       	add	r0,r0
80003936:	02 08       	add	r8,r1
80003938:	00 00       	add	r0,r0
8000393a:	02 14       	sub	r4,r1

8000393c <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
8000393c:	eb cd 40 c0 	pushm	r6-r7,lr
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
80003940:	f4 0b 0d 0a 	divu	r10,r10,r11
80003944:	f4 08 16 01 	lsr	r8,r10,0x1
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80003948:	e0 48 00 ff 	cp.w	r8,255
8000394c:	e0 8b 00 04 	brhi	80003954 <twim_set_speed+0x18>
80003950:	30 09       	mov	r9,0
80003952:	c2 18       	rjmp	80003994 <twim_set_speed+0x58>
80003954:	30 09       	mov	r9,0
80003956:	30 16       	mov	r6,1
80003958:	30 7a       	mov	r10,7
8000395a:	30 07       	mov	r7,0
		// increase clock divider
		cwgr_exp++;
8000395c:	2f f9       	sub	r9,-1
8000395e:	5c 59       	castu.b	r9
		// divide f_prescaled value
		f_prescaled /= 2;
80003960:	a1 98       	lsr	r8,0x1
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80003962:	e0 48 00 ff 	cp.w	r8,255
80003966:	f9 be 0b 01 	movhi	lr,1
8000396a:	f9 be 08 00 	movls	lr,0
8000396e:	f2 0a 18 00 	cp.b	r10,r9
80003972:	ec 0b 17 20 	movhs	r11,r6
80003976:	f9 bb 03 00 	movlo	r11,0
8000397a:	fd eb 00 0b 	and	r11,lr,r11
8000397e:	ee 0b 18 00 	cp.b	r11,r7
80003982:	ce d1       	brne	8000395c <twim_set_speed+0x20>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
80003984:	30 7a       	mov	r10,7
80003986:	f4 09 18 00 	cp.b	r9,r10
8000398a:	e0 88 00 05 	brls	80003994 <twim_set_speed+0x58>
8000398e:	3f 8c       	mov	r12,-8
80003990:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
80003994:	f0 0a 16 01 	lsr	r10,r8,0x1
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
80003998:	f5 e8 11 0b 	or	r11,r10,r8<<0x10
8000399c:	14 18       	sub	r8,r10
8000399e:	f7 e8 10 88 	or	r8,r11,r8<<0x8
800039a2:	f1 e9 11 c9 	or	r9,r8,r9<<0x1c
800039a6:	99 19       	st.w	r12[0x4],r9
800039a8:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0

800039ac <twim_status>:
/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
	uint32_t status = twim_inst->sr;
800039ac:	48 38       	lddpc	r8,800039b8 <twim_status+0xc>
800039ae:	70 08       	ld.w	r8,r8[0x0]
800039b0:	70 7c       	ld.w	r12,r8[0x1c]
		) {
		return 1;
	} else {
		return 0;
	}
}
800039b2:	f9 dc c0 81 	bfextu	r12,r12,0x4,0x1
800039b6:	5e fc       	retal	r12
800039b8:	00 00       	add	r0,r0
800039ba:	01 f8       	ld.ub	r8,r0[0x7]

800039bc <twim_disable_interrupt>:
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
800039bc:	e1 b8 00 00 	mfsr	r8,0x0
	if (global_interrupt_enabled) {
800039c0:	e6 18 00 01 	andh	r8,0x1,COH
800039c4:	c0 21       	brne	800039c8 <twim_disable_interrupt+0xc>
		cpu_irq_disable ();
800039c6:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
800039c8:	3f f8       	mov	r8,-1
800039ca:	99 98       	st.w	r12[0x24],r8
	// Clear the status flags
	twim->scr = ~0UL;
800039cc:	99 b8       	st.w	r12[0x2c],r8
}
800039ce:	5e fc       	retal	r12

800039d0 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
800039d0:	eb cd 40 fe 	pushm	r1-r7,lr
800039d4:	18 97       	mov	r7,r12
800039d6:	16 93       	mov	r3,r11
800039d8:	14 95       	mov	r5,r10
800039da:	12 92       	mov	r2,r9
800039dc:	10 91       	mov	r1,r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800039de:	30 14       	mov	r4,1
800039e0:	99 04       	st.w	r12[0x0],r4
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
800039e2:	e0 68 00 80 	mov	r8,128
800039e6:	99 08       	st.w	r12[0x0],r8
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800039e8:	30 28       	mov	r8,2
800039ea:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
800039ec:	49 e6       	lddpc	r6,80003a64 <twim_write+0x94>
800039ee:	8d 0c       	st.w	r6[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
800039f0:	f0 1f 00 1e 	mcall	80003a68 <twim_write+0x98>
	// get a pointer to applicative data
	twim_tx_data = buffer;
800039f4:	49 e8       	lddpc	r8,80003a6c <twim_write+0x9c>
800039f6:	91 03       	st.w	r8[0x0],r3
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
800039f8:	49 e8       	lddpc	r8,80003a70 <twim_write+0xa0>
800039fa:	91 05       	st.w	r8[0x0],r5
	// Set next transfer to false
	twim_next = false;
800039fc:	30 09       	mov	r9,0
800039fe:	49 e8       	lddpc	r8,80003a74 <twim_write+0xa4>
80003a00:	b0 89       	st.b	r8[0x0],r9
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80003a02:	49 e9       	lddpc	r9,80003a78 <twim_write+0xa8>
80003a04:	30 08       	mov	r8,0
80003a06:	93 08       	st.w	r9[0x0],r8
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
80003a08:	6c 08       	ld.w	r8,r6[0x0]
80003a0a:	b1 65       	lsl	r5,0x10
80003a0c:	e8 15 e0 00 	orl	r5,0xe000
80003a10:	eb e2 10 12 	or	r2,r5,r2<<0x1
80003a14:	e5 e1 10 b1 	or	r1,r2,r1<<0xb
80003a18:	91 31       	st.w	r8[0xc],r1
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
80003a1a:	49 9a       	lddpc	r10,80003a7c <twim_write+0xac>
80003a1c:	e0 6b 03 02 	mov	r11,770
80003a20:	95 0b       	st.w	r10[0x0],r11
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
80003a22:	74 0a       	ld.w	r10,r10[0x0]
80003a24:	91 8a       	st.w	r8[0x20],r10
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80003a26:	91 04       	st.w	r8[0x0],r4
	// Enable all interrupts
	cpu_irq_enable ();
80003a28:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
80003a2a:	72 08       	ld.w	r8,r9[0x0]
80003a2c:	58 08       	cp.w	r8,0
80003a2e:	c0 80       	breq	80003a3e <twim_write+0x6e>
80003a30:	c0 b8       	rjmp	80003a46 <twim_write+0x76>
		cpu_relax();
80003a32:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
80003a36:	6c 08       	ld.w	r8,r6[0x0]
80003a38:	58 08       	cp.w	r8,0
80003a3a:	c0 30       	breq	80003a40 <twim_write+0x70>
80003a3c:	c0 58       	rjmp	80003a46 <twim_write+0x76>
80003a3e:	48 f6       	lddpc	r6,80003a78 <twim_write+0xa8>
80003a40:	f0 1f 00 10 	mcall	80003a80 <twim_write+0xb0>
80003a44:	cf 70       	breq	80003a32 <twim_write+0x62>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80003a46:	30 28       	mov	r8,2
80003a48:	8f 08       	st.w	r7[0x0],r8
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80003a4a:	48 c8       	lddpc	r8,80003a78 <twim_write+0xa8>
80003a4c:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80003a4e:	5b c8       	cp.w	r8,-4
80003a50:	c0 70       	breq	80003a5e <twim_write+0x8e>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80003a52:	48 a8       	lddpc	r8,80003a78 <twim_write+0xa8>
80003a54:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80003a56:	5b e8       	cp.w	r8,-2
80003a58:	c0 30       	breq	80003a5e <twim_write+0x8e>
80003a5a:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
80003a5e:	e3 cf c0 fe 	ldm	sp++,r1-r7,pc,r12=-1
80003a62:	00 00       	add	r0,r0
80003a64:	00 00       	add	r0,r0
80003a66:	01 f8       	ld.ub	r8,r0[0x7]
80003a68:	80 00       	ld.sh	r0,r0[0x0]
80003a6a:	39 bc       	mov	r12,-101
80003a6c:	00 00       	add	r0,r0
80003a6e:	02 08       	add	r8,r1
80003a70:	00 00       	add	r0,r0
80003a72:	02 18       	sub	r8,r1
80003a74:	00 00       	add	r0,r0
80003a76:	02 10       	sub	r0,r1
80003a78:	00 00       	add	r0,r0
80003a7a:	02 04       	add	r4,r1
80003a7c:	00 00       	add	r0,r0
80003a7e:	02 0c       	add	r12,r1
80003a80:	80 00       	ld.sh	r0,r0[0x0]
80003a82:	39 ac       	mov	r12,-102

80003a84 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80003a84:	d4 01       	pushm	lr
80003a86:	20 1d       	sub	sp,4
	uint8_t data[1] = { 0 };
80003a88:	30 08       	mov	r8,0
80003a8a:	ba 88       	st.b	sp[0x0],r8
	return (twim_write (twim,data,0,chip_addr,0));
80003a8c:	30 08       	mov	r8,0
80003a8e:	16 99       	mov	r9,r11
80003a90:	10 9a       	mov	r10,r8
80003a92:	1a 9b       	mov	r11,sp
80003a94:	f0 1f 00 02 	mcall	80003a9c <twim_probe+0x18>
}
80003a98:	2f fd       	sub	sp,-4
80003a9a:	d8 02       	popm	pc
80003a9c:	80 00       	ld.sh	r0,r0[0x0]
80003a9e:	39 d0       	mov	r0,-99

80003aa0 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80003aa0:	eb cd 40 e0 	pushm	r5-r7,lr
80003aa4:	18 97       	mov	r7,r12
80003aa6:	16 95       	mov	r5,r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80003aa8:	e1 b8 00 00 	mfsr	r8,0x0
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80003aac:	30 0a       	mov	r10,0
80003aae:	4a 59       	lddpc	r9,80003b40 <twim_master_init+0xa0>
80003ab0:	93 0a       	st.w	r9[0x0],r10
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80003ab2:	e6 18 00 01 	andh	r8,0x1,COH
80003ab6:	c0 b1       	brne	80003acc <twim_master_init+0x2c>
		cpu_irq_disable ();
80003ab8:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
80003aba:	3f f8       	mov	r8,-1
80003abc:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80003abe:	30 18       	mov	r8,1
80003ac0:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80003ac2:	e0 68 00 80 	mov	r8,128
80003ac6:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
80003ac8:	d5 03       	csrf	0x10
80003aca:	c0 88       	rjmp	80003ada <twim_master_init+0x3a>
	transfer_status = TWI_SUCCESS;
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
		cpu_irq_disable ();
	}
	twim->idr = ~0UL;
80003acc:	3f f8       	mov	r8,-1
80003ace:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80003ad0:	30 18       	mov	r8,1
80003ad2:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80003ad4:	e0 68 00 80 	mov	r8,128
80003ad8:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
	}
	// Clear SR
	twim->scr = ~0UL;
80003ada:	3f f8       	mov	r8,-1
80003adc:	8f b8       	st.w	r7[0x2c],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003ade:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80003ae2:	d3 03       	ssrf	0x10

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
	irq_register_handler(twim_master_interrupt_handler,
80003ae4:	30 1a       	mov	r10,1
80003ae6:	e0 6b 03 20 	mov	r11,800
80003aea:	49 7c       	lddpc	r12,80003b44 <twim_master_init+0xa4>
80003aec:	f0 1f 00 17 	mcall	80003b48 <twim_master_init+0xa8>
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003af0:	e3 b6 00 00 	mtsr	0x0,r6
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);

	if (opt->smbus) {
80003af4:	eb 39 00 0c 	ld.ub	r9,r5[12]
80003af8:	30 08       	mov	r8,0
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
80003afa:	f0 09 18 00 	cp.b	r9,r8
80003afe:	f9 b8 01 10 	movne	r8,16
80003b02:	ef f8 1a 00 	st.wne	r7[0x0],r8
		twim->smbtr = (uint32_t) -1;
80003b06:	f9 b8 01 ff 	movne	r8,-1
80003b0a:	ef f8 1a 02 	st.wne	r7[0x8],r8
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
80003b0e:	6a 0a       	ld.w	r10,r5[0x0]
80003b10:	6a 1b       	ld.w	r11,r5[0x4]
80003b12:	0e 9c       	mov	r12,r7
80003b14:	f0 1f 00 0e 	mcall	80003b4c <twim_master_init+0xac>
80003b18:	5b 8c       	cp.w	r12,-8
80003b1a:	c1 00       	breq	80003b3a <twim_master_init+0x9a>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
80003b1c:	6a 2b       	ld.w	r11,r5[0x8]
80003b1e:	0e 9c       	mov	r12,r7
80003b20:	f0 1f 00 0c 	mcall	80003b50 <twim_master_init+0xb0>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80003b24:	48 78       	lddpc	r8,80003b40 <twim_master_init+0xa0>
80003b26:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
80003b28:	5b c8       	cp.w	r8,-4
80003b2a:	c0 70       	breq	80003b38 <twim_master_init+0x98>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80003b2c:	48 58       	lddpc	r8,80003b40 <twim_master_init+0xa0>
80003b2e:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
80003b30:	5b e8       	cp.w	r8,-2
80003b32:	c0 30       	breq	80003b38 <twim_master_init+0x98>
80003b34:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003b38:	3f fc       	mov	r12,-1
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
	}
	return STATUS_OK;
}
80003b3a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003b3e:	00 00       	add	r0,r0
80003b40:	00 00       	add	r0,r0
80003b42:	02 04       	add	r4,r1
80003b44:	80 00       	ld.sh	r0,r0[0x0]
80003b46:	38 60       	mov	r0,-122
80003b48:	80 00       	ld.sh	r0,r0[0x0]
80003b4a:	30 0c       	mov	r12,0
80003b4c:	80 00       	ld.sh	r0,r0[0x0]
80003b4e:	39 3c       	mov	r12,-109
80003b50:	80 00       	ld.sh	r0,r0[0x0]
80003b52:	3a 84       	mov	r4,-88

80003b54 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80003b54:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80003b56:	f6 08 15 04 	lsl	r8,r11,0x4
80003b5a:	14 38       	cp.w	r8,r10
80003b5c:	f9 b8 08 10 	movls	r8,16
80003b60:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80003b64:	f0 0b 02 4b 	mul	r11,r8,r11
80003b68:	f6 09 16 01 	lsr	r9,r11,0x1
80003b6c:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80003b70:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80003b74:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80003b78:	f2 cb 00 01 	sub	r11,r9,1
80003b7c:	e0 4b ff fe 	cp.w	r11,65534
80003b80:	e0 88 00 03 	brls	80003b86 <usart_set_async_baudrate+0x32>
80003b84:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80003b86:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80003b88:	e8 6e 00 00 	mov	lr,524288
80003b8c:	59 08       	cp.w	r8,16
80003b8e:	fc 08 17 10 	movne	r8,lr
80003b92:	f9 b8 00 00 	moveq	r8,0
80003b96:	e4 1b ff f7 	andh	r11,0xfff7
80003b9a:	e0 1b fe cf 	andl	r11,0xfecf
80003b9e:	16 48       	or	r8,r11
80003ba0:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80003ba2:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80003ba6:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80003baa:	99 89       	st.w	r12[0x20],r9
80003bac:	d8 0a       	popm	pc,r12=0

80003bae <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80003bae:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80003bb0:	e2 18 00 02 	andl	r8,0x2,COH
80003bb4:	c0 31       	brne	80003bba <usart_write_char+0xc>
80003bb6:	30 2c       	mov	r12,2
80003bb8:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80003bba:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80003bbe:	99 7b       	st.w	r12[0x1c],r11
80003bc0:	5e fd       	retal	0
80003bc2:	d7 03       	nop

80003bc4 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80003bc4:	eb cd 40 e0 	pushm	r5-r7,lr
80003bc8:	18 96       	mov	r6,r12
80003bca:	16 95       	mov	r5,r11
80003bcc:	e0 67 27 0f 	mov	r7,9999
80003bd0:	c0 68       	rjmp	80003bdc <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80003bd2:	58 07       	cp.w	r7,0
80003bd4:	c0 31       	brne	80003bda <usart_putchar+0x16>
80003bd6:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80003bda:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80003bdc:	0a 9b       	mov	r11,r5
80003bde:	0c 9c       	mov	r12,r6
80003be0:	f0 1f 00 03 	mcall	80003bec <usart_putchar+0x28>
80003be4:	cf 71       	brne	80003bd2 <usart_putchar+0xe>

  return USART_SUCCESS;
}
80003be6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003bea:	00 00       	add	r0,r0
80003bec:	80 00       	ld.sh	r0,r0[0x0]
80003bee:	3b ae       	mov	lr,-70

80003bf0 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80003bf0:	eb cd 40 c0 	pushm	r6-r7,lr
80003bf4:	18 96       	mov	r6,r12
80003bf6:	16 97       	mov	r7,r11
  while (*string != '\0')
80003bf8:	17 8b       	ld.ub	r11,r11[0x0]
80003bfa:	58 0b       	cp.w	r11,0
80003bfc:	c0 80       	breq	80003c0c <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80003bfe:	2f f7       	sub	r7,-1
80003c00:	0c 9c       	mov	r12,r6
80003c02:	f0 1f 00 04 	mcall	80003c10 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80003c06:	0f 8b       	ld.ub	r11,r7[0x0]
80003c08:	58 0b       	cp.w	r11,0
80003c0a:	cf a1       	brne	80003bfe <usart_write_line+0xe>
80003c0c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003c10:	80 00       	ld.sh	r0,r0[0x0]
80003c12:	3b c4       	mov	r4,-68

80003c14 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80003c14:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80003c18:	e6 18 00 01 	andh	r8,0x1,COH
80003c1c:	c0 71       	brne	80003c2a <usart_reset+0x16>
80003c1e:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80003c20:	3f f8       	mov	r8,-1
80003c22:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003c24:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80003c26:	d5 03       	csrf	0x10
80003c28:	c0 48       	rjmp	80003c30 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80003c2a:	3f f8       	mov	r8,-1
80003c2c:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003c2e:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80003c30:	30 08       	mov	r8,0
80003c32:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80003c34:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80003c36:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80003c38:	ea 68 61 0c 	mov	r8,680204
80003c3c:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80003c3e:	5e fc       	retal	r12

80003c40 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80003c40:	eb cd 40 e0 	pushm	r5-r7,lr
80003c44:	18 96       	mov	r6,r12
80003c46:	16 97       	mov	r7,r11
80003c48:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80003c4a:	f0 1f 00 2f 	mcall	80003d04 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80003c4e:	58 07       	cp.w	r7,0
80003c50:	c5 80       	breq	80003d00 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80003c52:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80003c54:	30 49       	mov	r9,4
80003c56:	f2 08 18 00 	cp.b	r8,r9
80003c5a:	e0 88 00 53 	brls	80003d00 <usart_init_rs232+0xc0>
80003c5e:	30 99       	mov	r9,9
80003c60:	f2 08 18 00 	cp.b	r8,r9
80003c64:	e0 8b 00 4e 	brhi	80003d00 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80003c68:	0f d9       	ld.ub	r9,r7[0x5]
80003c6a:	30 78       	mov	r8,7
80003c6c:	f0 09 18 00 	cp.b	r9,r8
80003c70:	e0 8b 00 48 	brhi	80003d00 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80003c74:	8e 39       	ld.sh	r9,r7[0x6]
80003c76:	e0 68 01 01 	mov	r8,257
80003c7a:	f0 09 19 00 	cp.h	r9,r8
80003c7e:	e0 8b 00 41 	brhi	80003d00 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80003c82:	ef 39 00 08 	ld.ub	r9,r7[8]
80003c86:	30 38       	mov	r8,3
80003c88:	f0 09 18 00 	cp.b	r9,r8
80003c8c:	e0 8b 00 3a 	brhi	80003d00 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80003c90:	0a 9a       	mov	r10,r5
80003c92:	6e 0b       	ld.w	r11,r7[0x0]
80003c94:	0c 9c       	mov	r12,r6
80003c96:	f0 1f 00 1d 	mcall	80003d08 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80003c9a:	58 1c       	cp.w	r12,1
80003c9c:	c3 20       	breq	80003d00 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80003c9e:	0f c8       	ld.ub	r8,r7[0x4]
80003ca0:	30 99       	mov	r9,9
80003ca2:	f2 08 18 00 	cp.b	r8,r9
80003ca6:	c0 51       	brne	80003cb0 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80003ca8:	6c 18       	ld.w	r8,r6[0x4]
80003caa:	b1 b8       	sbr	r8,0x11
80003cac:	8d 18       	st.w	r6[0x4],r8
80003cae:	c0 68       	rjmp	80003cba <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80003cb0:	6c 19       	ld.w	r9,r6[0x4]
80003cb2:	20 58       	sub	r8,5
80003cb4:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80003cb8:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80003cba:	6c 19       	ld.w	r9,r6[0x4]
80003cbc:	ef 3a 00 08 	ld.ub	r10,r7[8]
80003cc0:	0f d8       	ld.ub	r8,r7[0x5]
80003cc2:	a9 78       	lsl	r8,0x9
80003cc4:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80003cc8:	12 48       	or	r8,r9
80003cca:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80003ccc:	8e 38       	ld.sh	r8,r7[0x6]
80003cce:	30 29       	mov	r9,2
80003cd0:	f2 08 19 00 	cp.h	r8,r9
80003cd4:	e0 88 00 09 	brls	80003ce6 <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80003cd8:	6c 18       	ld.w	r8,r6[0x4]
80003cda:	ad b8       	sbr	r8,0xd
80003cdc:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80003cde:	8e b8       	ld.uh	r8,r7[0x6]
80003ce0:	20 28       	sub	r8,2
80003ce2:	8d a8       	st.w	r6[0x28],r8
80003ce4:	c0 68       	rjmp	80003cf0 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80003ce6:	6c 19       	ld.w	r9,r6[0x4]
80003ce8:	5c 78       	castu.h	r8
80003cea:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80003cee:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80003cf0:	6c 18       	ld.w	r8,r6[0x4]
80003cf2:	e0 18 ff f0 	andl	r8,0xfff0
80003cf6:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80003cf8:	35 08       	mov	r8,80
80003cfa:	8d 08       	st.w	r6[0x0],r8
80003cfc:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80003d00:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80003d04:	80 00       	ld.sh	r0,r0[0x0]
80003d06:	3c 14       	mov	r4,-63
80003d08:	80 00       	ld.sh	r0,r0[0x0]
80003d0a:	3b 54       	mov	r4,-75

80003d0c <print_char>:
  usart_write_line(usart, str);
}


void print_char(volatile avr32_usart_t *usart, int c)
{
80003d0c:	d4 01       	pushm	lr
  // Invoke the USART driver to transmit the input character with the given USART.
  usart_putchar(usart, c);
80003d0e:	f0 1f 00 02 	mcall	80003d14 <print_char+0x8>
}
80003d12:	d8 02       	popm	pc
80003d14:	80 00       	ld.sh	r0,r0[0x0]
80003d16:	3b c4       	mov	r4,-68

80003d18 <print_dbg_char>:
  print(DBG_USART, str);
}


void print_dbg_char(int c)
{
80003d18:	d4 01       	pushm	lr
  // Redirection to the debug USART.
  print_char(DBG_USART, c);
80003d1a:	18 9b       	mov	r11,r12
80003d1c:	fe 7c 2c 00 	mov	r12,-54272
80003d20:	f0 1f 00 02 	mcall	80003d28 <print_dbg_char+0x10>
}
80003d24:	d8 02       	popm	pc
80003d26:	00 00       	add	r0,r0
80003d28:	80 00       	ld.sh	r0,r0[0x0]
80003d2a:	3d 0c       	mov	r12,-48

80003d2c <print>:
  print_hex(DBG_USART, n);
}


void print(volatile avr32_usart_t *usart, const char *str)
{
80003d2c:	d4 01       	pushm	lr
  // Invoke the USART driver to transmit the input string with the given USART.
  usart_write_line(usart, str);
80003d2e:	f0 1f 00 02 	mcall	80003d34 <print+0x8>
}
80003d32:	d8 02       	popm	pc
80003d34:	80 00       	ld.sh	r0,r0[0x0]
80003d36:	3b f0       	mov	r0,-65

80003d38 <print_ulong>:
  usart_putchar(usart, c);
}


void print_ulong(volatile avr32_usart_t *usart, unsigned long n)
{
80003d38:	eb cd 40 e0 	pushm	r5-r7,lr
80003d3c:	20 3d       	sub	sp,12
  char tmp[11];
  int i = sizeof(tmp) - 1;

  // Convert the given number to an ASCII decimal representation.
  tmp[i] = '\0';
80003d3e:	30 08       	mov	r8,0
80003d40:	fb 68 00 0a 	st.b	sp[10],r8
80003d44:	30 a9       	mov	r9,10
  do
  {
    tmp[--i] = '0' + n % 10;
80003d46:	1a 95       	mov	r5,sp
80003d48:	e0 6e cc cd 	mov	lr,52429
80003d4c:	ea 1e cc cc 	orh	lr,0xcccc
80003d50:	20 19       	sub	r9,1
80003d52:	f6 0e 06 46 	mulu.d	r6,r11,lr
80003d56:	0e 98       	mov	r8,r7
80003d58:	a3 98       	lsr	r8,0x3
80003d5a:	f0 08 00 2a 	add	r10,r8,r8<<0x2
80003d5e:	f6 0a 01 1b 	sub	r11,r11,r10<<0x1
80003d62:	2d 0b       	sub	r11,-48
80003d64:	ea 09 0b 0b 	st.b	r5[r9],r11
    n /= 10;
80003d68:	10 9b       	mov	r11,r8
  } while (n);
80003d6a:	58 08       	cp.w	r8,0
80003d6c:	cf 21       	brne	80003d50 <print_ulong+0x18>

  // Transmit the resulting string with the given USART.
  print(usart, tmp + i);
80003d6e:	1a 9b       	mov	r11,sp
80003d70:	12 0b       	add	r11,r9
80003d72:	f0 1f 00 03 	mcall	80003d7c <print_ulong+0x44>
}
80003d76:	2f dd       	sub	sp,-12
80003d78:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003d7c:	80 00       	ld.sh	r0,r0[0x0]
80003d7e:	3d 2c       	mov	r12,-46

80003d80 <print_dbg_ulong>:
  print_char(DBG_USART, c);
}


void print_dbg_ulong(unsigned long n)
{
80003d80:	d4 01       	pushm	lr
  // Redirection to the debug USART.
  print_ulong(DBG_USART, n);
80003d82:	18 9b       	mov	r11,r12
80003d84:	fe 7c 2c 00 	mov	r12,-54272
80003d88:	f0 1f 00 02 	mcall	80003d90 <print_dbg_ulong+0x10>
}
80003d8c:	d8 02       	popm	pc
80003d8e:	00 00       	add	r0,r0
80003d90:	80 00       	ld.sh	r0,r0[0x0]
80003d92:	3d 38       	mov	r8,-45

80003d94 <print_dbg>:
  usart_init_rs232(DBG_USART, &dbg_usart_options, pba_hz);
}


void print_dbg(const char *str)
{
80003d94:	d4 01       	pushm	lr
  // Redirection to the debug USART.
  print(DBG_USART, str);
80003d96:	18 9b       	mov	r11,r12
80003d98:	fe 7c 2c 00 	mov	r12,-54272
80003d9c:	f0 1f 00 02 	mcall	80003da4 <print_dbg+0x10>
}
80003da0:	d8 02       	popm	pc
80003da2:	00 00       	add	r0,r0
80003da4:	80 00       	ld.sh	r0,r0[0x0]
80003da6:	3d 2c       	mov	r12,-46

80003da8 <init_dbg_rs232_ex>:
  init_dbg_rs232_ex(DBG_USART_BAUDRATE, pba_hz);
}


void init_dbg_rs232_ex(unsigned long baudrate, long pba_hz)
{
80003da8:	eb cd 40 80 	pushm	r7,lr
80003dac:	20 3d       	sub	sp,12
80003dae:	16 97       	mov	r7,r11
    .baudrate = baudrate,
    .charlength = 8,
    .paritytype = USART_NO_PARITY,
    .stopbits = USART_1_STOPBIT,
    .channelmode = USART_NORMAL_CHMODE
  };
80003db0:	50 0c       	stdsp	sp[0x0],r12
80003db2:	30 88       	mov	r8,8
80003db4:	ba c8       	st.b	sp[0x4],r8
80003db6:	30 48       	mov	r8,4
80003db8:	ba d8       	st.b	sp[0x5],r8
80003dba:	30 08       	mov	r8,0
80003dbc:	ba 38       	st.h	sp[0x6],r8
80003dbe:	fb 68 00 08 	st.b	sp[8],r8

  // Setup GPIO for debug USART.
  gpio_enable_module(DBG_USART_GPIO_MAP,
80003dc2:	30 2b       	mov	r11,2
80003dc4:	48 6c       	lddpc	r12,80003ddc <init_dbg_rs232_ex+0x34>
80003dc6:	f0 1f 00 07 	mcall	80003de0 <init_dbg_rs232_ex+0x38>
                     sizeof(DBG_USART_GPIO_MAP) / sizeof(DBG_USART_GPIO_MAP[0]));

  // Initialize it in RS232 mode.
  usart_init_rs232(DBG_USART, &dbg_usart_options, pba_hz);
80003dca:	0e 9a       	mov	r10,r7
80003dcc:	1a 9b       	mov	r11,sp
80003dce:	fe 7c 2c 00 	mov	r12,-54272
80003dd2:	f0 1f 00 05 	mcall	80003de4 <init_dbg_rs232_ex+0x3c>
}
80003dd6:	2f dd       	sub	sp,-12
80003dd8:	e3 cd 80 80 	ldm	sp++,r7,pc
80003ddc:	80 00       	ld.sh	r0,r0[0x0]
80003dde:	48 c0       	lddpc	r0,80003e0c <_stext+0x10>
80003de0:	80 00       	ld.sh	r0,r0[0x0]
80003de2:	2f a4       	sub	r4,-6
80003de4:	80 00       	ld.sh	r0,r0[0x0]
80003de6:	3c 40       	mov	r0,-60

80003de8 <init_dbg_rs232>:
//! ASCII representation of hexadecimal digits.
static const char HEX_DIGITS[16] = "0123456789ABCDEF";


void init_dbg_rs232(long pba_hz)
{
80003de8:	d4 01       	pushm	lr
  init_dbg_rs232_ex(DBG_USART_BAUDRATE, pba_hz);
80003dea:	18 9b       	mov	r11,r12
80003dec:	e0 6c e1 00 	mov	r12,57600
80003df0:	f0 1f 00 02 	mcall	80003df8 <init_dbg_rs232+0x10>
}
80003df4:	d8 02       	popm	pc
80003df6:	00 00       	add	r0,r0
80003df8:	80 00       	ld.sh	r0,r0[0x0]
80003dfa:	3d a8       	mov	r8,-38

80003dfc <_stext>:
80003dfc:	48 dd       	lddpc	sp,80003e30 <udata_clear_loop_end+0x4>
80003dfe:	fe c0 f9 fe 	sub	r0,pc,-1538
80003e02:	e3 b0 00 01 	mtsr	0x4,r0
80003e06:	d5 53       	csrf	0x15
80003e08:	48 b0       	lddpc	r0,80003e34 <udata_clear_loop_end+0x8>
80003e0a:	48 c1       	lddpc	r1,80003e38 <udata_clear_loop_end+0xc>
80003e0c:	02 30       	cp.w	r0,r1
80003e0e:	c0 62       	brcc	80003e1a <idata_load_loop_end>
80003e10:	48 b2       	lddpc	r2,80003e3c <udata_clear_loop_end+0x10>

80003e12 <idata_load_loop>:
80003e12:	a5 05       	ld.d	r4,r2++
80003e14:	a1 24       	st.d	r0++,r4
80003e16:	02 30       	cp.w	r0,r1
80003e18:	cf d3       	brcs	80003e12 <idata_load_loop>

80003e1a <idata_load_loop_end>:
80003e1a:	48 a0       	lddpc	r0,80003e40 <udata_clear_loop_end+0x14>
80003e1c:	48 a1       	lddpc	r1,80003e44 <udata_clear_loop_end+0x18>
80003e1e:	02 30       	cp.w	r0,r1
80003e20:	c0 62       	brcc	80003e2c <udata_clear_loop_end>
80003e22:	30 02       	mov	r2,0
80003e24:	30 03       	mov	r3,0

80003e26 <udata_clear_loop>:
80003e26:	a1 22       	st.d	r0++,r2
80003e28:	02 30       	cp.w	r0,r1
80003e2a:	cf e3       	brcs	80003e26 <udata_clear_loop>

80003e2c <udata_clear_loop_end>:
80003e2c:	fe cf fe 00 	sub	pc,pc,-512
80003e30:	00 01       	add	r1,r0
80003e32:	00 00       	add	r0,r0
80003e34:	00 00       	add	r0,r0
80003e36:	00 04       	add	r4,r0
80003e38:	00 00       	add	r0,r0
80003e3a:	00 10       	sub	r0,r0
80003e3c:	80 00       	ld.sh	r0,r0[0x0]
80003e3e:	4b 90       	lddpc	r0,80003f20 <Motor_Init+0xa8>
80003e40:	00 00       	add	r0,r0
80003e42:	00 10       	sub	r0,r0
80003e44:	00 00       	add	r0,r0
80003e46:	04 88       	andn	r8,r2

80003e48 <board_init>:
// 	static const gpio_map_t USART_GPIO_MAP =
// 	{
// 		{USART_RXD_PIN, USART_RXD_FUNCTION},
// 		{USART_TXD_PIN, USART_TXD_FUNCTION}
//	};
}
80003e48:	5e fc       	retal	r12
80003e4a:	d7 03       	nop

80003e4c <mem_test_unit_ready>:
  return LUN_ID_0;
}


Ctrl_status mem_test_unit_ready(U8 lun)
{
80003e4c:	d4 01       	pushm	lr
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
80003e4e:	58 0c       	cp.w	r12,0
80003e50:	c0 20       	breq	80003e54 <mem_test_unit_ready+0x8>
80003e52:	da 0a       	popm	pc,r12=1
#if MAX_LUN
         (lun < MAX_LUN) ? lun_desc[lun].test_unit_ready() :
80003e54:	48 28       	lddpc	r8,80003e5c <mem_test_unit_ready+0x10>
80003e56:	70 0c       	ld.w	r12,r8[0x0]
80003e58:	5d 1c       	icall	r12
#endif

  Ctrl_access_unlock();

  return status;
}
80003e5a:	d8 02       	popm	pc
80003e5c:	80 00       	ld.sh	r0,r0[0x0]
80003e5e:	48 d0       	lddpc	r0,80003e90 <Motor_Init+0x18>

80003e60 <mem_read_capacity>:


Ctrl_status mem_read_capacity(U8 lun, U32 *u32_nb_sector)
{
80003e60:	d4 01       	pushm	lr
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
80003e62:	58 0c       	cp.w	r12,0
80003e64:	c0 20       	breq	80003e68 <mem_read_capacity+0x8>
80003e66:	da 0a       	popm	pc,r12=1
#if MAX_LUN
         (lun < MAX_LUN) ? lun_desc[lun].read_capacity(u32_nb_sector) :
80003e68:	48 38       	lddpc	r8,80003e74 <mem_read_capacity+0x14>
80003e6a:	70 18       	ld.w	r8,r8[0x4]
80003e6c:	16 9c       	mov	r12,r11
80003e6e:	5d 18       	icall	r8
#endif

  Ctrl_access_unlock();

  return status;
}
80003e70:	d8 02       	popm	pc
80003e72:	00 00       	add	r0,r0
80003e74:	80 00       	ld.sh	r0,r0[0x0]
80003e76:	48 d0       	lddpc	r0,80003ea8 <Motor_Init+0x30>

80003e78 <Motor_Init>:
#  define EXAMPLE_PWM_L_FUNCTION        AVR32_PWM_PWML_0_1_FUNCTION
#  define EXAMPLE_PWM_H_PIN             AVR32_PWM_PWMH_0_1_PIN
#  define EXAMPLE_PWM_H_FUNCTION        AVR32_PWM_PWMH_0_1_FUNCTION
#  define EXAMPLE_PWM_CHANNEL_ID        0
void Motor_Init()
{
80003e78:	eb cd 40 c0 	pushm	r6-r7,lr
80003e7c:	20 dd       	sub	sp,52
	//Turn boths motors off
// 	M0_STANDBY;
// 	M1_STANDBY;
	
	M0_IN1_CLR;
80003e7e:	32 9c       	mov	r12,41
80003e80:	f0 1f 00 3c 	mcall	80003f70 <Motor_Init+0xf8>
	M0_IN2_CLR;
80003e84:	32 ac       	mov	r12,42
80003e86:	f0 1f 00 3b 	mcall	80003f70 <Motor_Init+0xf8>
	
	M1_IN1_CLR;
80003e8a:	32 fc       	mov	r12,47
80003e8c:	f0 1f 00 39 	mcall	80003f70 <Motor_Init+0xf8>
	M1_IN2_CLR;
80003e90:	32 ec       	mov	r12,46
80003e92:	f0 1f 00 38 	mcall	80003f70 <Motor_Init+0xf8>
											{0}, // cdtyupd
											{0}, // cprd
											{0}, // cprdupd
											{0}, // ccnt
											{0}, // dt
											{0}};// dtupd  ;  One channel config.
80003e96:	30 08       	mov	r8,0
80003e98:	30 09       	mov	r9,0
80003e9a:	fa e9 00 14 	st.d	sp[20],r8
80003e9e:	fa e9 00 1c 	st.d	sp[28],r8
80003ea2:	fa e9 00 24 	st.d	sp[36],r8
80003ea6:	fa e9 00 2c 	st.d	sp[44],r8
            .div = 1,             // DIV=1 in the formula
            .mul = 6,             // MUL=7 in the formula
            .pll_div2 = 1,        // pll_div2 Divide the PLL output frequency by 2 (this settings does not change the FVCO value)
            .pll_wbwdisable = 0,  // pll_wbwdisable 1 Disable the Wide-Bandith Mode (Wide-Bandwith mode allow a faster startup time and out-of-lock time). 0 to enable the Wide-Bandith Mode.
            .pll_freq = 1,        // Set to 1 for VCO frequency range 80-180MHz, set to 0 for VCO frequency range 160-240Mhz.
  };
80003eaa:	4b 38       	lddpc	r8,80003f74 <Motor_Init+0xfc>
80003eac:	70 09       	ld.w	r9,r8[0x0]
80003eae:	50 09       	stdsp	sp[0x0],r9
80003eb0:	70 19       	ld.w	r9,r8[0x4]
80003eb2:	50 19       	stdsp	sp[0x4],r9
80003eb4:	70 29       	ld.w	r9,r8[0x8]
80003eb6:	50 29       	stdsp	sp[0x8],r9
80003eb8:	70 39       	ld.w	r9,r8[0xc]
80003eba:	50 39       	stdsp	sp[0xc],r9
80003ebc:	70 48       	ld.w	r8,r8[0x10]
80003ebe:	50 48       	stdsp	sp[0x10],r8
  // Switch main clock to Osc0.
  pcl_switch_to_osc(PCL_OSC0, FOSC0, OSC0_STARTUP);
80003ec0:	30 3a       	mov	r10,3
80003ec2:	e0 6b 24 00 	mov	r11,9216
80003ec6:	ea 1b 00 f4 	orh	r11,0xf4
80003eca:	30 0c       	mov	r12,0
80003ecc:	f0 1f 00 2b 	mcall	80003f78 <Motor_Init+0x100>

  /* Setup PLL0 on Osc0, mul=7 ,no divisor, lockcount=16, ie. (16Mhzx7)/(div2) = 56MHz output */
  scif_pll_setup(SCIF_PLL0, &opt); // lockcount in main clock for the PLL wait lock
80003ed0:	1a 9b       	mov	r11,sp
80003ed2:	30 0c       	mov	r12,0
80003ed4:	f0 1f 00 2a 	mcall	80003f7c <Motor_Init+0x104>

  /* Enable PLL0 */
  scif_pll_enable(SCIF_PLL0);
80003ed8:	30 0c       	mov	r12,0
80003eda:	f0 1f 00 2a 	mcall	80003f80 <Motor_Init+0x108>

  /* Wait for PLL0 locked */
  scif_wait_for_pll_locked(SCIF_PLL0) ;
80003ede:	30 0c       	mov	r12,0
80003ee0:	f0 1f 00 29 	mcall	80003f84 <Motor_Init+0x10c>
}
static void pwm_start_gc(void)
{
  scif_gc_setup(AVR32_SCIF_GCLK_PWM,
80003ee4:	30 09       	mov	r9,0
80003ee6:	12 9a       	mov	r10,r9
80003ee8:	30 5b       	mov	r11,5
80003eea:	30 4c       	mov	r12,4
80003eec:	f0 1f 00 27 	mcall	80003f88 <Motor_Init+0x110>
// 	scif_gc_setup(	AVR32_SCIF_GCLK_PWM,
// 					PCL_OSC0,
// 					AVR32_SCIF_GC_NO_DIV_CLOCK,
// 					0);
  // Now enable the generic clock
  scif_gc_enable(AVR32_SCIF_GCLK_PWM);
80003ef0:	30 4c       	mov	r12,4
80003ef2:	f0 1f 00 27 	mcall	80003f8c <Motor_Init+0x114>
		local_start_highfreq_clock();
		// Start Enable Generic Clock with PLL as source clock
		pwm_start_gc();
	
		channel_id = EXAMPLE_PWM_CHANNEL_ID;
		gpio_enable_module_pin(EXAMPLE_PWM_L_PIN, EXAMPLE_PWM_L_FUNCTION);
80003ef6:	30 2b       	mov	r11,2
80003ef8:	32 8c       	mov	r12,40
80003efa:	f0 1f 00 26 	mcall	80003f90 <Motor_Init+0x118>
		gpio_enable_module_pin(EXAMPLE_PWM_H_PIN, EXAMPLE_PWM_H_FUNCTION);
80003efe:	30 2b       	mov	r11,2
80003f00:	32 9c       	mov	r12,41
80003f02:	f0 1f 00 24 	mcall	80003f90 <Motor_Init+0x118>
		// PWM controller configuration.
		pwm_opt.diva = AVR32_PWM_DIVA_CLK_OFF;
80003f06:	4a 4c       	lddpc	r12,80003f94 <Motor_Init+0x11c>
80003f08:	30 07       	mov	r7,0
80003f0a:	99 17       	st.w	r12[0x4],r7
		pwm_opt.divb = AVR32_PWM_DIVB_CLK_OFF;
80003f0c:	99 07       	st.w	r12[0x0],r7
		pwm_opt.prea = AVR32_PWM_PREA_CCK;
80003f0e:	99 37       	st.w	r12[0xc],r7
		pwm_opt.preb = AVR32_PWM_PREB_CCK;
80003f10:	99 27       	st.w	r12[0x8],r7
	
		pwm_opt.fault_detection_activated = false;
80003f12:	f9 67 00 14 	st.b	r12[20],r7
		pwm_opt.sync_channel_activated    = true;
80003f16:	30 18       	mov	r8,1
80003f18:	f9 68 00 15 	st.b	r12[21],r8
		pwm_opt.sync_update_channel_mode  = PWM_SYNC_UPDATE_MANUAL_WRITE_MANUAL_UPDATE;
80003f1c:	f9 67 00 16 	st.b	r12[22],r7
		pwm_opt.sync_channel_select[0]    = true;
80003f20:	f9 68 00 17 	st.b	r12[23],r8
		pwm_opt.sync_channel_select[1]    = true;
80003f24:	f9 68 00 18 	st.b	r12[24],r8
		pwm_opt.sync_channel_select[2]    = false;
80003f28:	f9 67 00 19 	st.b	r12[25],r7
		pwm_opt.sync_channel_select[3]    = false;
80003f2c:	f9 67 00 1a 	st.b	r12[26],r7
		pwm_opt.cksel                     = PWM_CKSEL_GCLK;
80003f30:	30 16       	mov	r6,1
80003f32:	99 46       	st.w	r12[0x10],r6
		pwm_init(&pwm_opt);
80003f34:	f0 1f 00 19 	mcall	80003f98 <Motor_Init+0x120>
	
		// Update the period
		pwm_update_period_value(10);
80003f38:	30 ac       	mov	r12,10
80003f3a:	f0 1f 00 19 	mcall	80003f9c <Motor_Init+0x124>
		pwm_channel.CMR.dthi  = 0;        // Deadtime Inverted on PWMH
		pwm_channel.CMR.dtli  = 0;        // Deadtime Not Inverted on PWML
		pwm_channel.CMR.ces   = 0;        // 0/1 Channel Event at the End of PWM Period
		pwm_channel.CMR.calg  = PWM_MODE_LEFT_ALIGNED;       // Channel mode.
		pwm_channel.CMR.cpol  = PWM_POLARITY_LOW;            // Channel polarity.
		pwm_channel.CMR.cpre  = AVR32_PWM_CPRE_CCK;           // Channel prescaler.
80003f3e:	40 58       	lddsp	r8,sp[0x14]
80003f40:	e4 18 ff f8 	andh	r8,0xfff8
80003f44:	e0 18 f8 ff 	andl	r8,0xf8ff
80003f48:	f1 d7 d0 04 	bfins	r8,r7,0x0,0x4
80003f4c:	50 58       	stdsp	sp[0x14],r8
		pwm_channel.cdty      = 100;       // Channel duty cycle, should be < CPRD.
80003f4e:	36 48       	mov	r8,100
80003f50:	50 68       	stdsp	sp[0x18],r8
		pwm_channel.cprd      = 200;       // Channel period.
80003f52:	e0 68 00 c8 	mov	r8,200
80003f56:	50 88       	stdsp	sp[0x20],r8
	
		// With these settings, the output waveform period will be :
		// (56MHz)/20 == 2.8MHz == (MCK/prescaler)/period, with MCK == 56MHz,
		// prescaler == 1, period == 20.

	pwm_channel_init(channel_id, &pwm_channel); // Set channel configuration to channel 0
80003f58:	fa cb ff ec 	sub	r11,sp,-20
80003f5c:	0e 9c       	mov	r12,r7
80003f5e:	f0 1f 00 11 	mcall	80003fa0 <Motor_Init+0x128>
	pwm_start_channels((1 << channel_id));  // Start channel 0 & 1.
80003f62:	0c 9c       	mov	r12,r6
80003f64:	f0 1f 00 10 	mcall	80003fa4 <Motor_Init+0x12c>
}
80003f68:	2f 3d       	sub	sp,-52
80003f6a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003f6e:	00 00       	add	r0,r0
80003f70:	80 00       	ld.sh	r0,r0[0x0]
80003f72:	2f f0       	sub	r0,-1
80003f74:	80 00       	ld.sh	r0,r0[0x0]
80003f76:	49 04       	lddpc	r4,80003fb4 <sd_mmc_resources_init+0xc>
80003f78:	80 00       	ld.sh	r0,r0[0x0]
80003f7a:	30 e4       	mov	r4,14
80003f7c:	80 00       	ld.sh	r0,r0[0x0]
80003f7e:	34 90       	mov	r0,73
80003f80:	80 00       	ld.sh	r0,r0[0x0]
80003f82:	34 4c       	mov	r12,68
80003f84:	80 00       	ld.sh	r0,r0[0x0]
80003f86:	33 52       	mov	r2,53
80003f88:	80 00       	ld.sh	r0,r0[0x0]
80003f8a:	33 a4       	mov	r4,58
80003f8c:	80 00       	ld.sh	r0,r0[0x0]
80003f8e:	34 28       	mov	r8,66
80003f90:	80 00       	ld.sh	r0,r0[0x0]
80003f92:	2f 10       	sub	r0,-15
80003f94:	00 00       	add	r0,r0
80003f96:	04 68       	and	r8,r2
80003f98:	80 00       	ld.sh	r0,r0[0x0]
80003f9a:	32 3c       	mov	r12,35
80003f9c:	80 00       	ld.sh	r0,r0[0x0]
80003f9e:	32 34       	mov	r4,35
80003fa0:	80 00       	ld.sh	r0,r0[0x0]
80003fa2:	31 e4       	mov	r4,30
80003fa4:	80 00       	ld.sh	r0,r0[0x0]
80003fa6:	32 22       	mov	r2,34

80003fa8 <sd_mmc_resources_init>:
}

/*! \brief Initializes SD/MMC resources: GPIO, SPI and SD/MMC.
 */
void sd_mmc_resources_init(void)
{
80003fa8:	eb cd 40 80 	pushm	r7,lr
80003fac:	20 4d       	sub	sp,16
    .spck_delay   = 0,
    .trans_delay  = 0,
    .stay_act     = 1,
    .spi_mode     = 0,
    .modfdis      = 1
  };
80003fae:	49 98       	lddpc	r8,80004010 <sd_mmc_resources_init+0x68>
80003fb0:	1a 97       	mov	r7,sp
80003fb2:	70 09       	ld.w	r9,r8[0x0]
80003fb4:	50 09       	stdsp	sp[0x0],r9
80003fb6:	70 19       	ld.w	r9,r8[0x4]
80003fb8:	50 19       	stdsp	sp[0x4],r9
80003fba:	70 29       	ld.w	r9,r8[0x8]
80003fbc:	50 29       	stdsp	sp[0x8],r9
80003fbe:	70 38       	ld.w	r8,r8[0xc]
80003fc0:	50 38       	stdsp	sp[0xc],r8

  // Assign I/Os to SPI.
  gpio_enable_module(SD_MMC_SPI_GPIO_MAP,
80003fc2:	30 4b       	mov	r11,4
80003fc4:	49 4c       	lddpc	r12,80004014 <sd_mmc_resources_init+0x6c>
80003fc6:	f0 1f 00 15 	mcall	80004018 <sd_mmc_resources_init+0x70>
                     sizeof(SD_MMC_SPI_GPIO_MAP) / sizeof(SD_MMC_SPI_GPIO_MAP[0]));

  // Initialize as master.
  spi_initMaster(SD_MMC_SPI, &spiOptions);
80003fca:	1a 9b       	mov	r11,sp
80003fcc:	fe 7c 34 00 	mov	r12,-52224
80003fd0:	f0 1f 00 13 	mcall	8000401c <sd_mmc_resources_init+0x74>

  // Set SPI selection mode: variable_ps, pcs_decode, delay.
  spi_selectionMode(SD_MMC_SPI, 0, 0, 0);
80003fd4:	30 09       	mov	r9,0
80003fd6:	12 9a       	mov	r10,r9
80003fd8:	12 9b       	mov	r11,r9
80003fda:	fe 7c 34 00 	mov	r12,-52224
80003fde:	f0 1f 00 11 	mcall	80004020 <sd_mmc_resources_init+0x78>

  // Enable SPI module.
  spi_enable(SD_MMC_SPI);
80003fe2:	fe 7c 34 00 	mov	r12,-52224
80003fe6:	f0 1f 00 10 	mcall	80004024 <sd_mmc_resources_init+0x7c>

  // Initialize SD/MMC driver with SPI clock (PBA).
  sd_mmc_spi_init(spiOptions, PBA_HZ);
80003fea:	20 4d       	sub	sp,16
80003fec:	6e 08       	ld.w	r8,r7[0x0]
80003fee:	50 08       	stdsp	sp[0x0],r8
80003ff0:	6e 18       	ld.w	r8,r7[0x4]
80003ff2:	50 18       	stdsp	sp[0x4],r8
80003ff4:	6e 28       	ld.w	r8,r7[0x8]
80003ff6:	50 28       	stdsp	sp[0x8],r8
80003ff8:	6e 38       	ld.w	r8,r7[0xc]
80003ffa:	50 38       	stdsp	sp[0xc],r8
80003ffc:	e0 6c 24 00 	mov	r12,9216
80004000:	ea 1c 00 f4 	orh	r12,0xf4
80004004:	f0 1f 00 09 	mcall	80004028 <sd_mmc_resources_init+0x80>
80004008:	2f cd       	sub	sp,-16
}
8000400a:	2f cd       	sub	sp,-16
8000400c:	e3 cd 80 80 	ldm	sp++,r7,pc
80004010:	80 00       	ld.sh	r0,r0[0x0]
80004012:	49 18       	lddpc	r8,80004054 <main+0x28>
80004014:	80 00       	ld.sh	r0,r0[0x0]
80004016:	49 28       	lddpc	r8,8000405c <main+0x30>
80004018:	80 00       	ld.sh	r0,r0[0x0]
8000401a:	2f a4       	sub	r4,-6
8000401c:	80 00       	ld.sh	r0,r0[0x0]
8000401e:	36 7c       	mov	r12,103
80004020:	80 00       	ld.sh	r0,r0[0x0]
80004022:	36 b4       	mov	r4,107
80004024:	80 00       	ld.sh	r0,r0[0x0]
80004026:	38 1c       	mov	r12,-127
80004028:	80 00       	ld.sh	r0,r0[0x0]
8000402a:	2b 10       	sub	r0,-79

8000402c <main>:
}



int main (void)
{
8000402c:	d4 31       	pushm	r0-r7,lr
8000402e:	20 9d       	sub	sp,36
	unsigned long sdram_size, progress_inc, i, j, tmp, noErrors = 0;
	volatile unsigned long *sdram = SDRAM;
	uint32_t VarTemp;
	board_init();
80004030:	f0 1f 00 bd 	mcall	80004324 <main+0x2f8>
	pcl_switch_to_osc(PCL_OSC0, FOSC0, OSC0_STARTUP);
80004034:	30 3a       	mov	r10,3
80004036:	e0 6b 24 00 	mov	r11,9216
8000403a:	ea 1b 00 f4 	orh	r11,0xf4
8000403e:	30 0c       	mov	r12,0
80004040:	f0 1f 00 ba 	mcall	80004328 <main+0x2fc>
	init_dbg_rs232(FOSC0);
80004044:	e0 6c 24 00 	mov	r12,9216
80004048:	ea 1c 00 f4 	orh	r12,0xf4
8000404c:	f0 1f 00 b8 	mcall	8000432c <main+0x300>
	print_dbg("\x0C");
80004050:	fe fc 02 e0 	ld.w	r12,pc[736]
80004054:	f0 1f 00 b8 	mcall	80004334 <main+0x308>
	print_dbg("Columbus Board Tester\n\n\r");
80004058:	fe fc 02 e0 	ld.w	r12,pc[736]
8000405c:	f0 1f 00 b6 	mcall	80004334 <main+0x308>
	print_dbg("LED Test:\n\rAll LEDS on;");
80004060:	fe fc 02 dc 	ld.w	r12,pc[732]
80004064:	f0 1f 00 b4 	mcall	80004334 <main+0x308>
	LEDMOTOR_SET;
80004068:	32 cc       	mov	r12,44
8000406a:	f0 1f 00 b6 	mcall	80004340 <main+0x314>
	LED2_SET;
8000406e:	33 1c       	mov	r12,49
80004070:	f0 1f 00 b4 	mcall	80004340 <main+0x314>
	LED3_SET;
80004074:	33 2c       	mov	r12,50
80004076:	f0 1f 00 b3 	mcall	80004340 <main+0x314>
	LED4_SET;
8000407a:	33 bc       	mov	r12,59
8000407c:	f0 1f 00 b1 	mcall	80004340 <main+0x314>
	LED5_SET;
80004080:	33 cc       	mov	r12,60
80004082:	f0 1f 00 b0 	mcall	80004340 <main+0x314>
	LED6_SET;
80004086:	33 dc       	mov	r12,61
80004088:	f0 1f 00 ae 	mcall	80004340 <main+0x314>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000408c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004090:	e0 6a 24 00 	mov	r10,9216
80004094:	ea 1a 00 f4 	orh	r10,0xf4
80004098:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000409c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800040a0:	14 38       	cp.w	r8,r10
800040a2:	e0 88 00 09 	brls	800040b4 <main+0x88>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800040a6:	12 38       	cp.w	r8,r9
800040a8:	fe 98 ff fa 	brls	8000409c <main+0x70>
800040ac:	12 3a       	cp.w	r10,r9
800040ae:	e0 83 00 fd 	brlo	800042a8 <main+0x27c>
800040b2:	cf 5b       	rjmp	8000409c <main+0x70>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800040b4:	12 38       	cp.w	r8,r9
800040b6:	e0 8b 00 f9 	brhi	800042a8 <main+0x27c>
800040ba:	12 3a       	cp.w	r10,r9
800040bc:	e0 83 00 f6 	brlo	800042a8 <main+0x27c>
800040c0:	ce eb       	rjmp	8000409c <main+0x70>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800040c2:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800040c6:	14 38       	cp.w	r8,r10
800040c8:	e0 88 00 09 	brls	800040da <main+0xae>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800040cc:	12 38       	cp.w	r8,r9
800040ce:	fe 98 ff fa 	brls	800040c2 <main+0x96>
800040d2:	12 3a       	cp.w	r10,r9
800040d4:	e0 83 01 08 	brlo	800042e4 <main+0x2b8>
800040d8:	cf 5b       	rjmp	800040c2 <main+0x96>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800040da:	12 38       	cp.w	r8,r9
800040dc:	e0 8b 01 04 	brhi	800042e4 <main+0x2b8>
800040e0:	12 3a       	cp.w	r10,r9
800040e2:	e0 83 01 01 	brlo	800042e4 <main+0x2b8>
800040e6:	ce eb       	rjmp	800040c2 <main+0x96>
800040e8:	0c 95       	mov	r5,r6
	// printed progression status.
	progress_inc = (sdram_size + 50) / 100;
	// Fill the SDRAM with the test pattern.
	for (i = 0, j = 0; i < sdram_size; i++)
	{
		if (i == j * progress_inc)
800040ea:	ea 03 02 48 	mul	r8,r5,r3
800040ee:	0e 38       	cp.w	r8,r7
800040f0:	c0 30       	breq	800040f6 <main+0xca>
800040f2:	0a 96       	mov	r6,r5
800040f4:	c0 c8       	rjmp	8000410c <main+0xe0>
		{
			//LED_Toggle(LED_SDRAM_WRITE);
			print_dbg("\rFilling SDRAM with test pattern: ");
800040f6:	04 9c       	mov	r12,r2
800040f8:	f0 1f 00 8f 	mcall	80004334 <main+0x308>
			print_dbg_ulong(j++);
800040fc:	ea c6 ff ff 	sub	r6,r5,-1
80004100:	0a 9c       	mov	r12,r5
80004102:	f0 1f 00 91 	mcall	80004344 <main+0x318>
			print_dbg_char('%');
80004106:	02 9c       	mov	r12,r1
80004108:	f0 1f 00 90 	mcall	80004348 <main+0x31c>
		}
		sdram[i] = i;
8000410c:	08 a7       	st.w	r4++,r7
	print_dbg("SDRAM initialized\r\n");
	// Determine the increment of SDRAM word address requiring an update of the
	// printed progression status.
	progress_inc = (sdram_size + 50) / 100;
	// Fill the SDRAM with the test pattern.
	for (i = 0, j = 0; i < sdram_size; i++)
8000410e:	2f f7       	sub	r7,-1
80004110:	fc 18 00 10 	movh	r8,0x10
80004114:	10 37       	cp.w	r7,r8
80004116:	ce 91       	brne	800040e8 <main+0xbc>
			print_dbg_char('%');
		}
		sdram[i] = i;
		
	}
	print_dbg("\rSDRAM filled with test pattern       \r\n");
80004118:	fe fc 02 34 	ld.w	r12,pc[564]
8000411c:	f0 1f 00 86 	mcall	80004334 <main+0x308>
80004120:	fc 15 c0 00 	movh	r5,0xc000
80004124:	30 04       	mov	r4,0
80004126:	08 96       	mov	r6,r4
80004128:	08 97       	mov	r7,r4
	// Recover the test pattern from the SDRAM and verify it.
	for (i = 0, j = 0; i < sdram_size; i++)
	{
		
		if (i == j * progress_inc)
8000412a:	e0 62 28 f6 	mov	r2,10486
		{
			print_dbg("\rRecovering test pattern from SDRAM: ");
8000412e:	fe f1 02 22 	ld.w	r1,pc[546]
			print_dbg_ulong(j++);
			print_dbg_char('%');
80004132:	32 50       	mov	r0,37
	print_dbg("\rSDRAM filled with test pattern       \r\n");
	// Recover the test pattern from the SDRAM and verify it.
	for (i = 0, j = 0; i < sdram_size; i++)
	{
		
		if (i == j * progress_inc)
80004134:	ec 02 02 48 	mul	r8,r6,r2
80004138:	0e 38       	cp.w	r8,r7
8000413a:	c0 30       	breq	80004140 <main+0x114>
8000413c:	0c 93       	mov	r3,r6
8000413e:	c0 c8       	rjmp	80004156 <main+0x12a>
		{
			print_dbg("\rRecovering test pattern from SDRAM: ");
80004140:	02 9c       	mov	r12,r1
80004142:	f0 1f 00 7d 	mcall	80004334 <main+0x308>
			print_dbg_ulong(j++);
80004146:	ec c3 ff ff 	sub	r3,r6,-1
8000414a:	0c 9c       	mov	r12,r6
8000414c:	f0 1f 00 7e 	mcall	80004344 <main+0x318>
			print_dbg_char('%');
80004150:	00 9c       	mov	r12,r0
80004152:	f0 1f 00 7e 	mcall	80004348 <main+0x31c>
		}
		tmp = sdram[i];
80004156:	6a 08       	ld.w	r8,r5[0x0]
		if (tmp != i)//failed
		{
			noErrors++;
80004158:	0e 38       	cp.w	r8,r7
8000415a:	f7 b4 01 ff 	subne	r4,-1
		sdram[i] = i;
		
	}
	print_dbg("\rSDRAM filled with test pattern       \r\n");
	// Recover the test pattern from the SDRAM and verify it.
	for (i = 0, j = 0; i < sdram_size; i++)
8000415e:	2f f7       	sub	r7,-1
80004160:	2f c5       	sub	r5,-4
80004162:	fc 18 00 10 	movh	r8,0x10
80004166:	10 37       	cp.w	r7,r8
80004168:	c0 30       	breq	8000416e <main+0x142>
8000416a:	06 96       	mov	r6,r3
8000416c:	ce 4b       	rjmp	80004134 <main+0x108>
		{
			noErrors++;
		}

	}
	print_dbg("\rSDRAM tested: ");
8000416e:	4f ac       	lddpc	r12,80004354 <main+0x328>
80004170:	f0 1f 00 71 	mcall	80004334 <main+0x308>
	print_dbg_ulong(noErrors);
80004174:	08 9c       	mov	r12,r4
80004176:	f0 1f 00 74 	mcall	80004344 <main+0x318>
	print_dbg(" corrupted word(s)       \r\n");
8000417a:	4f 8c       	lddpc	r12,80004358 <main+0x32c>
8000417c:	f0 1f 00 6e 	mcall	80004334 <main+0x308>
	if (noErrors)
80004180:	58 04       	cp.w	r4,0
80004182:	c0 50       	breq	8000418c <main+0x160>
	{
			LED3_SET;
80004184:	33 2c       	mov	r12,50
80004186:	f0 1f 00 6f 	mcall	80004340 <main+0x314>
8000418a:	c0 48       	rjmp	80004192 <main+0x166>
	}
	else
	{
			LED2_SET;
8000418c:	33 1c       	mov	r12,49
8000418e:	f0 1f 00 6d 	mcall	80004340 <main+0x314>
80004192:	fc 16 c0 00 	movh	r6,0xc000
80004196:	30 07       	mov	r7,0
	
	
	for(i = 0; i < 10; i++)
	{
		sdram[i] = i;
		print_dbg("\n\rWritten data: ");
80004198:	4f 15       	lddpc	r5,8000435c <main+0x330>
		print_dbg_ulong(i);
		print_dbg("\n\rRead data: ");
8000419a:	4f 24       	lddpc	r4,80004360 <main+0x334>
	}
	
	
	for(i = 0; i < 10; i++)
	{
		sdram[i] = i;
8000419c:	8d 07       	st.w	r6[0x0],r7
		print_dbg("\n\rWritten data: ");
8000419e:	0a 9c       	mov	r12,r5
800041a0:	f0 1f 00 65 	mcall	80004334 <main+0x308>
		print_dbg_ulong(i);
800041a4:	0e 9c       	mov	r12,r7
800041a6:	f0 1f 00 68 	mcall	80004344 <main+0x318>
		print_dbg("\n\rRead data: ");
800041aa:	08 9c       	mov	r12,r4
800041ac:	f0 1f 00 62 	mcall	80004334 <main+0x308>
		print_dbg_ulong(sdram[i]);
800041b0:	0d 0c       	ld.w	r12,r6++
800041b2:	f0 1f 00 65 	mcall	80004344 <main+0x318>
	{
			LED2_SET;
	}
	
	
	for(i = 0; i < 10; i++)
800041b6:	2f f7       	sub	r7,-1
800041b8:	58 a7       	cp.w	r7,10
800041ba:	cf 11       	brne	8000419c <main+0x170>
		print_dbg_ulong(i);
		print_dbg("\n\rRead data: ");
		print_dbg_ulong(sdram[i]);
	}

	sd_mmc_resources_init();
800041bc:	f0 1f 00 6a 	mcall	80004364 <main+0x338>
	//sd_mmc_resources_init();
	print_dbg("\n\n\rSD Card Memory Test:\n\r");
800041c0:	4e ac       	lddpc	r12,80004368 <main+0x33c>
800041c2:	f0 1f 00 5d 	mcall	80004334 <main+0x308>
	// Test if the memory is ready - using the control access memory abstraction layer (/SERVICES/MEMORY/CTRL_ACCESS/)
	if (mem_test_unit_ready(LUN_ID_SD_MMC_SPI_MEM) == CTRL_GOOD)
800041c6:	30 0c       	mov	r12,0
800041c8:	f0 1f 00 69 	mcall	8000436c <main+0x340>
800041cc:	c1 41       	brne	800041f4 <main+0x1c8>
	{
		// Get and display the capacity
		mem_read_capacity(LUN_ID_SD_MMC_SPI_MEM, &VarTemp);
800041ce:	fa cb ff e0 	sub	r11,sp,-32
800041d2:	f0 1f 00 68 	mcall	80004370 <main+0x344>
		print_dbg("OK:\t");
800041d6:	4e 8c       	lddpc	r12,80004374 <main+0x348>
800041d8:	f0 1f 00 57 	mcall	80004334 <main+0x308>
		print_dbg_ulong((VarTemp + 1) >> (20 - FS_SHIFT_B_TO_SECTOR));
800041dc:	40 8c       	lddsp	r12,sp[0x20]
800041de:	2f fc       	sub	r12,-1
800041e0:	ab 9c       	lsr	r12,0xb
800041e2:	f0 1f 00 59 	mcall	80004344 <main+0x318>
		print_dbg("MB\r\n");
800041e6:	4e 5c       	lddpc	r12,80004378 <main+0x34c>
800041e8:	f0 1f 00 53 	mcall	80004334 <main+0x308>
		print_dbg("SD Card Okay.\n\r");
800041ec:	4e 4c       	lddpc	r12,8000437c <main+0x350>
800041ee:	f0 1f 00 52 	mcall	80004334 <main+0x308>
800041f2:	c0 48       	rjmp	800041fa <main+0x1ce>
	}
	else
	{
		// Display an error message
		print_dbg("Not initialized: Check if memory is ready...\r\n");
800041f4:	4e 3c       	lddpc	r12,80004380 <main+0x354>
800041f6:	f0 1f 00 50 	mcall	80004334 <main+0x308>
	}


	print_dbg("\n\n\rTWI Test:\n\r");
800041fa:	4e 3c       	lddpc	r12,80004384 <main+0x358>
800041fc:	f0 1f 00 4e 	mcall	80004334 <main+0x308>
	* \endinternal
	*/
	const gpio_map_t TWIM_GPIO_MAP = {
	{AVR32_TWIMS0_TWCK_0_0_PIN, AVR32_TWIMS0_TWCK_0_0_FUNCTION},
	{AVR32_TWIMS0_TWD_0_0_PIN, AVR32_TWIMS0_TWD_0_0_FUNCTION}
	};
80004200:	4e 28       	lddpc	r8,80004388 <main+0x35c>
80004202:	fa cc ff f0 	sub	r12,sp,-16
80004206:	70 09       	ld.w	r9,r8[0x0]
80004208:	99 09       	st.w	r12[0x0],r9
8000420a:	70 19       	ld.w	r9,r8[0x4]
8000420c:	99 19       	st.w	r12[0x4],r9
8000420e:	70 29       	ld.w	r9,r8[0x8]
80004210:	99 29       	st.w	r12[0x8],r9
80004212:	70 38       	ld.w	r8,r8[0xc]
80004214:	99 38       	st.w	r12[0xc],r8
	const twi_options_t TWIM_OPTIONS = {
		.pba_hz = FOSC0,
		.speed = TWIM_MASTER_SPEED,
		.chip = TARGET_ADDRESS,
		.smbus = false,
	};
80004216:	4d e8       	lddpc	r8,8000438c <main+0x360>
80004218:	70 09       	ld.w	r9,r8[0x0]
8000421a:	50 09       	stdsp	sp[0x0],r9
8000421c:	70 19       	ld.w	r9,r8[0x4]
8000421e:	50 19       	stdsp	sp[0x4],r9
80004220:	70 29       	ld.w	r9,r8[0x8]
80004222:	50 29       	stdsp	sp[0x8],r9
80004224:	70 38       	ld.w	r8,r8[0xc]
80004226:	50 38       	stdsp	sp[0xc],r8
	// TWIM gpio pins configuration
	gpio_enable_module (TWIM_GPIO_MAP,
80004228:	30 2b       	mov	r11,2
8000422a:	f0 1f 00 5a 	mcall	80004390 <main+0x364>
			sizeof (TWIM_GPIO_MAP) / sizeof (TWIM_GPIO_MAP[0]));
	
	// Initialize as master.
	status = twim_master_init (TWIM, &TWIM_OPTIONS);
8000422e:	1a 9b       	mov	r11,sp
80004230:	fe 7c 38 00 	mov	r12,-51200
80004234:	f0 1f 00 58 	mcall	80004394 <main+0x368>
	}


	print_dbg("\n\n\rTWI Test:\n\r");
	twim_init();
	print_dbg("h 0 1 2 3 4 5 6 7 8 9 A B C D E F\n\r");
80004238:	4d 8c       	lddpc	r12,80004398 <main+0x36c>
8000423a:	f0 1f 00 3f 	mcall	80004334 <main+0x308>
8000423e:	30 07       	mov	r7,0
80004240:	0e 90       	mov	r0,r7
	tmp = 0;
	for(i = 0; i < 8; i++)
	{
		print_dbg_ulong(i);
		print_dbg_char(' ');
80004242:	32 05       	mov	r5,32
		for(j = 0; j < 16; j++)
		{
			int status = twim_probe(TWIM, tmp++);
80004244:	fe 73 38 00 	mov	r3,-51200
			{
				print_dbg_char('A');
			}
			else
			{
				print_dbg_char('-');
80004248:	32 d2       	mov	r2,45
		for(j = 0; j < 16; j++)
		{
			int status = twim_probe(TWIM, tmp++);
			if(status == STATUS_OK)
			{
				print_dbg_char('A');
8000424a:	34 11       	mov	r1,65
	twim_init();
	print_dbg("h 0 1 2 3 4 5 6 7 8 9 A B C D E F\n\r");
	tmp = 0;
	for(i = 0; i < 8; i++)
	{
		print_dbg_ulong(i);
8000424c:	00 9c       	mov	r12,r0
8000424e:	f0 1f 00 3e 	mcall	80004344 <main+0x318>
		print_dbg_char(' ');
80004252:	0a 9c       	mov	r12,r5
80004254:	f0 1f 00 3d 	mcall	80004348 <main+0x31c>
80004258:	ee c4 ff f0 	sub	r4,r7,-16
		for(j = 0; j < 16; j++)
		{
			int status = twim_probe(TWIM, tmp++);
8000425c:	ee c6 ff ff 	sub	r6,r7,-1
80004260:	0e 9b       	mov	r11,r7
80004262:	06 9c       	mov	r12,r3
80004264:	f0 1f 00 4e 	mcall	8000439c <main+0x370>
			if(status == STATUS_OK)
80004268:	c0 51       	brne	80004272 <main+0x246>
			{
				print_dbg_char('A');
8000426a:	02 9c       	mov	r12,r1
8000426c:	f0 1f 00 37 	mcall	80004348 <main+0x31c>
80004270:	c0 48       	rjmp	80004278 <main+0x24c>
			}
			else
			{
				print_dbg_char('-');
80004272:	04 9c       	mov	r12,r2
80004274:	f0 1f 00 35 	mcall	80004348 <main+0x31c>
			}
			print_dbg_char(' ');
80004278:	0a 9c       	mov	r12,r5
8000427a:	f0 1f 00 34 	mcall	80004348 <main+0x31c>
	tmp = 0;
	for(i = 0; i < 8; i++)
	{
		print_dbg_ulong(i);
		print_dbg_char(' ');
		for(j = 0; j < 16; j++)
8000427e:	08 36       	cp.w	r6,r4
80004280:	c0 30       	breq	80004286 <main+0x25a>
80004282:	0c 97       	mov	r7,r6
80004284:	ce cb       	rjmp	8000425c <main+0x230>
			{
				print_dbg_char('-');
			}
			print_dbg_char(' ');
		}
		print_dbg("\n\r");
80004286:	4c 7c       	lddpc	r12,800043a0 <main+0x374>
80004288:	f0 1f 00 2b 	mcall	80004334 <main+0x308>

	print_dbg("\n\n\rTWI Test:\n\r");
	twim_init();
	print_dbg("h 0 1 2 3 4 5 6 7 8 9 A B C D E F\n\r");
	tmp = 0;
	for(i = 0; i < 8; i++)
8000428c:	2f f0       	sub	r0,-1
8000428e:	58 80       	cp.w	r0,8
80004290:	c0 30       	breq	80004296 <main+0x26a>
80004292:	0c 97       	mov	r7,r6
80004294:	cd cb       	rjmp	8000424c <main+0x220>
			print_dbg_char(' ');
		}
		print_dbg("\n\r");
	}
	
	print_dbg("\n\rMotor Testing:\n\rMotor Initialised");
80004296:	4c 4c       	lddpc	r12,800043a4 <main+0x378>
80004298:	f0 1f 00 27 	mcall	80004334 <main+0x308>
	Motor_Init();
8000429c:	f0 1f 00 43 	mcall	800043a8 <main+0x37c>
	//print_dbg("Motors Forward:");
	//Motor_Go(FORWARD);
	//delay_s(2);
// 	print_dbg("Motor Stop;");
// 	Motor_Go(STOP);
	print_dbg("\n\rTest Complete!");
800042a0:	4c 3c       	lddpc	r12,800043ac <main+0x380>
800042a2:	f0 1f 00 25 	mcall	80004334 <main+0x308>
800042a6:	c0 08       	rjmp	800042a6 <main+0x27a>
	LED3_SET;
	LED4_SET;
	LED5_SET;
	LED6_SET;
	delay_s(1);
	print_dbg("\n\rAll LEDS off;");
800042a8:	4c 2c       	lddpc	r12,800043b0 <main+0x384>
800042aa:	f0 1f 00 23 	mcall	80004334 <main+0x308>
	LEDMOTOR_CLR;
800042ae:	32 cc       	mov	r12,44
800042b0:	f0 1f 00 41 	mcall	800043b4 <main+0x388>
	LED2_CLR;
800042b4:	33 1c       	mov	r12,49
800042b6:	f0 1f 00 40 	mcall	800043b4 <main+0x388>
	LED3_CLR;
800042ba:	33 2c       	mov	r12,50
800042bc:	f0 1f 00 3e 	mcall	800043b4 <main+0x388>
	LED4_CLR;
800042c0:	33 bc       	mov	r12,59
800042c2:	f0 1f 00 3d 	mcall	800043b4 <main+0x388>
	LED5_CLR;
800042c6:	33 cc       	mov	r12,60
800042c8:	f0 1f 00 3b 	mcall	800043b4 <main+0x388>
	LED6_CLR;
800042cc:	33 dc       	mov	r12,61
800042ce:	f0 1f 00 3a 	mcall	800043b4 <main+0x388>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800042d2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800042d6:	e0 6a 24 00 	mov	r10,9216
800042da:	ea 1a 00 f4 	orh	r10,0xf4
800042de:	f0 0a 00 0a 	add	r10,r8,r10
800042e2:	cf 0a       	rjmp	800040c2 <main+0x96>
	delay_s(1);
	
	print_dbg("\n\n\rSDRAM Test:");
800042e4:	4b 5c       	lddpc	r12,800043b8 <main+0x38c>
800042e6:	f0 1f 00 14 	mcall	80004334 <main+0x308>
	sdram_size = SDRAM_SIZE >> 2;
	print_dbg("\n\rSDRAM size: ");
800042ea:	4b 5c       	lddpc	r12,800043bc <main+0x390>
800042ec:	f0 1f 00 12 	mcall	80004334 <main+0x308>
	print_dbg_ulong(SDRAM_SIZE >> 20);
800042f0:	30 4c       	mov	r12,4
800042f2:	f0 1f 00 15 	mcall	80004344 <main+0x318>
	print_dbg(" MB\r\n");
800042f6:	4b 3c       	lddpc	r12,800043c0 <main+0x394>
800042f8:	f0 1f 00 0f 	mcall	80004334 <main+0x308>
	sdramc_init(FOSC0);
800042fc:	e0 6c 24 00 	mov	r12,9216
80004300:	ea 1c 00 f4 	orh	r12,0xf4
80004304:	f0 1f 00 30 	mcall	800043c4 <main+0x398>
	print_dbg("SDRAM initialized\r\n");
80004308:	4b 0c       	lddpc	r12,800043c8 <main+0x39c>
8000430a:	f0 1f 00 0b 	mcall	80004334 <main+0x308>
8000430e:	fc 14 c0 00 	movh	r4,0xc000
80004312:	30 05       	mov	r5,0
80004314:	0a 97       	mov	r7,r5
	// printed progression status.
	progress_inc = (sdram_size + 50) / 100;
	// Fill the SDRAM with the test pattern.
	for (i = 0, j = 0; i < sdram_size; i++)
	{
		if (i == j * progress_inc)
80004316:	e0 63 28 f6 	mov	r3,10486
		{
			//LED_Toggle(LED_SDRAM_WRITE);
			print_dbg("\rFilling SDRAM with test pattern: ");
8000431a:	4a d2       	lddpc	r2,800043cc <main+0x3a0>
			print_dbg_ulong(j++);
			print_dbg_char('%');
8000431c:	32 51       	mov	r1,37
8000431e:	fe 9f fe e6 	bral	800040ea <main+0xbe>
80004322:	00 00       	add	r0,r0
80004324:	80 00       	ld.sh	r0,r0[0x0]
80004326:	3e 48       	mov	r8,-28
80004328:	80 00       	ld.sh	r0,r0[0x0]
8000432a:	30 e4       	mov	r4,14
8000432c:	80 00       	ld.sh	r0,r0[0x0]
8000432e:	3d e8       	mov	r8,-34
80004330:	80 00       	ld.sh	r0,r0[0x0]
80004332:	49 48       	lddpc	r8,80004380 <main+0x354>
80004334:	80 00       	ld.sh	r0,r0[0x0]
80004336:	3d 94       	mov	r4,-39
80004338:	80 00       	ld.sh	r0,r0[0x0]
8000433a:	49 4c       	lddpc	r12,80004388 <main+0x35c>
8000433c:	80 00       	ld.sh	r0,r0[0x0]
8000433e:	49 68       	lddpc	r8,80004394 <main+0x368>
80004340:	80 00       	ld.sh	r0,r0[0x0]
80004342:	2f d4       	sub	r4,-3
80004344:	80 00       	ld.sh	r0,r0[0x0]
80004346:	3d 80       	mov	r0,-40
80004348:	80 00       	ld.sh	r0,r0[0x0]
8000434a:	3d 18       	mov	r8,-47
8000434c:	80 00       	ld.sh	r0,r0[0x0]
8000434e:	49 a4       	lddpc	r4,800043b4 <main+0x388>
80004350:	80 00       	ld.sh	r0,r0[0x0]
80004352:	49 d0       	lddpc	r0,800043c4 <main+0x398>
80004354:	80 00       	ld.sh	r0,r0[0x0]
80004356:	49 f8       	lddpc	r8,800043d0 <main+0x3a4>
80004358:	80 00       	ld.sh	r0,r0[0x0]
8000435a:	4a 08       	lddpc	r8,800043d8 <main+0x3ac>
8000435c:	80 00       	ld.sh	r0,r0[0x0]
8000435e:	4a 24       	lddpc	r4,800043e4 <main+0x3b8>
80004360:	80 00       	ld.sh	r0,r0[0x0]
80004362:	4a 38       	lddpc	r8,800043ec <main+0x3c0>
80004364:	80 00       	ld.sh	r0,r0[0x0]
80004366:	3f a8       	mov	r8,-6
80004368:	80 00       	ld.sh	r0,r0[0x0]
8000436a:	4a 48       	lddpc	r8,800043f8 <main+0x3cc>
8000436c:	80 00       	ld.sh	r0,r0[0x0]
8000436e:	3e 4c       	mov	r12,-28
80004370:	80 00       	ld.sh	r0,r0[0x0]
80004372:	3e 60       	mov	r0,-26
80004374:	80 00       	ld.sh	r0,r0[0x0]
80004376:	4a 64       	lddpc	r4,8000440c <_handle_Bus_Error_Instruction_Fetch>
80004378:	80 00       	ld.sh	r0,r0[0x0]
8000437a:	4a 6c       	lddpc	r12,80004410 <_handle_NMI>
8000437c:	80 00       	ld.sh	r0,r0[0x0]
8000437e:	4a 74       	lddpc	r4,80004418 <_handle_ITLB_Protection>
80004380:	80 00       	ld.sh	r0,r0[0x0]
80004382:	4a 84       	lddpc	r4,80004420 <_handle_Illegal_Opcode>
80004384:	80 00       	ld.sh	r0,r0[0x0]
80004386:	4a b4       	lddpc	r4,80004430 <_handle_Coprocessor_Absent>
80004388:	80 00       	ld.sh	r0,r0[0x0]
8000438a:	4b 6c       	lddpc	r12,80004460 <_handle_DTLB_Miss_Read>
8000438c:	80 00       	ld.sh	r0,r0[0x0]
8000438e:	4b 7c       	lddpc	r12,80004468 <_handle_DTLB_Miss_Read+0x8>
80004390:	80 00       	ld.sh	r0,r0[0x0]
80004392:	2f a4       	sub	r4,-6
80004394:	80 00       	ld.sh	r0,r0[0x0]
80004396:	3a a0       	mov	r0,-86
80004398:	80 00       	ld.sh	r0,r0[0x0]
8000439a:	4a c4       	lddpc	r4,80004448 <_handle_DTLB_Modified+0x4>
8000439c:	80 00       	ld.sh	r0,r0[0x0]
8000439e:	3a 84       	mov	r4,-88
800043a0:	80 00       	ld.sh	r0,r0[0x0]
800043a2:	4a c0       	lddpc	r0,80004450 <_handle_ITLB_Miss>
800043a4:	80 00       	ld.sh	r0,r0[0x0]
800043a6:	4a e8       	lddpc	r8,8000445c <_handle_ITLB_Miss+0xc>
800043a8:	80 00       	ld.sh	r0,r0[0x0]
800043aa:	3e 78       	mov	r8,-25
800043ac:	80 00       	ld.sh	r0,r0[0x0]
800043ae:	4b 0c       	lddpc	r12,8000446c <_handle_DTLB_Miss_Read+0xc>
800043b0:	80 00       	ld.sh	r0,r0[0x0]
800043b2:	4b 20       	lddpc	r0,80004478 <_handle_DTLB_Miss_Write+0x8>
800043b4:	80 00       	ld.sh	r0,r0[0x0]
800043b6:	2f f0       	sub	r0,-1
800043b8:	80 00       	ld.sh	r0,r0[0x0]
800043ba:	4b 30       	lddpc	r0,80004484 <_handle_DTLB_Miss_Write+0x14>
800043bc:	80 00       	ld.sh	r0,r0[0x0]
800043be:	4b 40       	lddpc	r0,8000448c <_handle_DTLB_Miss_Write+0x1c>
800043c0:	80 00       	ld.sh	r0,r0[0x0]
800043c2:	4b 50       	lddpc	r0,80004494 <_handle_DTLB_Miss_Write+0x24>
800043c4:	80 00       	ld.sh	r0,r0[0x0]
800043c6:	2c f4       	sub	r4,-49
800043c8:	80 00       	ld.sh	r0,r0[0x0]
800043ca:	4b 58       	lddpc	r8,8000449c <_handle_DTLB_Miss_Write+0x2c>
800043cc:	80 00       	ld.sh	r0,r0[0x0]
800043ce:	49 80       	lddpc	r0,8000442c <_handle_Floating_Point>

Disassembly of section .exception:

80004400 <_evba>:
80004400:	c0 08       	rjmp	80004400 <_evba>
	...

80004404 <_handle_TLB_Multiple_Hit>:
80004404:	c0 08       	rjmp	80004404 <_handle_TLB_Multiple_Hit>
	...

80004408 <_handle_Bus_Error_Data_Fetch>:
80004408:	c0 08       	rjmp	80004408 <_handle_Bus_Error_Data_Fetch>
	...

8000440c <_handle_Bus_Error_Instruction_Fetch>:
8000440c:	c0 08       	rjmp	8000440c <_handle_Bus_Error_Instruction_Fetch>
	...

80004410 <_handle_NMI>:
80004410:	c0 08       	rjmp	80004410 <_handle_NMI>
	...

80004414 <_handle_Instruction_Address>:
80004414:	c0 08       	rjmp	80004414 <_handle_Instruction_Address>
	...

80004418 <_handle_ITLB_Protection>:
80004418:	c0 08       	rjmp	80004418 <_handle_ITLB_Protection>
	...

8000441c <_handle_Breakpoint>:
8000441c:	c0 08       	rjmp	8000441c <_handle_Breakpoint>
	...

80004420 <_handle_Illegal_Opcode>:
80004420:	c0 08       	rjmp	80004420 <_handle_Illegal_Opcode>
	...

80004424 <_handle_Unimplemented_Instruction>:
80004424:	c0 08       	rjmp	80004424 <_handle_Unimplemented_Instruction>
	...

80004428 <_handle_Privilege_Violation>:
80004428:	c0 08       	rjmp	80004428 <_handle_Privilege_Violation>
	...

8000442c <_handle_Floating_Point>:
8000442c:	c0 08       	rjmp	8000442c <_handle_Floating_Point>
	...

80004430 <_handle_Coprocessor_Absent>:
80004430:	c0 08       	rjmp	80004430 <_handle_Coprocessor_Absent>
	...

80004434 <_handle_Data_Address_Read>:
80004434:	c0 08       	rjmp	80004434 <_handle_Data_Address_Read>
	...

80004438 <_handle_Data_Address_Write>:
80004438:	c0 08       	rjmp	80004438 <_handle_Data_Address_Write>
	...

8000443c <_handle_DTLB_Protection_Read>:
8000443c:	c0 08       	rjmp	8000443c <_handle_DTLB_Protection_Read>
	...

80004440 <_handle_DTLB_Protection_Write>:
80004440:	c0 08       	rjmp	80004440 <_handle_DTLB_Protection_Write>
	...

80004444 <_handle_DTLB_Modified>:
80004444:	c0 08       	rjmp	80004444 <_handle_DTLB_Modified>
	...

80004450 <_handle_ITLB_Miss>:
80004450:	c0 08       	rjmp	80004450 <_handle_ITLB_Miss>
	...

80004460 <_handle_DTLB_Miss_Read>:
80004460:	c0 08       	rjmp	80004460 <_handle_DTLB_Miss_Read>
	...

80004470 <_handle_DTLB_Miss_Write>:
80004470:	c0 08       	rjmp	80004470 <_handle_DTLB_Miss_Write>
	...

80004500 <_handle_Supervisor_Call>:
80004500:	c0 08       	rjmp	80004500 <_handle_Supervisor_Call>
80004502:	d7 03       	nop

80004504 <_int0>:
80004504:	30 0c       	mov	r12,0
80004506:	fe b0 f5 c3 	rcall	8000308c <_get_interrupt_handler>
8000450a:	58 0c       	cp.w	r12,0
8000450c:	f8 0f 17 10 	movne	pc,r12
80004510:	d6 03       	rete

80004512 <_int1>:
80004512:	30 1c       	mov	r12,1
80004514:	fe b0 f5 bc 	rcall	8000308c <_get_interrupt_handler>
80004518:	58 0c       	cp.w	r12,0
8000451a:	f8 0f 17 10 	movne	pc,r12
8000451e:	d6 03       	rete

80004520 <_int2>:
80004520:	30 2c       	mov	r12,2
80004522:	fe b0 f5 b5 	rcall	8000308c <_get_interrupt_handler>
80004526:	58 0c       	cp.w	r12,0
80004528:	f8 0f 17 10 	movne	pc,r12
8000452c:	d6 03       	rete

8000452e <_int3>:
8000452e:	30 3c       	mov	r12,3
80004530:	fe b0 f5 ae 	rcall	8000308c <_get_interrupt_handler>
80004534:	58 0c       	cp.w	r12,0
80004536:	f8 0f 17 10 	movne	pc,r12
8000453a:	d6 03       	rete
8000453c:	d7 03       	nop
8000453e:	d7 03       	nop
80004540:	d7 03       	nop
80004542:	d7 03       	nop
80004544:	d7 03       	nop
80004546:	d7 03       	nop
80004548:	d7 03       	nop
8000454a:	d7 03       	nop
8000454c:	d7 03       	nop
8000454e:	d7 03       	nop
80004550:	d7 03       	nop
80004552:	d7 03       	nop
80004554:	d7 03       	nop
80004556:	d7 03       	nop
80004558:	d7 03       	nop
8000455a:	d7 03       	nop
8000455c:	d7 03       	nop
8000455e:	d7 03       	nop
80004560:	d7 03       	nop
80004562:	d7 03       	nop
80004564:	d7 03       	nop
80004566:	d7 03       	nop
80004568:	d7 03       	nop
8000456a:	d7 03       	nop
8000456c:	d7 03       	nop
8000456e:	d7 03       	nop
80004570:	d7 03       	nop
80004572:	d7 03       	nop
80004574:	d7 03       	nop
80004576:	d7 03       	nop
80004578:	d7 03       	nop
8000457a:	d7 03       	nop
8000457c:	d7 03       	nop
8000457e:	d7 03       	nop
80004580:	d7 03       	nop
80004582:	d7 03       	nop
80004584:	d7 03       	nop
80004586:	d7 03       	nop
80004588:	d7 03       	nop
8000458a:	d7 03       	nop
8000458c:	d7 03       	nop
8000458e:	d7 03       	nop
80004590:	d7 03       	nop
80004592:	d7 03       	nop
80004594:	d7 03       	nop
80004596:	d7 03       	nop
80004598:	d7 03       	nop
8000459a:	d7 03       	nop
8000459c:	d7 03       	nop
8000459e:	d7 03       	nop
800045a0:	d7 03       	nop
800045a2:	d7 03       	nop
800045a4:	d7 03       	nop
800045a6:	d7 03       	nop
800045a8:	d7 03       	nop
800045aa:	d7 03       	nop
800045ac:	d7 03       	nop
800045ae:	d7 03       	nop
800045b0:	d7 03       	nop
800045b2:	d7 03       	nop
800045b4:	d7 03       	nop
800045b6:	d7 03       	nop
800045b8:	d7 03       	nop
800045ba:	d7 03       	nop
800045bc:	d7 03       	nop
800045be:	d7 03       	nop
800045c0:	d7 03       	nop
800045c2:	d7 03       	nop
800045c4:	d7 03       	nop
800045c6:	d7 03       	nop
800045c8:	d7 03       	nop
800045ca:	d7 03       	nop
800045cc:	d7 03       	nop
800045ce:	d7 03       	nop
800045d0:	d7 03       	nop
800045d2:	d7 03       	nop
800045d4:	d7 03       	nop
800045d6:	d7 03       	nop
800045d8:	d7 03       	nop
800045da:	d7 03       	nop
800045dc:	d7 03       	nop
800045de:	d7 03       	nop
800045e0:	d7 03       	nop
800045e2:	d7 03       	nop
800045e4:	d7 03       	nop
800045e6:	d7 03       	nop
800045e8:	d7 03       	nop
800045ea:	d7 03       	nop
800045ec:	d7 03       	nop
800045ee:	d7 03       	nop
800045f0:	d7 03       	nop
800045f2:	d7 03       	nop
800045f4:	d7 03       	nop
800045f6:	d7 03       	nop
800045f8:	d7 03       	nop
800045fa:	d7 03       	nop
800045fc:	d7 03       	nop
800045fe:	d7 03       	nop
