 ispLEVER Classic 1.5.00.05.39.l1 Fitter Report File 
Project Name,mach64_verilog_project
Project Path,C:\Users\tmcphillips\Designs\Projects\MACH64\VerilogHDL\17_KeypadScanner_2
Project Fitted on,Wed Feb 01 12:35:13 2012

Pin,Pin_Type,Bank,GLB_Pad,Assigned,I/O_Type,Signal_Type,Signal_Name
1,TDI,-,,,,,
2,I_O,0,A10,,,,
3,I_O,0,A12,,,,
4,I_O,0,A14,,,,
5,GNDIO0,-,,,,,
6,VCCIO0,-,,,,,
7,I_O,0,B0,,,,
8,I_O,0,B2,,,,
9,I_O,0,B4,,,,
10,I_O,0,B6,,,,
11,TCK,-,,,,,
12,VCC,-,,,,,
13,GND,-,,,,,
14,I_O,0,B8,,,,
15,I_O,0,B10,,,,
16,I_O,0,B12,,,,
17,I_O,0,B14,,,,
18,INCLK1,0,,,,,
19,INCLK2,1,,*,LVCMOS18,Input,oneMHzClock
20,I_O,1,C0,*,LVCMOS18,Input,columns_0_
21,I_O,1,C2,*,LVCMOS18,Input,columns_1_
22,I_O,1,C4,*,LVCMOS18,Input,columns_2_
23,I_O,1,C6,,,,
24,I_O,1,C8,*,LVCMOS18,Output,rows_0_
25,TMS,-,,,,,
26,I_O,1,C10,*,LVCMOS18,Output,rows_1_
27,I_O,1,C12,*,LVCMOS18,Output,rows_2_
28,I_O,1,C14,*,LVCMOS18,Output,rows_3_
29,GNDIO1,-,,,,,
30,VCCIO1,-,,,,,
31,I_O,1,D0,*,LVCMOS18,Output,segments_6_
32,I_O,1,D2,*,LVCMOS18,Output,segments_5_
33,I_O,1,D4,*,LVCMOS18,Output,segments_4_
34,I_O,1,D6,*,LVCMOS18,Output,segments_3_
35,TDO,-,,,,,
36,VCC,-,,,,,
37,GND,-,,,,,
38,I_O,1,D8,*,LVCMOS18,Output,segments_2_
39,I_O,1,D10,*,LVCMOS18,Output,segments_1_
40,I_O,1,D12,*,LVCMOS18,Output,segments_0_
41,I_O/OE,1,D14,,,,
42,INCLK3,1,,,,,
43,INCLK0,0,,,,,
44,I_O/OE,0,A0,,,,
45,I_O,0,A2,,,,
46,I_O,0,A4,,,,
47,I_O,0,A6,,,,
48,I_O,0,A8,,,,
