-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                kjr115@EEWS104A-022                                 
-- Generated date:              Mon May 09 15:45:29 +0100 2016                      

Solution Settings: RAMBlock.v1
  Current state: extract
  Project: 27X27Ram
  
  Design Input Files Specified
    $PROJECT_HOME/../../src/27X27Ram.cpp
      $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../../src/includes/definitions.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /RAMBlock/core                      13       2          3         1459  0          
    Design Total:                       13       2          3         1459  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(DSP_block_9-bit_elems) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- --------------------------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                                                
    mgc_add(10,0,1,1,10)                        11.000                       0.000     11.000 1.325          1           1 
    mgc_add(10,0,5,0,10)                        11.260                       0.000     11.260 1.311          1           1 
    mgc_and(1,2)                                 0.730                       0.000      0.730 0.263          0           3 
    mgc_and(3,2)                                 2.189                       0.000      2.189 0.263          0           1 
    mgc_mul(5,0,5,0,10)                        330.250                       2.000     10.250 2.628          1           1 
    mgc_mux(10,1,2)                              9.194                       0.000      9.194 0.369          0           2 
    mgc_mux(3,1,2)                               2.758                       0.000      2.758 0.369          1           0 
    mgc_mux1hot(3,3)                             6.569                       0.000      6.569 0.773          0           1 
    mgc_nand(1,2)                                0.730                       0.000      0.730 0.268          0           1 
    mgc_nor(1,10)                                3.327                       0.000      3.327 0.872          0           1 
    mgc_nor(1,2)                                 0.730                       0.000      0.730 0.263          0           1 
    mgc_not(1)                                   0.000                       0.000      0.000 0.000          0           4 
    mgc_reg_pos(1,0,0,1,1,0,0)                   0.000                       0.000      0.000 0.000          0           2 
    mgc_reg_pos(10,0,0,1,1,0,0)                  0.000                       0.000      0.000 0.000          0           2 
    mgc_reg_pos(3,0,0,1,1,0,0)                   0.000                       0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                                                      
    mgc_in_wire(1,5)                             0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(2,5)                             0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(3,1)                             0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(4,3)                             0.000                       0.000      0.000 0.000          1           1 
    mgc_out_stdreg(5,3)                          0.000                       0.000      0.000 0.000          1           1 
    [Lib: ram_Altera-Cyclone-III-6_RAMSB]                                                                                  
    singleport(6,729,3,10,0,1,0,0,0,1,1,1,       0.000                       0.000      0.000 0.010          1           1 
                                                                                                                           
    TOTAL AREA (After Assignment):             386.633                       2.000     67.000                              
    
  Area Scores
                      Post-Scheduling  Post-DP & FSM Post-Assignment 
    ----------------- --------------- -------------- ---------------
    Total Area Score:    355.3          404.8           386.6        
    Total Reg:             0.0            0.0             0.0        
                                                                     
    DataPath:            355.3 (100%)   404.8 (100%)    386.6 (100%) 
      MUX:                 2.8   (1%)    43.2  (11%)     25.0   (6%) 
      FUNC:              352.5  (99%)   352.5  (87%)    352.5  (91%) 
      LOGIC:               0.0            9.2   (2%)      9.2   (2%) 
      BUFFER:              0.0            0.0             0.0        
      MEM:                 0.0            0.0             0.0        
      ROM:                 0.0            0.0             0.0        
      REG:                 0.0            0.0             0.0        
                                                                     
    
    FSM:                   0.0            0.0             0.0        
      FSM-REG:             0.0            0.0             0.0        
      FSM-COMB:            0.0            0.0             0.0        
                                                                     
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    data:vinit.ndx.sva                      10                            data:vinit.ndx.sva                                    
    if:acc#1.itm                            10                            if:acc#1.itm                                          
    data:rsc:singleport.data_in.reg          3                            data:rsc:singleport.data_in.reg                       
    data_out:rsc:mgc_out_stdreg.d            3                            data_out:rsc:mgc_out_stdreg.d                         
    if:nor.itm                               1                            if:nor.itm                                            
    io_read(write_en:rsc.d).svs.st           1                            io_read(write_en:rsc.d).svs.st                        
                                                                                                                                
    Total:                                  28              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  4.623166
      Slack:      15.376833999999999
      
      Path                                                Startpoint                                             Endpoint                                         Delay  Slack   
      --------------------------------------------------- ------------------------------------------------------ ------------------------------------------------ ------ -------
      1                                                   RAMBlock/data:rsc:singleport                           RAMBlock:core/reg(data_out:rsc:mgc_out_stdreg.d) 4.6232 15.3768 
                                                                                                                                                                                 
        Instance                                          Component                                                                                               Delta  Delay   
        --------                                          ---------                                                                                               -----  -----   
        RAMBlock/data:rsc:singleport                      singleport_ram_be_6_729_3_10_0_1_0_0_0_1_1_1_0_729_3_1                                                  3.8500 3.8500  
        RAMBlock/data:rsc:singleport.data_out                                                                                                                     0.0000 3.8500  
        RAMBlock:core/data:rsc:singleport.data_out                                                                                                                0.0000 3.8500  
        RAMBlock:core/mux1h                               mgc_mux1hot_3_3                                                                                         0.7732 4.6232  
        RAMBlock:core/mux1h.itm                                                                                                                                   0.0000 4.6232  
        RAMBlock:core/reg(data_out:rsc:mgc_out_stdreg.d)  mgc_reg_pos_3_0_0_1_1_0_0                                                                               0.0000 4.6232  
                                                                                                                                                                                 
      2                                                   RAMBlock:core/row:rsc:mgc_in_wire.d                    RAMBlock/data:rsc:singleport                     4.3083 15.6917 
                                                                                                                                                                                 
        Instance                                          Component                                                                                               Delta  Delay   
        --------                                          ---------                                                                                               -----  -----   
        RAMBlock:core/row:rsc:mgc_in_wire.d                                                                                                                       0.0000 0.0000  
        RAMBlock:core/if:mul                              mgc_mul_5_0_5_0_10                                                                                      2.6281 2.6281  
        RAMBlock:core/if:mul.itm                                                                                                                                  0.0000 2.6281  
        RAMBlock:core/if:acc                              mgc_add_10_0_5_0_10                                                                                     1.3112 3.9394  
        RAMBlock:core/if:acc.itm                                                                                                                                  0.0000 3.9394  
        RAMBlock:core/mux#2                               mgc_mux_10_1_2                                                                                          0.3690 4.3083  
        RAMBlock:core/data:rsc:singleport.addr                                                                                                                    0.0000 4.3083  
        RAMBlock/data:rsc:singleport.addr                                                                                                                         0.0000 4.3083  
                                                                                                                                                                                 
      3                                                   RAMBlock:core/col:rsc:mgc_in_wire.d                    RAMBlock/data:rsc:singleport                     1.6802 18.3198 
                                                                                                                                                                                 
        Instance                                          Component                                                                                               Delta  Delay   
        --------                                          ---------                                                                                               -----  -----   
        RAMBlock:core/col:rsc:mgc_in_wire.d                                                                                                                       0.0000 0.0000  
        RAMBlock:core/if:acc                              mgc_add_10_0_5_0_10                                                                                     1.3112 1.3112  
        RAMBlock:core/if:acc.itm                                                                                                                                  0.0000 1.3112  
        RAMBlock:core/mux#2                               mgc_mux_10_1_2                                                                                          0.3690 1.6802  
        RAMBlock:core/data:rsc:singleport.addr                                                                                                                    0.0000 1.6802  
        RAMBlock/data:rsc:singleport.addr                                                                                                                         0.0000 1.6802  
                                                                                                                                                                                 
      4                                                   RAMBlock:core/reg(data:vinit.ndx.sva)                  RAMBlock:core/reg(if:acc#1.itm)                  1.3252 18.6748 
                                                                                                                                                                                 
        Instance                                          Component                                                                                               Delta  Delay   
        --------                                          ---------                                                                                               -----  -----   
        RAMBlock:core/reg(data:vinit.ndx.sva)             mgc_reg_pos_10_0_0_1_1_0_0                                                                              0.0000 0.0000  
        RAMBlock:core/data:vinit.ndx.sva                                                                                                                          0.0000 0.0000  
        RAMBlock:core/if:acc#1                            mgc_add_10_0_1_1_10                                                                                     1.3252 1.3252  
        RAMBlock:core/if:acc#1.itm#2                                                                                                                              0.0000 1.3252  
        RAMBlock:core/reg(if:acc#1.itm)                   mgc_reg_pos_10_0_0_1_1_0_0                                                                              0.0000 1.3252  
                                                                                                                                                                                 
      5                                                   RAMBlock:core/RAMBlock:core:fsm:inst                   RAMBlock:core/reg(data_out:rsc:mgc_out_stdreg.d) 1.0357 18.9643 
                                                                                                                                                                                 
        Instance                                          Component                                                                                               Delta  Delay   
        --------                                          ---------                                                                                               -----  -----   
        RAMBlock:core/RAMBlock:core:fsm:inst              RAMBlock:core:fsm                                                                                       0.0000 0.0000  
        RAMBlock:core/fsm_output                                                                                                                                  0.0000 0.0000  
        RAMBlock:core/slc(fsm_output)#9                                                                                                                           0.0000 0.0000  
        RAMBlock:core/slc(fsm_output)#9.itm                                                                                                                       0.0000 0.0000  
        RAMBlock:core/and#2                               mgc_and_1_2                                                                                             0.2625 0.2625  
        RAMBlock:core/and#2.itm                                                                                                                                   0.0000 0.2625  
        RAMBlock:core/mux1h                               mgc_mux1hot_3_3                                                                                         0.7732 1.0357  
        RAMBlock:core/mux1h.itm                                                                                                                                   0.0000 1.0357  
        RAMBlock:core/reg(data_out:rsc:mgc_out_stdreg.d)  mgc_reg_pos_3_0_0_1_1_0_0                                                                               0.0000 1.0357  
                                                                                                                                                                                 
      6                                                   RAMBlock:core/RAMBlock:core:fsm:inst                   RAMBlock:core/reg(data_out:rsc:mgc_out_stdreg.d) 1.0357 18.9643 
                                                                                                                                                                                 
        Instance                                          Component                                                                                               Delta  Delay   
        --------                                          ---------                                                                                               -----  -----   
        RAMBlock:core/RAMBlock:core:fsm:inst              RAMBlock:core:fsm                                                                                       0.0000 0.0000  
        RAMBlock:core/fsm_output                                                                                                                                  0.0000 0.0000  
        RAMBlock:core/slc(fsm_output)#10                                                                                                                          0.0000 0.0000  
        RAMBlock:core/slc(fsm_output)#10.itm                                                                                                                      0.0000 0.0000  
        RAMBlock:core/and#3                               mgc_and_1_2                                                                                             0.2625 0.2625  
        RAMBlock:core/and#3.itm                                                                                                                                   0.0000 0.2625  
        RAMBlock:core/mux1h                               mgc_mux1hot_3_3                                                                                         0.7732 1.0357  
        RAMBlock:core/mux1h.itm                                                                                                                                   0.0000 1.0357  
        RAMBlock:core/reg(data_out:rsc:mgc_out_stdreg.d)  mgc_reg_pos_3_0_0_1_1_0_0                                                                               0.0000 1.0357  
                                                                                                                                                                                 
      7                                                   RAMBlock:core/reg(io_read(write_en:rsc.d).svs.st)      RAMBlock:core/reg(data_out:rsc:mgc_out_stdreg.d) 1.0357 18.9643 
                                                                                                                                                                                 
        Instance                                          Component                                                                                               Delta  Delay   
        --------                                          ---------                                                                                               -----  -----   
        RAMBlock:core/reg(io_read(write_en:rsc.d).svs.st) mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 0.0000  
        RAMBlock:core/io_read(write_en:rsc.d).svs.st                                                                                                              0.0000 0.0000  
        RAMBlock:core/and#2                               mgc_and_1_2                                                                                             0.2625 0.2625  
        RAMBlock:core/and#2.itm                                                                                                                                   0.0000 0.2625  
        RAMBlock:core/mux1h                               mgc_mux1hot_3_3                                                                                         0.7732 1.0357  
        RAMBlock:core/mux1h.itm                                                                                                                                   0.0000 1.0357  
        RAMBlock:core/reg(data_out:rsc:mgc_out_stdreg.d)  mgc_reg_pos_3_0_0_1_1_0_0                                                                               0.0000 1.0357  
                                                                                                                                                                                 
      8                                                   RAMBlock:core/reg(io_read(write_en:rsc.d).svs.st)      RAMBlock:core/reg(data_out:rsc:mgc_out_stdreg.d) 1.0357 18.9643 
                                                                                                                                                                                 
        Instance                                          Component                                                                                               Delta  Delay   
        --------                                          ---------                                                                                               -----  -----   
        RAMBlock:core/reg(io_read(write_en:rsc.d).svs.st) mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 0.0000  
        RAMBlock:core/io_read(write_en:rsc.d).svs.st                                                                                                              0.0000 0.0000  
        RAMBlock:core/not#4                               mgc_not_1                                                                                               0.0000 0.0000  
        RAMBlock:core/not#4.itm                                                                                                                                   0.0000 0.0000  
        RAMBlock:core/and#3                               mgc_and_1_2                                                                                             0.2625 0.2625  
        RAMBlock:core/and#3.itm                                                                                                                                   0.0000 0.2625  
        RAMBlock:core/mux1h                               mgc_mux1hot_3_3                                                                                         0.7732 1.0357  
        RAMBlock:core/mux1h.itm                                                                                                                                   0.0000 1.0357  
        RAMBlock:core/reg(data_out:rsc:mgc_out_stdreg.d)  mgc_reg_pos_3_0_0_1_1_0_0                                                                               0.0000 1.0357  
                                                                                                                                                                                 
      9                                                   RAMBlock:core/reg(data:vinit.ndx.sva)                  RAMBlock:core/reg(if:nor.itm)                    0.8720 19.1280 
                                                                                                                                                                                 
        Instance                                          Component                                                                                               Delta  Delay   
        --------                                          ---------                                                                                               -----  -----   
        RAMBlock:core/reg(data:vinit.ndx.sva)             mgc_reg_pos_10_0_0_1_1_0_0                                                                              0.0000 0.0000  
        RAMBlock:core/data:vinit.ndx.sva                                                                                                                          0.0000 0.0000  
        RAMBlock:core/slc(data:vinit.ndx.sva)                                                                                                                     0.0000 0.0000  
        RAMBlock:core/slc(data:vinit.ndx.sva).itm                                                                                                                 0.0000 0.0000  
        RAMBlock:core/if:nor                              mgc_nor_1_10                                                                                            0.8720 0.8720  
        RAMBlock:core/if:nor.itm#1                                                                                                                                0.0000 0.8720  
        RAMBlock:core/reg(if:nor.itm)                     mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 0.8720  
                                                                                                                                                                                 
      10                                                  RAMBlock:core/reg(data:vinit.ndx.sva)                  RAMBlock:core/reg(if:nor.itm)                    0.8720 19.1280 
                                                                                                                                                                                 
        Instance                                          Component                                                                                               Delta  Delay   
        --------                                          ---------                                                                                               -----  -----   
        RAMBlock:core/reg(data:vinit.ndx.sva)             mgc_reg_pos_10_0_0_1_1_0_0                                                                              0.0000 0.0000  
        RAMBlock:core/data:vinit.ndx.sva                                                                                                                          0.0000 0.0000  
        RAMBlock:core/slc(data:vinit.ndx.sva)#1                                                                                                                   0.0000 0.0000  
        RAMBlock:core/slc(data:vinit.ndx.sva)#1.itm                                                                                                               0.0000 0.0000  
        RAMBlock:core/if:nor                              mgc_nor_1_10                                                                                            0.8720 0.8720  
        RAMBlock:core/if:nor.itm#1                                                                                                                                0.0000 0.8720  
        RAMBlock:core/reg(if:nor.itm)                     mgc_reg_pos_1_0_0_1_1_0_0                                                                               0.0000 0.8720  
                                                                                                                                                                                 
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                          Port                         Slack (Delay) Messages 
      ------------------------------------------------- -------------------------- ------- ------- --------
      RAMBlock:core/reg(data:rsc:singleport.data_in)    and#6.rmff                 19.7375  0.2625          
      RAMBlock:core/reg(data_out:rsc:mgc_out_stdreg.d)  mux1h.itm                  15.3768  4.6232          
      RAMBlock:core/reg(data:vinit.ndx.sva)             mux#4.itm                  19.6310  0.3690          
      RAMBlock:core/reg(if:nor.itm)                     if:nor.itm#1               19.1280  0.8720          
      RAMBlock:core/reg(if:acc#1.itm)                   if:acc#1.itm#2             18.6748  1.3252          
      RAMBlock:core/reg(io_read(write_en:rsc.d).svs.st) write_en:rsc:mgc_in_wire.d 19.4750  0.5250          
      RAMBlock                                          data_out:rsc.z             20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   10     2 
    and                          
    -                    2     4 
    mul                          
    -                   10     1 
    mux                          
    -                    1     2 
    mux1h                        
    -                    3     1 
    nand                         
    -                    2     1 
    nor                          
    -                   10     1 
    -                    2     1 
    not                          
    -                    1     4 
    read_port                    
    -                    5     2 
    -                    3     1 
    -                    1     1 
    read_ram                     
    -                    3     1 
    reg                          
    -                   10     2 
    -                    3     2 
    -                    1     2 
    write_port                   
    -                    3     1 
    
  End of Report
