// Seed: 3931946588
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  input id_1;
  type_6(
      1, 1'b0, ~id_2
  );
  logic id_3 = 1;
  always @(posedge id_3) begin
    id_3 = 1;
  end
  logic id_5;
  assign id_5 = id_3;
  assign id_2 = id_1;
endmodule
