Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Xilinx/Projects/MUX_4Channel/MUX_4Channel_Schematic_MUX_4Channel_Schematic_sch_tb_isim_beh.exe -prj E:/Xilinx/Projects/MUX_4Channel/MUX_4Channel_Schematic_MUX_4Channel_Schematic_sch_tb_beh.prj work.MUX_4Channel_Schematic_MUX_4Channel_Schematic_sch_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Xilinx/Projects/MUX_4Channel/MUX_4Channel_Schematic.vf" into library work
Analyzing Verilog file "E:/Xilinx/Projects/MUX_4Channel/Simulation_MUX.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 193792 KB
Fuse CPU Usage: 515 ms
Compiling module AND3
Compiling module AND3B1
Compiling module AND3B2
Compiling module OR4
Compiling module MUX_4Channel_Schematic
Compiling module MUX_4Channel_Schematic_MUX_4Chan...
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
ERROR:Simulator:754 - Signal EXCEPTION_ACCESS_VIOLATION received
ERROR:Simulator:754 - Signal EXCEPTION_ACCESS_VIOLATION received
