//DUT
module mux41(i,s,y);
 input[3:0] i;   //4 inputs
 input[1:0] s;   //2 selection lines
 output y;       //output
 assign y=(s[1])?(s[0]?i[3]:i[2]):(s[0]?i[1]:i[0]);
endmodule

//Testbench
module muxtestbench;
 reg[3:0] i;
 reg[1:0] s;
 wire y;
 integer j;
 mux41 dut(.i(i),.s(s),.y(y));
 initial begin 
 for(j=0;j<2**6;j=j+1)
 begin
 {i,s}=j;
 #2;
 end
 end
 initial begin
 $monitor("i=%b,s=%b,y=%b",i,s,y);
 end
endmodule

