<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>SPI on Haifei&#39;s Home</title>
    <link>http://example.com/en/tags/spi/</link>
    <description>Recent content in SPI on Haifei&#39;s Home</description>
    <generator>Hugo</generator>
    <language>en</language>
    <managingEditor>hfwang132@gmail.com (hfwang132)</managingEditor>
    <webMaster>hfwang132@gmail.com (hfwang132)</webMaster>
    <copyright>This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.</copyright>
    <lastBuildDate>Sat, 01 Jul 2023 17:49:31 +0800</lastBuildDate>
    <atom:link href="http://example.com/en/tags/spi/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>HW &amp; SW design of the AXI Quad SPI IP core</title>
      <link>http://example.com/en/spi/</link>
      <pubDate>Sat, 01 Jul 2023 17:49:31 +0800</pubDate><author>hfwang132@gmail.com (hfwang132)</author>
      <guid>http://example.com/en/spi/</guid>
      <description>&lt;h3 id=&#34;1-basics&#34;&gt;1 Basics&lt;/h3&gt;&#xA;&lt;p&gt;SPI has three-wire mode and four-wire mode. The three-wire mode consists of three wires - &lt;code&gt;SS&lt;/code&gt; (Slave Select), &lt;code&gt;SCK&lt;/code&gt; (SPI Clock), and &lt;code&gt;MOSI&lt;/code&gt; (Master-In-Slave-Out). The four wire mode has an extra line called &lt;code&gt;MISO&lt;/code&gt; (Master-In-Slave-Out).&lt;/p&gt;&#xA;&lt;table&gt;&#xA;  &lt;thead&gt;&#xA;      &lt;tr&gt;&#xA;          &lt;th&gt;Signals&lt;/th&gt;&#xA;          &lt;th&gt;Full Name&lt;/th&gt;&#xA;      &lt;/tr&gt;&#xA;  &lt;/thead&gt;&#xA;  &lt;tbody&gt;&#xA;      &lt;tr&gt;&#xA;          &lt;td&gt;SS&lt;/td&gt;&#xA;          &lt;td&gt;Slave Select&lt;/td&gt;&#xA;      &lt;/tr&gt;&#xA;      &lt;tr&gt;&#xA;          &lt;td&gt;SCK&lt;/td&gt;&#xA;          &lt;td&gt;SPI Clock&lt;/td&gt;&#xA;      &lt;/tr&gt;&#xA;      &lt;tr&gt;&#xA;          &lt;td&gt;MOSI&lt;/td&gt;&#xA;          &lt;td&gt;Master-Out-Slave-In&lt;/td&gt;&#xA;      &lt;/tr&gt;&#xA;      &lt;tr&gt;&#xA;          &lt;td&gt;MISO&lt;/td&gt;&#xA;          &lt;td&gt;Master-In-Slave-Out&lt;/td&gt;&#xA;      &lt;/tr&gt;&#xA;  &lt;/tbody&gt;&#xA;&lt;/table&gt;&#xA;&lt;p&gt;SPI clock has four modes: CPOL=0/1 and CPHA=0/1. CPOL stands for clock polarity &amp;ndash; clock low or high when in idle. CPHA stands for clock phase &amp;ndash; data valid at 0 degree or 180 degrees.&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
