accept_user_defined_attributes
actual_latency_early_fall_max
actual_latency_early_fall_min
actual_latency_early_rise_max
actual_latency_early_rise_min
actual_latency_late_fall_max
actual_latency_late_fall_min
actual_latency_late_rise_max
actual_latency_late_rise_min
add_endcaps_avoid_two_sites_cell_abut
add_endcaps_bottom_edge
add_endcaps_boundary_tap
add_endcaps_boundary_tap_swap_flow
add_endcaps_cells
add_endcaps_create_rows
add_endcaps_flip_y
add_endcaps_incremental_left_edge
add_endcaps_incremental_right_edge
add_endcaps_left_bottom_corner
add_endcaps_left_bottom_corner_even
add_endcaps_left_bottom_corner_neighbor
add_endcaps_left_bottom_corner_odd
add_endcaps_left_bottom_edge
add_endcaps_left_bottom_edge_even
add_endcaps_left_bottom_edge_neighbor
add_endcaps_left_bottom_edge_odd
add_endcaps_left_edge
add_endcaps_left_edge_bottom_border
add_endcaps_left_edge_even
add_endcaps_left_edge_odd
add_endcaps_left_edge_top_border
add_endcaps_left_top_corner
add_endcaps_left_top_corner_even
add_endcaps_left_top_corner_neighbor
add_endcaps_left_top_corner_odd
add_endcaps_left_top_edge
add_endcaps_left_top_edge_even
add_endcaps_left_top_edge_neighbor
add_endcaps_left_top_edge_odd
add_endcaps_min_horizontal_channel_width
add_endcaps_min_jog_height
add_endcaps_min_jog_width
add_endcaps_min_vertical_channel_width
add_endcaps_prefix
add_endcaps_right_bottom_corner
add_endcaps_right_bottom_corner_even
add_endcaps_right_bottom_corner_neighbor
add_endcaps_right_bottom_corner_odd
add_endcaps_right_bottom_edge
add_endcaps_right_bottom_edge_even
add_endcaps_right_bottom_edge_neighbor
add_endcaps_right_bottom_edge_odd
add_endcaps_right_edge
add_endcaps_right_edge_bottom_border
add_endcaps_right_edge_even
add_endcaps_right_edge_odd
add_endcaps_right_edge_top_border
add_endcaps_right_top_corner
add_endcaps_right_top_corner_even
add_endcaps_right_top_corner_neighbor
add_endcaps_right_top_corner_odd
add_endcaps_right_top_edge
add_endcaps_right_top_edge_even
add_endcaps_right_top_edge_neighbor
add_endcaps_right_top_edge_odd
add_endcaps_top_bottom_edge
add_endcaps_top_edge
add_endcaps_use_even_odd_sites
add_endcaps_wall_keepout_from_vertical_boundary
add_endcaps_wall_offset
add_endcaps_wall_pitch
add_endcaps_wall_to_convex_corner_spacing
add_fillers_avoid_abutment_patterns
add_fillers_cell_name_style
add_fillers_cells
add_fillers_check_different_cells
add_fillers_check_drc
add_fillers_create_rows
add_fillers_distribute_implant_evenly
add_fillers_eco_mode
add_fillers_honor_preroute_as_obs
add_fillers_horizontal_exception_cell
add_fillers_horizontal_max_length
add_fillers_horizontal_repair_cell
add_fillers_keep_fixed
add_fillers_no_single_site_gap
add_fillers_prefix
add_fillers_preserve_user_order
add_fillers_scheme
add_fillers_swap_cell
add_fillers_vertical_stack_exception_cell
add_fillers_vertical_stack_left_edge_exception_cell
add_fillers_vertical_stack_max_length
add_fillers_vertical_stack_repair_cell
add_fillers_vertical_stack_repair_edge
add_fillers_vertical_stack_right_edge_exception_cell
add_fillers_with_drc
add_fillers_y_flip_type
add_reinforce_pg_critical_path_slack
add_reinforce_pg_respect_critical_path
add_reinforce_pg_respect_routes
add_reinforce_pg_respect_stdcell_geometry
add_rings_avoid_short
add_rings_break_core_ring_io_list
add_rings_continue_on_no_selection
add_rings_detailed_log
add_rings_extend_block_ring_search_distance
add_rings_extend_core_ring_search_distance
add_rings_extend_merge_with_pre_wires
add_rings_extend_over_row
add_rings_extend_search_nets
add_rings_extend_stripe_search_distance
add_rings_gap_width_without_io
add_rings_ignore_rows
add_rings_max_via_size
add_rings_orthogonal_only
add_rings_skip_shared_inner_ring
add_rings_skip_via_on_pin
add_rings_skip_via_on_wire_shape
add_rings_spacing_from_block
add_rings_split_long_via
add_rings_stacked_via_bottom_layer
add_rings_stacked_via_top_layer
add_rings_target
add_rings_via_using_exact_crossover_size
add_rings_wire_center_offset
add_route_vias_auto
add_route_vias_ndr_only
add_stripes_allow_jog
add_stripes_allow_non_preferred_dir
add_stripes_area
add_stripes_blocks_without_same_net
add_stripes_break_at
add_stripes_continue_on_no_selection
add_stripes_detailed_log
add_stripes_domain_offset_from_core
add_stripes_extend_to_closest_target
add_stripes_extend_to_first_ring
add_stripes_ignore_block_check
add_stripes_ignore_block_ring_during_break
add_stripes_ignore_drc
add_stripes_ignore_non_default_domains
add_stripes_in_cell_allow_shift
add_stripes_in_cell_only
add_stripes_keep_pitch_after_snap
add_stripes_mask_color_balance
add_stripes_max_extension_distance
add_stripes_max_via_size
add_stripes_merge_with_all_layers
add_stripes_mesh_via
add_stripes_offset_from_core
add_stripes_opt_stripe_for_routing_track
add_stripes_orthogonal_offset
add_stripes_orthogonal_only
add_stripes_over_row_extension
add_stripes_partial_set_through_domain
add_stripes_remove_floating_stapling
add_stripes_remove_floating_stripe_over_block
add_stripes_remove_stripe_under_ring
add_stripes_respect_routes
add_stripes_route_over_rows_only
add_stripes_rows_without_stripes_only
add_stripes_same_size_stack_vias
add_stripes_skip_via_on_pin
add_stripes_skip_via_on_wire_shape
add_stripes_spacing_from_block
add_stripes_spacing_type
add_stripes_split_long_via
add_stripes_split_vias
add_stripes_split_wire_spacing
add_stripes_split_wire_weight
add_stripes_split_wire_width
add_stripes_stacked_via_bottom_layer
add_stripes_stacked_via_top_layer
add_stripes_stapling_extend_to_minimum_spacing
add_stripes_stapling_nets_style
add_stripes_stapling_shift
add_stripes_stop_at_closest_target
add_stripes_stop_at_last_wire_for_area
add_stripes_stripe_min_length
add_stripes_stripe_min_width
add_stripes_switch_cell_name
add_stripes_switch_layer_overlap_length
add_stripes_trim_antenna_back_to_shape
add_stripes_trim_antenna_max_distance
add_stripes_trim_stripe
add_stripes_use_exact_spacing
add_stripes_use_point_to_point_route
add_stripes_use_stripe_width
add_stripes_via_using_exact_crossover_size
add_stripes_width_file
add_target_pg_allow_weak_connect
add_target_pg_max_extension_distance
add_target_pg_pins
add_target_pg_pins_group_distance
add_target_pg_respect_routes
add_target_pg_share_resource
add_tieoffs_cells
add_tieoffs_create_hports
add_tieoffs_honor_dont_touch
add_tieoffs_honor_dont_use
add_tieoffs_max_distance
add_tieoffs_max_fanout
add_tieoffs_module_prevention
add_tieoffs_prefix
add_tieoffs_report_hports
add_well_taps_avoid_abutment
add_well_taps_block_boundary_only
add_well_taps_bottom_tap_cell
add_well_taps_bottom_termination_cell
add_well_taps_cell
add_well_taps_channel_offset
add_well_taps_check_channel
add_well_taps_column_cells
add_well_taps_create_rows
add_well_taps_disable_check_zone_at_boundary
add_well_taps_in_row_offset
add_well_taps_insert_cells
add_well_taps_rule
add_well_taps_site_offset
add_well_taps_termination_align
add_well_taps_termination_cells
add_well_taps_top_tap_cell
add_well_taps_top_termination_cell
add_well_taps_vertical_boundary_spacing
add_well_taps_well_cut_cells
additional_help
allow_diagonal_trunk
allow_ilm_eco
analysis_view
analysis_views
analyze_proto_place_design
analyze_proto_read_timing_debug_report
analyze_proto_time_design
analyze_proto_trial_route
analyze_proto_trial_route_max_iteration
annotated_capacitance_max
annotated_capacitance_min
annotated_resistance_max
annotated_resistance_min
antenna_data
antenna_model
antenna_model_1
antenna_model_2
antenna_model_3
antenna_model_4
aocv_derate_capture_clock_early_fall
aocv_derate_capture_clock_early_rise
aocv_derate_capture_clock_late_fall
aocv_derate_capture_clock_late_rise
aocv_derate_data_early_fall
aocv_derate_data_early_rise
aocv_derate_data_late_fall
aocv_derate_data_late_rise
aocv_derate_launch_clock_early_fall
aocv_derate_launch_clock_early_rise
aocv_derate_launch_clock_late_fall
aocv_derate_launch_clock_late_rise
aocv_early_input_stage_weight
aocv_early_output_stage_weight
aocv_files
aocv_late_input_stage_weight
aocv_late_output_stage_weight
aocv_stage_count_capture_clock_early
aocv_stage_count_capture_clock_late
aocv_stage_count_data_early
aocv_stage_count_data_late
aocv_stage_count_launch_clock_early
aocv_stage_count_launch_clock_late
aocv_weight
area_factor
area_factor_diff_use_only
area_ratio
arrival_max_fall
arrival_max_rise
arrival_mean
arrival_mean_max_fall
arrival_mean_max_rise
arrival_mean_min_fall
arrival_mean_min_rise
arrival_min_fall
arrival_min_rise
arrival_sigma
arrival_sigma_max_fall
arrival_sigma_max_rise
arrival_sigma_min_fall
arrival_sigma_min_rise
arrival_window
assign_pins_advanced_node_rule_support
assign_pins_allow_non_ndr_net_pins_on_ndr_tracks
assign_pins_allow_unconnected_in_abutted_edge
assign_pins_blocked_boundary_macro_distance
assign_pins_edit_in_batch
assign_pins_force_abutment_with_fixed
assign_pins_max_channel_width_as_abutted
assign_pins_max_distance_pair
assign_pins_off_stripe
assign_pins_pin_to_stripe_distance
assign_pins_pin_to_via_distance_non_preferred_direction
assign_pins_pin_to_via_distance_preferred_direction
assign_pins_promoted_macro_bottom_layer
assign_pins_promoted_macro_top_layer
assign_pins_restricted_boundary_macro_distance
assign_pins_strict_abutment
async_clear_pins
async_preset_pins
auto_file_dir
auto_file_prefix
available_supply_nets
backside_cut_index
backside_route_index
base_cell
base_cells
base_class
base_domains
base_name
base_pin
base_pins
begin_extension
begin_layer
begin_point
begin_tcl
bit_width
body_tcl
borrowing_path_q_pin_and_transition
borrowing_path_q_pin_transition
bottom_edge_type
bottom_enclosure
bottom_layer
bottom_mask
bottom_mask_layer_num
bottom_one_side_layer_num
bottom_padding
bottom_preferred_layer
bottom_rects
bottom_rects_mask
bottom_width
budget_abutted
budget_accumulated
budget_boundary_model_path
budget_buffer_delay_adjustment
budget_buffer_delay_lib_cell
budget_buffer_delay_selection_effort
budget_constant_model
budget_distribute_mmmc
budget_drive_cell
budget_fix_top_level_paths
budget_handle_complex_sdc
budget_honor_report_timing_format
budget_ignore_dont_touch
budget_include_latency
budget_include_wire_loads_in_lib
budget_input_load
budget_input_transition
budget_justify
budget_keep_pin_list_for_block_ports
budget_latency_on_clocks
budget_local_latency
budget_local_uncertainty
budget_make_negative_input_delay_zero
budget_master_clone
budget_no_false_paths_for_unconstrained_ports
budget_no_hold_view
budget_no_setup_view
budget_override_net_cap
budget_pin_load
budget_report_dir
budget_report_negative_slack_on_ports
budget_report_or_update_budget
budget_snap_feedthru_budget_to
budget_snap_input_budget_to
budget_snap_negative_only
budget_snap_output_budget_to
budget_top_level
budget_top_level_delay_per_length
budget_top_level_min_delay_per_net
budget_use_accumulated
budget_use_boundary_condition
budget_use_real_cell_for_timing_model
budget_virtual_opt_engine
budget_write_constraints_for_clock_output_ports
budget_write_false_path_for_hold
budget_write_latency_per_clock
budget_write_virtual_io_clocks
bump_pin
bump_pins
bus_guide
bus_guides
bus_sink_group
bus_sink_groups
cap_scale_in_ff
cap_table_file
capacitance_max
capacitance_max_fall
capacitance_max_rise
capacitance_min
capacitance_min_fall
capacitance_min_rise
capture_clock_path
capturing_clock
capturing_clock_close_edge_time
capturing_clock_close_edge_type
capturing_clock_is_inverted
capturing_clock_is_propagated
capturing_clock_latency
capturing_clock_latency_mean
capturing_clock_latency_sigma
capturing_clock_latency_skewness
capturing_clock_latency_stddev
capturing_clock_open_edge_type
capturing_clock_pin
capturing_clock_source_arrival_time
capturing_clock_source_arrival_time_mean
capturing_clock_source_arrival_time_sigma
capturing_point
capturing_point_is_level_sensitive
ccopt_auto_limit_insertion_delay_factor
ccopt_merge_clock_gates
ccopt_merge_clock_logic
cell_name
check_ac_limit_additional_individual_violation_report
check_ac_limit_avg_recovery
check_ac_limit_check_thermal_aware_em
check_ac_limit_current_file
check_ac_limit_current_scale_factor
check_ac_limit_current_scale_table
check_ac_limit_default_freq_for_unconstrained_nets
check_ac_limit_delta_temperature
check_ac_limit_delta_temperature_layer_list
check_ac_limit_detailed
check_ac_limit_effort_level
check_ac_limit_em_cdf_percentage
check_ac_limit_em_limit_scale_factor
check_ac_limit_em_limit_scale_table
check_ac_limit_em_res_width
check_ac_limit_em_temperature
check_ac_limit_em_temperature_layer_list
check_ac_limit_em_threshold
check_ac_limit_enable_seb
check_ac_limit_env_temperature
check_ac_limit_extraction_tech_file
check_ac_limit_force_hold_view
check_ac_limit_handle_pin_obs_via
check_ac_limit_ict_em_models
check_ac_limit_lifetime
check_ac_limit_max_error
check_ac_limit_method
check_ac_limit_min_peak_duty_ratio
check_ac_limit_min_peak_freq
check_ac_limit_net_file
check_ac_limit_nets
check_ac_limit_out_file
check_ac_limit_peak_td_method
check_ac_limit_seb_lifetime
check_ac_limit_seb_table
check_ac_limit_seb_temperature
check_ac_limit_selected
check_ac_limit_skip_category_mode
check_ac_limit_skip_net
check_ac_limit_skip_net_file
check_ac_limit_toggle
check_ac_limit_use_db_freq
check_ac_limit_use_qrc_tech
check_ac_limit_use_rms_delta_t
check_ac_limit_view
check_delay
check_delay_mean
check_delay_sigma
check_drc_area
check_drc_check_only
check_drc_check_reverse
check_drc_check_routing_halo
check_drc_check_routing_halo_corner
check_drc_disable_rules
check_drc_exclude_pg_net
check_drc_ignore_cell_blockage
check_drc_ignore_trial_route
check_drc_inside_via_def
check_drc_layer_range
check_drc_limit
check_drc_max_wrong_way_halo
check_drc_ndr_spacing
check_drc_report
check_drc_short_only
check_drc_trim_length
check_drc_uncolored
check_drc_use_min_spacing_on_block_obs
check_function
check_tcl
check_type
checkpoint_equation
clock_gating_integrated_cell
clock_hold_uncertainty
clock_network_pins
clock_path_end_point
clock_pins
clock_setup_uncertainty
clock_source_jitter
clock_spine
clock_tree
clock_tree_source_group
clock_tree_source_groups
clock_trees
clock_uncertainty
cmd_file
compute_function
constant_value
constraint_mode
constraint_modes
constraint_type
context_constant_value
core_bbox
core_site
core_to_bottom
core_to_left
core_to_right
core_to_top
coupling_capacitance_max
coupling_capacitance_min
cppr_adjustment
cppr_adjustment_mean
cppr_adjustment_sigma
cppr_branch_point
cts_add_driver_cell
cts_add_port_driver
cts_adjacent_rows_legal
cts_allow_non_std_clock_gate_inputs
cts_annotated_delay_to
cts_annotated_transition
cts_assign_clock_tree
cts_balance_mode
cts_blackbox_default_driver_base_pin
cts_blackbox_default_load_base_pin
cts_buffer_cells
cts_buffer_cells_leaf
cts_buffer_cells_top
cts_cannot_clone_reasons
cts_cannot_merge_reasons
cts_case_analysis
cts_cell_density
cts_cell_halo_mode
cts_cell_halo_rows
cts_cell_halo_sites
cts_cell_halo_x
cts_cell_halo_y
cts_clock_gate_movement_limit
cts_clock_gating_cells
cts_clock_source_cells
cts_clock_tree
cts_clock_tree_parents
cts_clock_tree_source_driver
cts_clock_tree_source_group
cts_clock_tree_source_group_clock_trees
cts_clock_tree_source_input_max_transition_time
cts_clock_tree_source_max_capacitance
cts_clock_tree_source_output_max_transition_time
cts_clock_trees
cts_cloning_inst_name_suffix
cts_cloning_inst_name_suffix_source_group_assignment
cts_delay_cells
cts_detailed_cell_warnings
cts_effective_clock_halo_x
cts_effective_clock_halo_x_source
cts_effective_clock_halo_y
cts_effective_clock_halo_y_source
cts_effective_routing_preference
cts_exit_if_no_placeable_area
cts_exit_if_skew_target_over_constrained
cts_exit_if_stage_delay_sigma_target_over_constrained
cts_exit_if_transition_target_over_constrained
cts_fix_clock_sinks
cts_flexible_htree
cts_flexible_htree_adjust_sink_grid_for_aspect_ratio
cts_flexible_htree_final_cell
cts_flexible_htree_hv_balance
cts_flexible_htree_image_directory
cts_flexible_htree_inverting
cts_flexible_htree_layer_density
cts_flexible_htree_max_driver_distance
cts_flexible_htree_max_root_distance
cts_flexible_htree_mode
cts_flexible_htree_omit_symmetry
cts_flexible_htree_partition_boundary_inverting
cts_flexible_htree_partition_groups
cts_flexible_htree_placement_legalization_effort
cts_flexible_htree_power_weight
cts_flexible_htree_root
cts_flexible_htree_sink_grid
cts_flexible_htree_sink_grid_box
cts_flexible_htree_sink_grid_exclusion_areas
cts_flexible_htree_sink_grid_sink_area
cts_flexible_htree_sink_instance_prefix
cts_flexible_htree_sinks
cts_flexible_htree_stop_at_sdc_clock_roots
cts_flexible_htree_trunk_cell
cts_ideal_net
cts_ignore_problematic_skew_as_result_of_dont_touch_nets
cts_inst_name_prefix
cts_inverter_cells
cts_inverter_cells_leaf
cts_inverter_cells_top
cts_is_sdc_clock_root
cts_load_capacitance_cells
cts_logic_cells
cts_manage_power_intent_violations
cts_max_fanout
cts_max_source_to_sink_net_length
cts_max_source_to_sink_net_length_leaf
cts_max_source_to_sink_net_length_top
cts_max_source_to_sink_net_length_trunk
cts_merge_clock_gates
cts_merge_clock_logic
cts_mixed_fanout_net_type
cts_move_clock_gates
cts_move_logic
cts_net_name_prefix
cts_net_type
cts_net_unbufferable_reasons
cts_node_type
cts_original_names
cts_override_vias
cts_pin_capacitance_sources
cts_pin_insertion_delay
cts_post_route_enable
cts_post_route_enable_routing_eco
cts_post_route_repair_drv
cts_post_route_repair_skew_by_buffering
cts_primary_delay_corner
cts_primary_reporting_skew_groups
cts_primary_reporting_skew_groups_log_min_max_sinks
cts_repair_drv_by_buffering
cts_report_skew_groups_only_with_targets
cts_route_clock_tree_nets
cts_route_type_leaf
cts_route_type_top
cts_route_type_trunk
cts_routing_preferred_layer_effort
cts_routing_trunk_override
cts_sink_type
cts_sink_type_effective
cts_sink_type_implicit
cts_sink_type_reasons
cts_size_clock_gates
cts_size_clock_sources
cts_size_logic
cts_skew_group_constrains
cts_skew_group_created_from_clock
cts_skew_group_created_from_constraint_mode
cts_skew_group_created_from_delay_corners
cts_skew_group_include_source_latency
cts_skew_group_report_columns
cts_skew_group_report_histogram_bin_size
cts_skew_group_target_insertion_delay
cts_skew_groups_active
cts_skew_groups_active_sink
cts_skew_groups_constraining
cts_skew_groups_constraining_sink
cts_skew_groups_ignore
cts_skew_groups_sink
cts_skew_groups_source_pin
cts_source_latency
cts_spec_config_base_pin_trace_through_to
cts_spec_config_create_clock_tree_source_groups
cts_spec_config_create_generator_skew_groups
cts_spec_config_create_generator_skew_groups_name_prefix
cts_spec_config_create_reporting_only_skew_groups
cts_spec_config_trace_through_to
cts_stack_via_rule
cts_stack_via_rule_leaf
cts_stack_via_rule_required
cts_stack_via_rule_required_leaf
cts_stack_via_rule_required_top
cts_stack_via_rule_required_trunk
cts_stack_via_rule_top
cts_stack_via_rule_trunk
cts_target_max_capacitance
cts_target_max_capacitance_leaf
cts_target_max_capacitance_top
cts_target_max_capacitance_trunk
cts_target_max_stage_delay_sigma
cts_target_max_transition_time
cts_target_max_transition_time_leaf
cts_target_max_transition_time_sdc
cts_target_max_transition_time_top
cts_target_max_transition_time_trunk
cts_target_skew
cts_timing_connectivity_based_skew_groups
cts_timing_connectivity_based_skew_groups_balance_master_clocks
cts_timing_connectivity_info
cts_top_fanout_count_override
cts_top_fanout_threshold
cts_top_fanout_transitive_count
cts_transitive_fanout
cts_update_clock_latency
cts_use_inverters
cts_use_receiver_model_capacitance_for_drv
cts_virtual_delay_early_fall
cts_virtual_delay_early_rise
cts_virtual_delay_late_fall
cts_virtual_delay_late_rise
cum_area_ratio
cum_routing_plus_cut
cum_side_area_ratio
cumulative_manhattan_length
cumulative_manhattan_length_x
cumulative_manhattan_length_y
current_design
current_direction
cut_class
cut_columns
cut_index
cut_layer
cut_mask
cut_rect
cut_rects
cut_rects_mask
cut_rows
cut_size
cut_spacing
cycle_adjustment
data_pins
data_type
dataflow_hinsts
default_early_timing_condition
default_late_timing_condition
default_power_rail
default_tech_site
default_value
default_wireload
delay_corner
delay_corners
delay_max_fall
delay_max_rise
delay_mean
delay_mean_max_fall
delay_mean_max_rise
delay_mean_min_fall
delay_mean_min_rise
delay_min_fall
delay_min_rise
delay_sigma
delay_sigma_max_fall
delay_sigma_max_rise
delay_sigma_min_fall
delay_sigma_min_rise
delaycal_accuracy_level
delaycal_advanced_node_pin_cap_settings
delaycal_advanced_pin_cap_mode
delaycal_combine_mmmc
delaycal_default_net_delay
delaycal_default_net_load
delaycal_degrade_slew_on_early_nets
delaycal_early_irdrop_data_type
delaycal_enable_high_fanout
delaycal_enable_quiet_receivers_for_hold
delaycal_enable_si
delaycal_enable_wire_load_model
delaycal_equivalent_waveform_model
delaycal_equivalent_waveform_model_for_timing_check
delaycal_equivalent_waveform_type
delaycal_honor_slew_propagate_constraint
delaycal_ignore_net_load
delaycal_input_transition_delay
delaycal_irdrop_data_type
delaycal_irdrop_window_based
delaycal_late_irdrop_data_type
delaycal_library_interpolation_mode
delaycal_report_out_bound
delaycal_signoff_alignment_settings
delaycal_slew_out_bound_limit_high
delaycal_slew_out_bound_limit_low
delaycal_socv_accuracy_mode
delaycal_socv_lvf_mode
delaycal_socv_machine_learning_level
delaycal_socv_use_lvf_tables
delaycal_support_output_pin_cap
delaycal_support_wire_load_model
delaycal_timing_create_clock_use_ideal_slew
delaycal_use_default_delay_limit
delta_delay
delta_delay_max_fall
delta_delay_max_rise
delta_delay_min_fall
delta_delay_min_rise
delta_temperature
density_shape
density_step_x
density_step_y
density_window_x
density_window_y
design_bottom_routing_layer
design_compressed_pg_db
design_cong_effort
design_dual_rail_via_pitch
design_early_clock_flow
design_express_route
design_flow_effort
design_high_freq_interposer_flow
design_ignore_followpin_vias
design_pessimistic_mode
design_power_effort
design_process_node
design_rule_width
design_slack_weighting_method
design_tech_node
design_top_routing_layer
design_trim_grid_group
die_net_name
disjoint_hinst_box_list
distributed_mmmc_disable_reports_auto_redirection
divide_by
dont_invert_phase
dont_merge_multibit
dont_split_multibit
dont_touch
dont_touch_effective
dont_touch_hports
dont_touch_sources
dont_use
dont_use_cells
dont_use_cells_effective
drive_adjustment
drive_adjustment_mean
drive_adjustment_sigma
drive_resistance_fall
drive_resistance_fall_max
drive_resistance_fall_min
drive_resistance_rise
drive_resistance_rise_max
drive_resistance_rise_min
drive_strength
driver_from_pin_fall_max
driver_from_pin_fall_min
driver_from_pin_rise_max
driver_from_pin_rise_min
driver_ignore_drc
driver_input_slew_fall_to_fall_max
driver_input_slew_fall_to_fall_min
driver_input_slew_fall_to_rise_max
driver_input_slew_fall_to_rise_min
driver_input_slew_rise_to_fall_max
driver_input_slew_rise_to_fall_min
driver_input_slew_rise_to_rise_max
driver_input_slew_rise_to_rise_min
driver_pin_fall_max
driver_pin_fall_min
driver_pin_rise_max
driver_pin_rise_min
driver_pins
driver_ports
driver_use_multi_cut_via
driving_cell_fall_max
driving_cell_fall_min
driving_cell_from_pin_fall_max
driving_cell_from_pin_fall_min
driving_cell_from_pin_rise_max
driving_cell_from_pin_rise_min
driving_cell_library_fall_max
driving_cell_library_fall_min
driving_cell_library_rise_max
driving_cell_library_rise_min
driving_cell_pin_fall_max
driving_cell_pin_fall_min
driving_cell_pin_rise_max
driving_cell_pin_rise_min
driving_cell_rise_max
driving_cell_rise_min
duty_cycle
dynamic_delta_delay_max_fall
dynamic_delta_delay_max_rise
dynamic_delta_delay_min_fall
dynamic_delta_delay_min_rise
early_cell_check_derate_factor
early_clk_cell_derate_factor
early_data_cell_derate_factor
early_fall_cell_check_derate_factor
early_fall_clk_cell_derate_factor
early_fall_clk_net_delta_derate_factor
early_fall_clk_net_derate_factor
early_fall_data_cell_derate_factor
early_fall_data_net_delta_derate_factor
early_fall_data_net_derate_factor
early_irdrop_files
early_pg_net_voltages
early_rc_corner
early_rise_cell_check_derate_factor
early_rise_clk_cell_derate_factor
early_rise_clk_net_delta_derate_factor
early_rise_clk_net_derate_factor
early_rise_data_cell_derate_factor
early_rise_data_net_delta_derate_factor
early_rise_data_net_derate_factor
early_slew_derate_factor
early_temperature_files
early_timing_condition
early_timing_condition_string
eco_batch_mode
eco_check_logical_equivalence
eco_disable_change_net_name_for_flat_netlist
eco_disable_constraints_loading_from_clients
eco_disable_derates_loading_from_clients
eco_disable_parasitic_loading_from_clients
eco_disable_power_format_loading_from_clients
eco_honor_dont_touch
eco_honor_dont_use
eco_honor_fixed_status
eco_honor_fixed_wires
eco_honor_power_intent
eco_inherit_net_attribute
eco_prefix
eco_preserve_hpin_function
eco_refine_place
eco_spread_inverter
eco_update_timing
edge_shift
edit_wire_align
edit_wire_allow_45_degree
edit_wire_arrow_incremental
edit_wire_assign_multi_pattern_color
edit_wire_auto_split_bus
edit_wire_bus_honor_start_parameters
edit_wire_bus_honor_width_setting
edit_wire_change_order_at_turn
edit_wire_check_design_boundary
edit_wire_close_polygons
edit_wire_color_align_with_track
edit_wire_connect_pin
edit_wire_connect_with_specified_layer
edit_wire_create_crossover_vias
edit_wire_create_is_edit_flag
edit_wire_create_via_on_pin
edit_wire_cut_class
edit_wire_cut_wire_overlap
edit_wire_debug_file
edit_wire_delete_pin_with_wire
edit_wire_delete_wire_via_through_layers
edit_wire_display_wire_length_with_cursor
edit_wire_draw_shield
edit_wire_drawing_wire
edit_wire_drc_aware_cross_metal
edit_wire_drc_on
edit_wire_drc_use_non_default_spacing
edit_wire_extend_wires
edit_wire_final_check_with_verify
edit_wire_ignore_drc
edit_wire_jog_connect_layer
edit_wire_keep_status
edit_wire_keep_via
edit_wire_lateral_movement_range
edit_wire_layer
edit_wire_layer_horizontal
edit_wire_layer_max
edit_wire_layer_min
edit_wire_layer_vertical
edit_wire_look_down_layers
edit_wire_look_up_layers
edit_wire_max_pointer_number
edit_wire_mirror_bus_route
edit_wire_nets
edit_wire_no_merge_special_wire
edit_wire_only_show_edit_layer
edit_wire_orthogonal_connection_only
edit_wire_outer_shield_spacing
edit_wire_outer_shield_width
edit_wire_override
edit_wire_partial_overlap_threshold
edit_wire_pull_back_distance
edit_wire_reshape
edit_wire_return_obj_pointer
edit_wire_rule
edit_wire_search_route_rule_vias_only
edit_wire_shape
edit_wire_shield
edit_wire_shield_look_down_layers
edit_wire_shield_look_up_layers
edit_wire_shield_shape
edit_wire_shielding_nets
edit_wire_show_drc_info_for_edit_shape
edit_wire_sibling_look_down_layers
edit_wire_sibling_look_up_layers
edit_wire_snap
edit_wire_snap_align_to
edit_wire_snap_bus_to_pin
edit_wire_snap_end_to
edit_wire_snap_objects_to_track
edit_wire_snap_to
edit_wire_snap_to_track_honor_color
edit_wire_snap_trim_metal_to_trim_grid
edit_wire_spacing
edit_wire_spacing_horizontal
edit_wire_spacing_vertical
edit_wire_status
edit_wire_stop_at_drc
edit_wire_stretch_end
edit_wire_stretch_with_intersection
edit_wire_sub_class
edit_wire_turn_at
edit_wire_type
edit_wire_unrestricted_regular_wire_width
edit_wire_update_shield_net
edit_wire_use_fix_via
edit_wire_use_interleaving_wire_group
edit_wire_use_wire_group
edit_wire_use_wire_group_bits
edit_wire_use_wire_group_reinforcement
edit_wire_use_wire_group_reinforcement_group_via
edit_wire_use_wire_group_reinforcement_spacing
edit_wire_use_wire_group_reinforcement_width
edit_wire_verbose
edit_wire_via_allow_geometry_drc
edit_wire_via_auto_snap
edit_wire_via_auto_update
edit_wire_via_cell_name
edit_wire_via_columns
edit_wire_via_create_by
edit_wire_via_cut_layer
edit_wire_via_exclude_spec
edit_wire_via_override_spec
edit_wire_via_rows
edit_wire_via_scale_height
edit_wire_via_scale_width
edit_wire_via_snap_honor_color
edit_wire_via_snap_to_intersection
edit_wire_via_type
edit_wire_width
edit_wire_width_horizontal
edit_wire_width_vertical
edit_wire_wire_override_spec
eeq_cells
eeq_variant
eeq_variant_site_start
effective_stack_via_rule
em_jmax_dc_avg_ratio
em_jmax_dc_rms_ratio
em_route_rule
em_route_rule_distance
enable_distributed_flow
end_extension
end_layer
end_point
end_steps
end_tcl
escaped_name
exclude_net
exclude_pin
exclude_time_metric
exclusive_group_gap
exclusive_group_min_gap
exclusive_groups
extend_power_bottom
extend_power_edges
extend_power_left
extend_power_right
extend_power_top
external_capacitance_max
external_capacitance_min
external_delay
external_fanout_load
external_wireload_model
extract_rc_assume_metal_fill
extract_rc_cap_filter_mode
extract_rc_compress_rcdb
extract_rc_coupled
extract_rc_coupling_cap_threshold
extract_rc_def_via_cap
extract_rc_effort_level
extract_rc_engine
extract_rc_extra_cmd_file
extract_rc_hard_block_obs
extract_rc_incremental
extract_rc_layer_independent
extract_rc_lef_tech_file_map
extract_rc_local_cpu
extract_rc_pvs_fill
extract_rc_qrc_cmd_file
extract_rc_qrc_cmd_type
extract_rc_qrc_output_mode
extract_rc_qrc_run_mode
extract_rc_qrc_stream_map_file
extract_rc_relative_cap_threshold
extract_rc_shrink_factor
extract_rc_signoff_stream_layer_map
extract_rc_total_cap_threshold
extract_rc_tquantus_model_file
extract_rc_tsv_subckt_file
extract_rc_turbo_reduce
extract_rc_use_qrc_oa_interface
extract_rc_use_shielding_in_detail_mode
extract_rc_via_cap
failure_in_time
fall_input_switching_derate_factor
fanout_load
feature_values
fill_active_spacing
fill_gap_spacing
finish_floorplan_active_objs
finish_floorplan_add_blockage_direction
finish_floorplan_drc_region_objs
finish_floorplan_override
first_row_site_index
flexible_htree
flexible_htrees
flip_chip_allow_layer_change
flip_chip_allow_routed_bump_edit
flip_chip_auto_pairing_file
flip_chip_bottom_layer
flip_chip_bump_use_octagon_shape
flip_chip_check_bump_access_directions
flip_chip_compaction
flip_chip_connect_power_cell_to_bump
flip_chip_constraint_file
flip_chip_drop_via_on_all_shapes
flip_chip_drop_via_on_power_mesh
flip_chip_extra_config
flip_chip_finger_direction
flip_chip_finger_max_width
flip_chip_finger_min_width
flip_chip_finger_target_mesh_layer_range
flip_chip_honor_bump_connect_target_constraint
flip_chip_ignore_pad_type_check
flip_chip_lower_layer_prevent_diagonal_routing
flip_chip_lower_layer_route_width
flip_chip_multi_pad_routing_style
flip_chip_multiple_connection
flip_chip_pg_mesh_direction
flip_chip_pg_mesh_main_width
flip_chip_pg_mesh_max_width
flip_chip_pg_mesh_width
flip_chip_prevent_via_under_bump
flip_chip_prevent_via_under_bump_extension
flip_chip_route_pg_style
flip_chip_route_style
flip_chip_route_width
flip_chip_serial_pad_routing
flip_chip_top_layer
floorplan_check_types
floorplan_cut_off_place_blockage_outside_die
floorplan_cut_off_route_blockage_outside_die
floorplan_default_blockage_name_prefix
floorplan_default_power_domain_site
floorplan_default_tech_site
floorplan_enable_rectilinear_design
floorplan_finfet_inst_grid
floorplan_finfet_manufacturing_grid
floorplan_finfet_placement_grid
floorplan_include_io_when_init_area
floorplan_initial_all_compatible_core_site_rows
floorplan_inst_grid
floorplan_keep_rows_when_moving_power_domain
floorplan_layer_track_grid
floorplan_manufacturing_grid
floorplan_max_io_height
floorplan_minimum_sites
floorplan_move_macros_with_constraint
floorplan_move_preplaced_std_cell_only
floorplan_move_std_cell_with_constraint
floorplan_narrow_channel_threshold
floorplan_no_cut_row
floorplan_placement_grid
floorplan_power_rail_layer
floorplan_row_site_height
floorplan_row_site_width
floorplan_snap_all_corners_to_grid
floorplan_snap_block_grid
floorplan_snap_constraint_grid
floorplan_snap_core_grid
floorplan_snap_die_grid
floorplan_snap_io_grid
floorplan_snap_place_blockage_grid
floorplan_user_define_grid
floorplan_vertical_row
flow_branch
flow_caller_data
flow_db_directory
flow_error_errorinfo
flow_error_message
flow_error_write_db
flow_exit_when_done
flow_feature_values
flow_features
flow_footer_tcl
flow_header_tcl
flow_hier_path
flow_history
flow_log_directory
flow_log_prefix_generator
flow_mail_on_error
flow_mail_to
flow_metrics_file
flow_metrics_snapshot_parent_uuid
flow_metrics_snapshot_uuid
flow_overwrite_db
flow_plugin_names
flow_plugin_steps
flow_post_db_overwrite
flow_remark
flow_report_directory
flow_reset_time_after_flow_init
flow_run_tag
flow_schedule
flow_starting_db
flow_startup_directory
flow_status_file
flow_step
flow_step_begin_tcl
flow_step_canonical_current
flow_step_check_tcl
flow_step_current
flow_step_end_tcl
flow_step_last
flow_step_last_msg
flow_step_last_status
flow_step_next
flow_steps
flow_summary_tcl
flow_template_feature_definition
flow_template_tools
flow_template_type
flow_template_version
flow_top
flow_user_templates
flow_verbose
flow_working_directory
flow_yamllint_exec
flowtool_exit_timeout
flowtool_extra_arguments
flowtool_metrics_qor_excel
flowtool_metrics_qor_html
flowtool_metrics_qor_text
flowtool_metrics_qor_vivid
flowtool_predict_full_names
flowtool_summary_tcl
font_name
font_number
foreign_cell
foreign_cells
from_arcs
from_design
from_lib
from_lib_arcs
from_lib_pin
from_pin
full_name
gap_bottom
gap_edges
gap_left
gap_right
gap_top
gate_minus_diff
gba_slack
gba_slack_mean
gba_slack_sigma
gcell_grid
gcell_grids
generate_special_via_accuracy_effort
generate_special_via_add_pin_to_pin_vias
generate_special_via_align_merged_stack_via_metal
generate_special_via_allow_via_expand
generate_special_via_allow_wire_shape_change
generate_special_via_area_only
generate_special_via_check_signal_routes
generate_special_via_create_double_row_cut_via
generate_special_via_create_max_row_cut_via
generate_special_via_cut_class_preference
generate_special_via_disable_via_merge
generate_special_via_enable_check_drc
generate_special_via_extend_out_wire_end
generate_special_via_full_cut_via_only
generate_special_via_hookup_contact_max
generate_special_via_hookup_contact_pg_track
generate_special_via_hookup_fixed_grid
generate_special_via_hookup_min_distance
generate_special_via_hookup_rail_pair
generate_special_via_hookup_via_distance
generate_special_via_hookup_via_rule
generate_special_via_hookup_via_style
generate_special_via_hookup_virtual_trim_grid
generate_special_via_ignore_drc
generate_special_via_ignore_rule_enclosure
generate_special_via_inherit_wire_status
generate_special_via_keep_existing_via
generate_special_via_keep_fixed_via
generate_special_via_opt_cross_via
generate_special_via_opt_via_on_routing_track
generate_special_via_parameterized_via_only
generate_special_via_partial_overlap_threshold
generate_special_via_preferred_vias_only
generate_special_via_prefix
generate_special_via_reference_boundary
generate_special_via_respect_stdcell_geometry
generate_special_via_rule_preference
generate_special_via_set_via_expand_dir
generate_special_via_snap_via_center_to_grid
generate_special_via_split_long_via_global_grid
generate_special_via_symmetrical_via_only
generate_special_via_use_track_offset
generate_special_via_use_trim_metal_enclosure
generated_clocks
get_db_display_limit
group_hinst_suffix
gui_layer_name
gui_line
gui_lines
gui_polygon
gui_polygons
gui_rect
gui_rects
gui_shapes
gui_text
gui_texts
gui_verbose
has_cells_having_power_ground_pins
has_detailed_parasitics
has_lvf
has_socv
has_trim_metal
hdl_name
hier_name
hierarchical_level
hierarchical_name
high_pessimism
hold_uncertainty
horizontal_demand
horizontal_remaining
horizontal_supply
hybrid_hier_feedthru_disable
hybrid_hier_feedthru_exclude_nets_file
hybrid_hier_feedthru_include_nets_file
hybrid_hier_feedthru_plugin_tcl
hybrid_hier_out_dir
hybrid_hier_partition_place_halo
hybrid_hier_partition_route_halo
hybrid_hier_pin_assign_plugin_tcl
hybrid_hier_pin_assign_timing_aware_priority
hybrid_hier_timing_budget_plugin_tcl
ideal_transition_max_fall
ideal_transition_max_rise
ideal_transition_min_fall
ideal_transition_min_rise
ignore_pins
ilm_filter_internal_path
ilm_inst
ilm_keep_async
ilm_keep_flatten
ilm_keep_high_fanout_ports
ilm_keep_inst_in_sdc
ilm_keep_loopback
ilm_max_num_insts
ilm_max_num_registers
ilm_sdc_files
ilm_slack_driven
in_dir
in_file
init_check_netlist
init_check_output_pin_constant
init_delete_floating_hnets
init_design_netlist_type
init_design_uniquify
init_ground_nets
init_ignore_pg_pin_polarity_check
init_keep_empty_modules
init_lef_files
init_min_dbu_per_micron
init_mmmc_files
init_no_new_assigns
init_oa_abstract_views
init_oa_default_rule
init_oa_design_cell
init_oa_design_lib
init_oa_design_view
init_oa_foundry_rule
init_oa_layout_views
init_oa_ref_libs
init_oa_search_libs
init_oa_special_rule
init_oa_tech_lib
init_power_intent_files
init_power_nets
init_read_netlist_allow_port_mismatch
init_read_netlist_allow_undefined_cells
init_read_netlist_files
init_sync_relative_path
init_timing_enabled
initial_name
input_signal_level
input_signal_level_high
input_signal_level_low
input_signal_level_voltage
input_slew_max_fall
input_slew_max_rise
input_slew_min_fall
input_slew_min_rise
input_threshold_pct_fall
input_threshold_pct_rise
inst_name
inst_obs
inst_obs_shape
io_bbox
io_constraint
io_constraints
is_active
is_always_on
is_analog
is_assigned
is_async
is_black_box
is_boundary_duplicate
is_boundary_feedthru
is_boundary_phase_inverted
is_buffer
is_cell_arc
is_clear
is_clock
is_clock_gate_clock
is_clock_gate_enable
is_clock_gating
is_clock_gating_check
is_clock_gating_clock
is_clock_gating_enable
is_clock_gating_hold
is_clock_gating_setup
is_clock_synthesized
is_clock_used_as_clock
is_clock_used_as_data
is_combinational
is_combinational_source_path
is_committed
is_compact
is_computed
is_constant_in_all_views
is_constant_in_any_view
is_context_mapped
is_core_to_io
is_corner
is_custom_route
is_data
is_default
is_detail_routed
is_disable_timing
is_disabled
is_dormant
is_drv
is_dynamic
is_early_global_routed
is_edit
is_em
is_except_pg_net
is_exist
is_external
is_fall_edge_triggered
is_fall_edge_triggered_clock
is_fall_edge_triggered_data
is_false
is_fanin_arc_cell_arc
is_fixed_assignment
is_fixed_bump
is_fixed_mask
is_floating
is_flop
is_from_lib
is_gap_fixed
is_generated
is_genus_clock_gate
is_ground
is_guided
is_hard_spacing
is_hidden
is_hierarchical
is_hold
is_hold_default
is_ideal
is_ideal_driver
is_ideal_network
is_ignore_pg_net
is_ilm
is_ilm_flattened
is_ilm_read
is_initial_phase_inverted
is_inside_ilm
is_inside_partition
is_integrated_clock_gating
is_interface_timing
is_internal
is_internal_disable
is_invalid
is_inverted
is_inverter
is_io_placed
is_iso_nor
is_isolated
is_isolation
is_isolation_cell
is_isolation_cell_clock
is_isolation_cell_data
is_isolation_cell_enable
is_jtag
is_latch
is_latency_network_pin
is_leakage
is_legal
is_level_shifter
is_level_shifter_data
is_level_shifter_enable
is_library_created
is_macro
is_macro_only
is_master_slave_flop
is_master_slave_lssd_flop
is_memory
is_multiple_clock_fanin_point
is_mux_select_pin
is_negative_level_sensitive
is_negative_level_sensitive_clock
is_negative_level_sensitive_data
is_no_flop
is_no_wrong_way
is_non_default
is_offset_fixed
is_optimize_order
is_owner
is_pad
is_path_borrowing
is_phase_inverted
is_physical
is_physical_defined
is_physical_only
is_place_halo
is_placed
is_pll
is_pll_feedback_pin
is_pll_output_pin
is_pll_reference_pin
is_positive_level_sensitive
is_positive_level_sensitive_clock
is_positive_level_sensitive_data
is_power
is_power_mode_disabled
is_power_on_bottom
is_power_switch
is_power_switch_enable
is_preserve_combinational_loop_breaker
is_preset
is_propagated
is_propagated_clock
is_proto_model_committed
is_proto_model_specified
is_pushdown
is_quick_abstract
is_rc_extracted
is_resizeable
is_retention
is_retention_cell
is_retention_cell_enable
is_retimed
is_rise_edge_triggered
is_rise_edge_triggered_clock
is_rise_edge_triggered_data
is_routed
is_scan_cell
is_scan_optimized
is_sequential
is_sequential_merged
is_settable
is_setup
is_setup_default
is_shared
is_si_enabled
is_source_inverted
is_spare
is_special
is_spread
is_table
is_time_given
is_timing_defined
is_top
is_transparent_latch
is_tristate
is_tristate_enable
is_tristate_output
is_trunk_pattern_route
is_unconnected
is_user_defined
is_valid_for_reports
is_vdd_on_bottom
is_via_in_pin_only
is_virtual
is_voltage_asserted
justify_by
keep_out_space
last_row_site_index
latch_enable_pins
latch_time_given
late_cell_check_derate_factor
late_clk_cell_derate_factor
late_data_cell_derate_factor
late_fall_cell_check_derate_factor
late_fall_clk_cell_derate_factor
late_fall_clk_net_delta_derate_factor
late_fall_clk_net_derate_factor
late_fall_clock_period_derate_factor
late_fall_clock_period_mean_derate_factor
late_fall_clock_period_sigma_derate_factor
late_fall_data_cell_derate_factor
late_fall_data_net_delta_derate_factor
late_fall_data_net_derate_factor
late_fall_pulse_width_derate_factor
late_fall_pulse_width_mean_derate_factor
late_fall_pulse_width_sigma_derate_factor
late_irdrop_files
late_pg_net_voltages
late_rc_corner
late_rise_cell_check_derate_factor
late_rise_clk_cell_derate_factor
late_rise_clk_net_delta_derate_factor
late_rise_clk_net_derate_factor
late_rise_clock_period_derate_factor
late_rise_clock_period_mean_derate_factor
late_rise_clock_period_sigma_derate_factor
late_rise_data_cell_derate_factor
late_rise_data_net_delta_derate_factor
late_rise_data_net_derate_factor
late_rise_pulse_width_derate_factor
late_rise_pulse_width_mean_derate_factor
late_rise_pulse_width_sigma_derate_factor
late_slew_derate_factor
late_temperature_files
late_timing_condition
late_timing_condition_string
latency_file
launch_clock_path
launching_clock
launching_clock_is_inverted
launching_clock_is_propagated
launching_clock_latency
launching_clock_open_edge_time
launching_clock_open_edge_type
launching_clock_source_arrival_time
launching_clock_source_arrival_time_mean
launching_clock_source_arrival_time_sigma
launching_input_delay
launching_point
launching_point_is_level_sensitive
layer_name
layer_name_no_abbreviation
layer_priority
layer_rule
layer_rules
layer_shape
layer_shapes
leakage_power
leakage_power_scale_in_nw
lef_file_name
lef_set
left_edge_type
left_padding
lending_path_d_pin
lending_path_d_pin_transition
level_shifter_type
lib_arc
lib_arcs
lib_binding_info_max
lib_binding_info_min
lib_cell
lib_cells
lib_pin
lib_pins
library_files
library_set
library_sets
litho_halo
load_capacitance
load_pins
load_ports
local_hinsts
local_hnets
local_hpins
local_insts
local_list
local_pins
log_file
log_verbose_style
log_verbose_type
logic_function
logv_file
long_help
machine_learning_deployment
machine_learning_slew
machine_learning_training
machine_learning_write_in_post_route_opt
mask_shift
master_clock
master_source
max_above
max_above_fall
max_above_rise
max_below
max_below_fall
max_below_rise
max_capacitance
max_capacitance_clock_path_fall
max_capacitance_clock_path_rise
max_capacitance_data_path_fall
max_capacitance_data_path_rise
max_density
max_fanout
max_print
max_through
max_through_fall
max_through_rise
max_time_borrow
max_transition
max_transition_clock_path_fall
max_transition_clock_path_rise
max_transition_data_path_fall
max_transition_data_path_rise
max_voltage
max_width
message_id
metric_advanced_url_endpoint
metric_capture_depth
metric_capture_design_image
metric_capture_max_drc_markers
metric_capture_min_count
metric_capture_overwrite
metric_capture_pba_tns_histogram
metric_capture_per_view
metric_capture_timing_path_groups
metric_capture_timing_paths
metric_capture_tns_histogram
metric_capture_tns_histogram_buckets
metric_capture_tns_histogram_max_slack
metric_capture_tns_histogram_paths
metric_category_default
metric_current_run_id
metric_enable
metric_summary_metrics
mfg_grid
min_above
min_above_fall
min_above_rise
min_below
min_below_fall
min_below_rise
min_capacitance
min_cuts
min_density
min_fanout
min_pitch_bottom
min_pitch_left
min_pitch_right
min_pitch_top
min_pulse_width_high
min_pulse_width_low
min_spacing
min_stack_layer
min_through
min_through_fall
min_through_rise
min_transition
min_voltage
min_width
multiply_by
must_join_base_pins
must_join_pins
my_dir
net_group
net_groups
network_latency_fall_max
network_latency_fall_min
network_latency_rise_max
network_latency_rise_min
node_names
node_reff
node_voltage_drop
node_voltages
nominal_process
nominal_temperature
nominal_voltage
num_base_pins
num_cell_arcs
num_connections
num_core_rows
num_drivers
num_eeq_variants
num_grids
num_insts
num_loads
num_masks
num_net_arcs
num_nets
num_pg_nets
num_phys_insts
num_tracks
num_x
num_y
nwell_supply_net
oa_abstract_lib
oa_abstract_view
oa_allow_analysis_only
oa_allow_bit_connection
oa_allow_tech_update
oa_bindkey_file
oa_cell_view_dir
oa_convert_diagonal_path_to
oa_cut_rows
oa_design_lib
oa_design_view
oa_display_resource_file
oa_display_resource_file_in_library
oa_drc_fill_purpose
oa_enclose_quick_abstract_pins
oa_full_layer_list
oa_full_path
oa_inst_placed_if_none
oa_layout_lib
oa_layout_view
oa_lib_create_mode
oa_lock
oa_logic_only_import
oa_new_lib_compress_level
oa_pin_purpose
oa_purpose
oa_push_pin_constraint
oa_quick_abstract_for_custom_pcells
oa_silently_ignore_unsupported_vias
oa_text_purpose
oa_tie_net
oa_update_mode
oa_use_virtuoso_bindkey
oa_use_virtuoso_color
oa_view_sub_type
oa_write_mask_data_locked
oa_write_net_voltage
oa_write_relative_path
obj_type
obj_types
obs_layer_shapes
obs_shape_vias
offset_x
offset_y
on_error
on_track
opcond_library
opt_add_always_on_feed_through_buffers
opt_add_insts
opt_add_ports
opt_add_repeater_report_failure_reason
opt_all_end_points
opt_allow_only_cell_swapping
opt_area_recovery
opt_area_recovery_setup_target_slack
opt_concatenate_default_and_user_prefixes
opt_consider_routing_congestion
opt_constant_inputs
opt_constant_nets
opt_delete_insts
opt_detail_drv_failure_reason
opt_detail_drv_failure_reason_max_num_nets
opt_down_size_insts
opt_drv
opt_drv_margin
opt_drv_with_miller_cap
opt_enable_data_to_data_checks
opt_enable_restructure
opt_fix_fanout_load
opt_flop_pins_report
opt_flops_report
opt_hier_add_antenna_cell
opt_hier_opt_stage
opt_hier_trial_route_honor_read_only
opt_high_effort_cells
opt_hold_allow_overlap
opt_hold_allow_resize
opt_hold_allow_setup_tns_degradation
opt_hold_cells
opt_hold_ignore_path_groups
opt_hold_on_excluded_clock_nets
opt_hold_slack_threshold
opt_hold_target_slack
opt_honor_density_screen
opt_honor_fences
opt_leakage_to_dynamic_ratio
opt_max_density
opt_max_length
opt_move_insts
opt_multi_bit_flop_ignore_sdc
opt_multi_bit_flop_merge_timing_effort
opt_multi_bit_flop_opt
opt_multi_bit_flop_split_report_failure_reason
opt_multi_bit_flop_split_timing_effort
opt_multibit_critical_path
opt_new_inst_prefix
opt_new_net_prefix
opt_pin_swapping
opt_post_route_allow_overlap
opt_post_route_area_reclaim
opt_post_route_art_flow
opt_post_route_check_antenna_rules
opt_post_route_drv_recovery
opt_post_route_fix_clock_drv
opt_post_route_fix_glitch
opt_post_route_fix_si_transitions
opt_post_route_hold_recovery
opt_post_route_report_si_transitions
opt_post_route_setup_recovery
opt_power_effort
opt_pre_route_ndr_aware
opt_preserve_all_sequential
opt_preserve_hpin_function
opt_remove_redundant_insts
opt_resize_flip_flops
opt_resize_level_shifter_and_iso_insts
opt_resize_power_switch_insts
opt_sequential_genus_restructure_report_failure_reason
opt_setup_target_slack
opt_signoff_add_inst
opt_signoff_add_load
opt_signoff_allow_skewing
opt_signoff_along_route_buffering
opt_signoff_buffer_cell_list
opt_signoff_check_drv_from_hold_views
opt_signoff_check_type
opt_signoff_clock_cell_list
opt_signoff_clock_max_level
opt_signoff_delete_inst
opt_signoff_disable_geometry_checks
opt_signoff_drv_margin
opt_signoff_eco_file_prefix
opt_signoff_fix_clock_drv
opt_signoff_fix_data_drv
opt_signoff_fix_glitch
opt_signoff_fix_hold_allow_setup_optimization
opt_signoff_fix_hold_allow_setup_tns_degrade
opt_signoff_fix_hold_with_margin
opt_signoff_fix_ir_drop
opt_signoff_fix_max_cap
opt_signoff_fix_max_transition
opt_signoff_fix_si_slew
opt_signoff_fix_xtalk
opt_signoff_hold_target_slack
opt_signoff_hold_xtalk_delta_threshold
opt_signoff_hold_xtalk_slack_threshold
opt_signoff_ignore_drv_checks
opt_signoff_keep_tmp_files
opt_signoff_legal_only
opt_signoff_load_cell_list
opt_signoff_max_cap_margin
opt_signoff_max_paths
opt_signoff_max_runtime
opt_signoff_max_slack
opt_signoff_max_transition_margin
opt_signoff_num_report_paths
opt_signoff_nworst
opt_signoff_optimize_core_only
opt_signoff_optimize_replicated_modules
opt_signoff_optimize_sequential_cells
opt_signoff_partition_list_file
opt_signoff_pba_eco_route
opt_signoff_pba_effort
opt_signoff_post_mask
opt_signoff_post_sta_tcl
opt_signoff_power_aware
opt_signoff_power_opt_focus
opt_signoff_pre_sta_tcl
opt_signoff_prefix
opt_signoff_preserve_filler
opt_signoff_read_eco_opt_db
opt_signoff_read_irdrop_db
opt_signoff_resize_inst
opt_signoff_retime
opt_signoff_routing_congestion_aware
opt_signoff_select_drv_net_file
opt_signoff_select_hold_endpoints
opt_signoff_select_setup_endpoints
opt_signoff_set_hold_endpoints_margin
opt_signoff_set_setup_endpoints_margin
opt_signoff_setup_recovery
opt_signoff_setup_target_slack
opt_signoff_setup_xtalk_delta_threshold
opt_signoff_setup_xtalk_slack_threshold
opt_signoff_skip_drv_net_file
opt_signoff_swap_inst
opt_signoff_use_gate_array_filler_list
opt_signoff_verbose
opt_signoff_write_eco_opt_db
opt_skew
opt_skew_ccopt
opt_skew_delay_pre_cts
opt_skew_macro_only
opt_skew_max_allowed_delay
opt_skew_min_allowed_delay
opt_skew_no_boundary
opt_skew_post_route
opt_skew_pre_cts
opt_target_based_opt_file
opt_target_based_opt_file_only
opt_target_based_opt_hold_file
opt_tied_inputs
opt_time_design_compress_reports
opt_time_design_expanded_view
opt_time_design_num_paths
opt_time_design_report_net
opt_unfix_clock_insts
opt_verbose
optimize_order
other_end_arrival
other_end_arrival_mean
other_end_arrival_sigma
other_end_arrival_skewness
other_end_arrival_stddev
out_dir
out_file
output_signal_level
output_signal_level_high
output_signal_level_low
output_threshold_pct_fall
output_threshold_pct_rise
overlap_rects
package_component
package_components
package_net_name
package_object
package_objects
partition_floorplan_export
partition_floorplan_import
patch_wire
patch_wires
path_adjust_value
path_cell_delay
path_cell_delay_mean
path_cell_delay_sigma
path_delay
path_delay_adjustment
path_delay_mean
path_delay_sigma
path_group
path_group_name
path_net_delay
path_net_delay_mean
path_net_delay_sigma
path_type
peak_current
pg_base_pin
pg_base_pins
pg_lib_pins
pg_net_voltages
pg_nets
pg_pin
pg_pins
pg_ports
pg_type
phase_shift
phys_insts
phys_ports
physical_direction
physical_pin
physical_pins
pin_alignment
pin_blockage
pin_blockages
pin_bottom_layers
pin_capacitance_max
pin_capacitance_max_fall
pin_capacitance_max_rise
pin_capacitance_min
pin_capacitance_min_fall
pin_capacitance_min_rise
pin_edge
pin_group
pin_groups
pin_guide
pin_guides
pin_left_layers
pin_names
pin_right_layers
pin_spacing
pin_to_corner_tracks
pin_top_layers
pitch_x
pitch_y
pixel_width
place_blockage
place_blockages
place_cell_edge_spacing
place_design_floorplan_mode
place_design_refine_macro
place_design_refine_place
place_detail_activity_power_driven
place_detail_allow_border_pin_abut
place_detail_check_cut_spacing
place_detail_check_inst_space_group
place_detail_check_route
place_detail_color_aware_legal
place_detail_context_aware_legal
place_detail_eco_max_distance
place_detail_eco_priority_insts
place_detail_fixed_shifter
place_detail_honor_inst_pad
place_detail_io_pin_blockage
place_detail_iraware_max_drive_strength
place_detail_irdrop_aware_effort
place_detail_irdrop_aware_timing_effort
place_detail_irdrop_region_number
place_detail_legalization_inst_gap
place_detail_m3_stripe_push_down
place_detail_m3_stripe_shrink
place_detail_max_shifter_column_depth
place_detail_max_shifter_depth
place_detail_max_shifter_row_depth
place_detail_no_filler_without_implant
place_detail_pad_fixed_insts
place_detail_pad_physical_cells
place_detail_preroute_as_obs
place_detail_preserve_routing
place_detail_remove_affected_routing
place_detail_sdp_alignment_in_refine
place_detail_swap_eeq_cells
place_detail_use_check_drc
place_detail_use_diffusion_transition_fill
place_detail_use_gate_array_filler_groups
place_detail_use_no_diffusion_one_site_filler
place_detail_wire_length_opt_effort
place_global_activity_power_driven
place_global_activity_power_driven_effort
place_global_align_macro
place_global_allow_3d_stack
place_global_auto_blockage_in_channel
place_global_clock_gate_aware
place_global_clock_power_driven
place_global_clock_power_driven_effort
place_global_cong_effort
place_global_cpg_effort
place_global_cpg_file
place_global_enable_distributed_place
place_global_ignore_scan
place_global_ignore_spare
place_global_max_density
place_global_module_aware_spare
place_global_module_padding
place_global_place_io_pins
place_global_reorder_scan
place_global_sdp_alignment
place_global_sdp_place
place_global_soft_guide_strength
place_global_timing_effort
place_global_uniform_density
place_halo_bbox
place_halo_bottom
place_halo_left
place_halo_polygon
place_halo_right
place_halo_top
place_hard_fence
place_opt_design
place_opt_post_place_tcl
place_opt_run_global_place
place_sdp_clock_location
place_sdp_disable_extend_core
place_sdp_fix_overlap_column_cell
place_sdp_fix_overlap_row_cell
place_sdp_flow
place_sdp_honor_dont_use
place_sdp_honor_orient
place_sdp_legalization
place_sdp_legalization_effort
place_sdp_max_move_action
place_sdp_max_move_distance
place_sdp_num_column
place_sdp_place_report
place_sdp_pre_fixed_cells_blockage_direction
place_spare_update_timing_graph
place_status
place_status_cts
place_status_effective
plan_design_domain
plan_design_rail_model
plan_design_total_power
port_number
port_shape
port_shapes
possible_values
post_route_cap
post_route_clock_cap
post_route_clock_res
post_route_cross_cap
post_route_res
power_adjust_input_activity_in_iterations
power_adjust_macro_activity_in_iterations
power_analysis_temperature
power_average_rise_fall_cap
power_bulk_pins
power_capacity
power_clock_source_as_clock
power_constant_override
power_corner
power_create_driver_db
power_current_generation_method
power_db_name
power_decap_cell_list
power_default_frequency
power_default_slew
power_default_supply_voltage
power_disable_clock_gate_clipping
power_disable_leakage_scaling
power_disable_static
power_distributed_setup
power_domain
power_domain_based_clipping
power_domains
power_duty_cycle
power_dynamic
power_dynamic_glitch_filter
power_dynamic_power_view
power_dynamic_vectorless_ranking_methods
power_enable_auto_mapping
power_enable_duty_propagation_with_global_activity
power_enable_dynamic_scaling
power_enable_generated_clock
power_enable_input_net_power
power_enable_pba_for_tempus_pi
power_enable_power_target_flow
power_enable_rtl_dynamic_vector_based
power_enable_scan_report
power_enable_state_propagation
power_enable_tempus_pi
power_enable_xp
power_enhanced_blackbox_avg
power_enhanced_blackbox_max
power_extraction_tech_file
power_extractor_include
power_fanout_limit
power_force_library_merging
power_frequency_domain
power_from_x_transition_factor
power_from_z_transition_factor
power_generate_activity_mapping_report
power_generate_current_for_rail
power_generate_flop_ranking_data
power_generate_leakage_power_map_based_on_calculated_leakage
power_generate_static_report_from_state_propagation
power_grid_libraries
power_handle_glitch
power_handle_tristate
power_hier_delimiter
power_honor_combinational_logic_on_clock_net
power_honor_negative_energy
power_honor_net_activity
power_ignore_control_signals
power_ignore_data_phase_for_clock
power_ignore_end_toggles_in_profile
power_ignore_glitches_at_same_time_stamp
power_ignore_inout_pin_cap
power_include_file
power_include_initial_x_transitions
power_include_sequential_clock_pin_power
power_include_timing_in_current_file
power_intent_allow_back_to_back_isolation
power_intent_allow_nested_default_domain
power_intent_allow_power_domain_min_gap_zero
power_intent_allow_shifter_voltage_mismatch
power_intent_assume_iso_enable_pin_is_always_on
power_intent_check_all_nets_for_domain_crossing
power_intent_do_not_use_top_domain_for_port_voltage
power_intent_honor_power_domain_for_domain_crossing_route
power_intent_honor_power_domain_for_intra_domain_route
power_intent_include_dot_lib_related_pg_pin
power_intent_share_well_always_on_buffering_support
power_intent_use_cpf_global_connect_for_always_on_buffer
power_intent_use_cpf_global_connect_for_shifter
power_intent_use_effective_domain_for_iso_shifter_insertion
power_internal
power_internal_density
power_ir_derated_timing_view
power_keep_clock_gate_ratio_in_iterations
power_leakage
power_leakage_density
power_leakage_power_view
power_leakage_scale_factor_for_temperature
power_lib_files
power_library_preference
power_loading_capacitance
power_match_state_for_logic_x
power_merge_switched_net_currents
power_method
power_min_leaf_count
power_modes
power_multibit_flop_toggle_behavior
power_off_pg_nets
power_output_current_data_prefix
power_output_dir
power_partition_twf
power_pin_based_twf
power_precision
power_quit_on_activity_coverage_threshold
power_rail_voltage_inout_input_max
power_rail_voltage_inout_input_min
power_rail_voltage_max
power_rail_voltage_min
power_rails
power_read_rcdb
power_ref_clock
power_report_black_boxes
power_report_idle_instances
power_report_instance_switching_info
power_report_instance_switching_list
power_report_library_usage
power_report_missing_bulk_connectivity
power_report_missing_input
power_report_missing_nets
power_report_scan_chain_statistics
power_report_statistics
power_report_time_display_fraction_digits
power_report_twf_attributes
power_reuse_flop_ranking_data
power_reuse_flop_ranking_data_hier
power_scale_to_sdc_clock_frequency
power_scan_chain_name_pattern
power_scan_control_file
power_scan_multi_bit_flop_chain_type
power_settling_buffer
power_split_bus_power
power_start_time_alignment
power_state_dependent_leakage
power_static_multi_mode_scenario_file
power_static_netlist
power_switch_rule_name
power_switch_type
power_switching
power_switching_density
power_thermal_input_file
power_thermal_leakage_temperature_scale_table_file
power_to_x_transition_factor
power_to_z_transition_factor
power_toggle_per_clock
power_toggle_rate
power_toggle_rate_max
power_toggle_rate_source
power_total
power_total_density
power_transition_time_method
power_twf_delay_annotation
power_twf_load_cap
power_use_cell_leakage_power_density
power_use_fastest_clock_for_dynamic_scheduling
power_use_lef_for_missing_cells
power_use_zero_delay_vector_file
power_vector_based_multithread
power_vector_profile_mode
power_view
power_worst_case_vector_activity
power_worst_step_size
power_worst_window_count
power_worst_window_reports
power_worst_window_size
power_worst_window_type
power_write_db
power_write_default_pti_files
power_write_gui_db
power_write_profiling_db
power_write_static_currents
power_x_transition_factor
power_z_transition_factor
power_zero_delay_vector_toggle_shift
pre_route_cap
pre_route_clock_cap
pre_route_clock_res
pre_route_res
preferred_cell_stripe
primary_ground_net
primary_power_net
print_full_message_summary
program_major_version
program_name
program_short_name
program_version
proto_allow_model_with_io
proto_allow_power_domain_in_flexmodel
proto_create_dir
proto_create_high_fanout_ps_per_micron
proto_create_lib
proto_create_metal_fill_ndr
proto_create_metal_fill_nominal
proto_create_multi_corner_ps_per_micron
proto_create_ndr_ps_per_micron
proto_create_no_flex_filler
proto_create_partition_as_flexmodel
proto_create_pipeline_flop
proto_create_power_domain_ps_per_micron
proto_design_congestion_aware
proto_design_cover_fixed_macros
proto_design_flexmodel_constraint_type
proto_design_keep_guide
proto_design_place_macro
proto_design_remove_overlap
proto_design_timing_aware
proto_identify_engine
proto_identify_estimated_flexmodel_number
proto_identify_exclude_module
proto_identify_exclude_module_and_parent
proto_identify_exclude_module_tree
proto_identify_honor_objects_hierarchy
proto_identify_max_inst
proto_identify_min_inst
proto_keep_inst_file_only
proto_keep_instance_defined_in_sdc
proto_keep_slack_improve_ndr
proto_max_report_ndr_net
proto_place_effort
proto_route_net_ndr
proto_timing_net_delay
proto_use_timing_net_delay_model
proto_verbose
pwell_supply_net
qrc_tech_file
rail_domain_voltage_drop
rail_ground_voltage_drop
rail_power_voltage_drop
rail_reff
rail_rlrp
rail_width
rc_corner
rc_corners
read_db_design_name
read_db_directory
read_db_file_check
read_db_stop_at_design_in_memory
read_db_tool_name
read_db_tool_version
read_db_version
read_def_check_mask_shifts
read_only
read_only_effective
read_physical_check_mask_shifts
read_physical_extend_cell_obs_shapes_under_trim
read_physical_extend_polygon_cell_shapes
read_physical_merge_multi_port_to_single_port
read_physical_must_join_all_ports
read_write_lef_check_uncolored_shapes
real_gba_arrival
real_gba_arrival_mean
real_gba_arrival_sigma
real_gba_arrival_skewness
real_gba_arrival_stddev
real_gba_slack
real_gba_slack_mean
real_gba_slack_sigma
real_gba_slack_skewness
real_gba_slack_stddev
receiver_capacitance_type
ref_design
related_ground_pin
related_ground_pin_rail_voltage
related_power_pin
related_power_pin_rail_voltage
reorder_scan_add_scan_port_prefix
reorder_scan_allow_swapping
reorder_scan_clock_aware
reorder_scan_comp_logic
reorder_scan_effort
reorder_scan_enable_for_partition
reorder_scan_keep_hinst_port_name
reorder_scan_keep_hport
reorder_scan_prefer_horizontal
reorder_scan_prefer_vertical
reorder_scan_skip_mode
reorder_scan_swap_effort
report_obj_display_limit
report_pin_density_map_display_step
report_pin_density_map_grid_size
report_pin_density_map_grid_unit
report_pin_density_map_threshold
report_place_density_map_grid_size
report_place_density_map_grid_unit
report_place_density_map_ignore_filler
report_place_density_map_threshold
required_time
required_time_mean
required_time_sigma
reserved_layers
resistance_max
resistance_min
resistance_per_cut
resize_blockage
resize_blockages
resize_floorplan_cong_aware
resize_floorplan_honor_halo
resize_floorplan_io_fix
resize_floorplan_io_move_with_edge
resize_floorplan_io_relative
resize_floorplan_maintain_resource_ratio
resize_floorplan_relative
resize_floorplan_shift_based
resize_floorplan_shrink_fence
resize_floorplan_snap_to_track
retention_cell
right_edge_type
right_padding
rise_input_switching_derate_factor
route_blockage
route_blockages
route_bottom_preferred_layer
route_design_add_antenna_inst_prefix
route_design_adjust_auto_via_weight
route_design_allow_inst_overlaps
route_design_allow_pin_as_feedthru
route_design_antenna_cell_name
route_design_antenna_diode_insertion
route_design_concurrent_minimize_via_count_effort
route_design_connect_to_bumps
route_design_detail_add_passive_fill_only_on_layers
route_design_detail_antenna_eco_list_file
route_design_detail_auto_stop
route_design_detail_check_mar_on_cell_pin
route_design_detail_end_iteration
route_design_detail_fix_antenna
route_design_detail_fix_antenna_on_secondary_pg_nets
route_design_detail_fix_antenna_with_gate_array_filler_mode
route_design_detail_merge_abutting_cut
route_design_detail_min_length_for_spread_wire
route_design_detail_min_length_for_widen_wire
route_design_detail_min_slack_for_opt_wire
route_design_detail_no_taper_in_layers
route_design_detail_no_taper_on_output_pin
route_design_detail_on_grid_only
route_design_detail_post_route_litho_repair
route_design_detail_post_route_spread_wire
route_design_detail_post_route_swap_via
route_design_detail_post_route_via_pillar_effort
route_design_detail_post_route_wire_widen
route_design_detail_post_route_wire_widen_rule
route_design_detail_postroute_via_priority
route_design_detail_search_and_repair
route_design_detail_shield_with_high_effort
route_design_detail_signoff_effort
route_design_detail_use_multi_cut_via_effort
route_design_diode_insertion_for_clock_nets
route_design_enable_route_rule_si_limit_length
route_design_enforce_route_rule_on_special_net_wire
route_design_extra_via_enclosure
route_design_fix_clock_nets
route_design_high_freq_constraint_groups
route_design_high_freq_match_report_file
route_design_high_freq_num_reserved_layers
route_design_high_freq_remove_floating_shield
route_design_high_freq_search_repair
route_design_high_freq_shield_trim_length
route_design_honor_exclusive_region
route_design_honor_power_domain
route_design_ignore_antenna_top_cell_pin
route_design_ignore_follow_pin_shapes
route_design_interposer_allow_diagonal_trunk
route_design_interposer_interlayer_shielding_layers
route_design_interposer_interlayer_shielding_nets
route_design_interposer_interlayer_shielding_offsets
route_design_interposer_interlayer_shielding_widths
route_design_interposer_same_layer_shielding_net
route_design_interposer_same_layer_shielding_width_spacing
route_design_interposer_trunk_routing_layers
route_design_interposer_trunk_routing_width_spacing
route_design_number_fail_limit
route_design_number_thread
route_design_number_warning_limit
route_design_process_node
route_design_rc_extraction_corner
route_design_relaxed_route_rule_spacing_to_power_ground_nets
route_design_reserve_space_for_multi_cut
route_design_reverse_direction
route_design_route_clock_nets_first
route_design_selected_net_only
route_design_shield_crosstie_offset
route_design_shield_tap_cell_insertion
route_design_shield_tap_cell_name
route_design_skip_analog
route_design_strict_honor_route_rule
route_design_stripe_layer_range
route_design_third_party_data
route_design_tieoff_to_shapes
route_design_trim_pull_back_distance_from_boundary
route_design_trunk_with_cluster_target_size
route_design_unconnected_ports
route_design_use_auto_via
route_design_via_weight
route_design_with_eco
route_design_with_litho_driven
route_design_with_si_driven
route_design_with_timing_driven
route_design_with_trim_metal
route_design_with_via_in_pin
route_design_with_via_only_for_block_cell_pin
route_design_with_via_only_for_stdcell_pin
route_early_global_effort_level
route_early_global_honor_partition_allow_feedthru
route_early_global_honor_partition_fence
route_early_global_honor_partition_pin
route_early_global_honor_partition_pin_guide
route_early_global_honor_power_domain
route_early_global_horizontal_supply_scale_factor
route_early_global_num_tracks_per_clock_wire
route_early_global_reverse_direction_regions
route_early_global_route_selected_net_only
route_early_global_secondary_pg
route_early_global_secondary_pg_max_fanout
route_early_global_stripe_layer_range
route_early_global_vertical_supply_scale_factor
route_effort
route_halo_bottom_layer
route_halo_polygon
route_halo_size
route_halo_to_boundary
route_halo_top_layer
route_index
route_max_fanout
route_pattern
route_preferred_layer_effort
route_rule
route_rules
route_special_allow_non_preferred_direction_route
route_special_avoid_over_core_row_layer
route_special_block_pin_connect_ring_pin_corners
route_special_block_pin_route_with_pin_width
route_special_connect_broken_core_pin
route_special_core_pin_ignore_obs
route_special_core_pin_length
route_special_core_pin_length_as_inst
route_special_core_pin_max_via_scale
route_special_core_pin_merge_limit
route_special_core_pin_refer_to_follow_pin
route_special_core_pin_reference_macro
route_special_core_pin_site_rail_width
route_special_core_pin_snap_to
route_special_core_pin_stop_route
route_special_endcap_as_core
route_special_extend_nearest_target
route_special_jog_threshold_ratio
route_special_layer_non_preferred_direction_cost
route_special_layer_preferred_direction_cost
route_special_pad_pin_min_via_size
route_special_pad_pin_split
route_special_pad_ring_use_lef
route_special_pg_pin_as_signal
route_special_secondary_pin_max_gap
route_special_secondary_pin_rail_width
route_special_signal_pin_as_pg
route_special_split_long_via
route_special_target_number
route_special_target_search_distance
route_special_time_limit
route_special_via_connect_to_shape
route_special_via_through_to_closest_ring
route_special_welltap_as_endcap
route_stripe_layer_range
route_top_preferred_layer
route_trial_max_print_ignored_pad_nets
route_type
route_types
route_user_bottom_preferred_routing_layer
row_flip
row_pattern_site
row_space_type
row_spacing
row_spacing_type
run_abstract_abstract_blockage_cut_around_pin
run_abstract_antenna_connectivity
run_abstract_antenna_diffusion_geometry
run_abstract_antenna_gate_geometry
run_abstract_blockage_detailed_layers
run_abstract_boundary_layers
run_abstract_cell_symmetry
run_abstract_export_lef_version
run_abstract_extract_layers_power
run_abstract_extract_layers_signal
run_abstract_extract_pin_layers_power
run_abstract_extract_pin_layers_signal
run_abstract_input_cell_type
run_abstract_input_lef_tech_file
run_abstract_input_stream_layer_map_file
run_abstract_keep_output_files
run_abstract_pins_analog_names
run_abstract_pins_clock_names
run_abstract_pins_ground_names
run_abstract_pins_output_names
run_abstract_pins_power_names
run_abstract_pins_text_pin_map
run_abstract_pre_abstract_script
run_abstract_selected_cells
run_abstract_site_name
run_abstract_verbose
run_count
same_layer_shielding_net
same_layer_shielding_width_spacing
script_search_path
sdc_files
sdf_cond
sdf_cond_end
sdf_cond_start
set_db_verbose
set_function
setup_uncertainty
setup_views
shape_via
shape_vias
shield_net
shield_nets
shield_side
shield_tap_instance_insertion_effort
shutoff_condition
si_accumulated_small_aggressor_factor
si_accumulated_small_aggressor_mode
si_accumulated_small_aggressor_threshold
si_aggressor_alignment
si_clock_synchronicity
si_delay_clock_delta_threshold
si_delay_delta_annotation_mode
si_delay_delta_threshold
si_delay_enable_double_clocking_check
si_delay_enable_logical_correlation
si_delay_enable_report
si_delay_separate_on_data
si_enable_bus_attacker_correlation
si_enable_drv_with_delta_slew
si_enable_glitch_overshoot_undershoot
si_enable_glitch_propagation
si_enable_glitch_propagation_spice_deck
si_enable_two_stage_driver_weakening
si_enable_user_defined_bus_merging
si_enable_virtual_attacker_constituent_report
si_files
si_glitch_constrained_input_threshold_failure_point
si_glitch_enable_dynamic_receiver_peak_limits
si_glitch_enable_report
si_glitch_input_threshold
si_glitch_input_voltage_high_threshold
si_glitch_input_voltage_low_threshold
si_glitch_receiver_clock_peak_limit
si_glitch_receiver_latch_peak_limit
si_glitch_receiver_peak_limit
si_individual_aggressor_clock_threshold
si_individual_aggressor_simulation_filter
si_individual_aggressor_threshold
si_max_virtual_attacker_constituents
si_nonlinear_aggressor_slew
si_num_iteration
si_pessimistic_mode
si_post_route_repair
si_reselection
si_reselection_delay_threshold
si_reselection_hold_slack
si_reselection_setup_slack
si_secondary_attacker_decoupling_factor
si_skip_noise_model_check
si_skip_timing_window
si_switch_probability
si_unconstrained_net_use_infinite_timing_window
si_use_infinite_timing_window
side_area_factor
side_area_factor_diff_use_only
side_area_ratio
sinks_active
skew_above
skew_above_fall
skew_above_rise
skew_below
skew_below_fall
skew_below_rise
skew_group
skew_groups
skew_through
skew_through_fall
skew_through_rise
skip_antenna_repair
skip_db
skip_in_db
skip_metric
skip_routing
slack_max
slack_max_edge
slack_max_fall
slack_max_rise
slack_mean
slack_mean_max
slack_mean_max_fall
slack_mean_max_rise
slack_mean_min
slack_mean_min_fall
slack_mean_min_rise
slack_min
slack_min_edge
slack_min_fall
slack_min_rise
slack_sigma
slack_sigma_max
slack_sigma_max_fall
slack_sigma_max_rise
slack_sigma_min
slack_sigma_min_fall
slack_sigma_min_rise
slew_derate_from_library
slew_lower_threshold_pct_fall
slew_lower_threshold_pct_rise
slew_max_fall
slew_max_rise
slew_mean
slew_mean_max_fall
slew_mean_max_rise
slew_mean_min_fall
slew_mean_min_rise
slew_min_fall
slew_min_rise
slew_sigma
slew_sigma_max_fall
slew_sigma_max_rise
slew_sigma_min_fall
slew_sigma_min_rise
slew_threshold_percent_fall_high
slew_threshold_percent_fall_low
slew_threshold_percent_rise_high
slew_threshold_percent_rise_low
slew_upper_threshold_pct_fall
slew_upper_threshold_pct_rise
snap_row_site_index
socv_files
soft_stack_size_limit
source_continue_on_error
source_echo_filename
source_jitter_early_fall_max
source_jitter_early_fall_min
source_jitter_early_rise_max
source_jitter_early_rise_min
source_jitter_late_fall_max
source_jitter_late_fall_min
source_jitter_late_rise_max
source_jitter_late_rise_min
source_latency_early_fall_max
source_latency_early_fall_min
source_latency_early_rise_max
source_latency_early_rise_min
source_latency_late_fall_max
source_latency_late_fall_min
source_latency_late_rise_max
source_latency_late_rise_min
source_verbose
source_verbose_line_length_limit
spacing_tables
spatial_derate
spatial_derate_sigma
spatial_distance
special_via
special_vias
special_wire
special_wires
ssi_derate
ssi_derate_fall
ssi_derate_rise
stack_distance
stack_via_required
stack_via_rule
stack_via_rule_list
stack_via_rule_required
stack_via_rules
start_steps
std_cell_main_rail_name
step_x
step_y
switch_net
tap_type
tap_wall
taper_rule
tcl_partial_cmd_argument_matching
tcl_return_display_length_limit
tcl_vars
tech_db_units
tech_finfet_grid_direction
tech_finfet_grid_offset
tech_finfet_grid_pitch
tech_inst_mask_shift_layers
tech_mfg_grid
tied_to
time_borrowed
time_lent
timing_all_registers_include_icg_cells
timing_allow_input_delay_on_clock_source
timing_analysis_aocv
timing_analysis_async_checks
timing_analysis_case_analysis
timing_analysis_check_type
timing_analysis_clock_gating
timing_analysis_clock_net_marking_mode
timing_analysis_clock_propagation_mode
timing_analysis_clock_source_paths
timing_analysis_cppr
timing_analysis_enable_transistor_mode
timing_analysis_engine
timing_analysis_honor_active_logic_view
timing_analysis_precision_ps
timing_analysis_self_loops_paths_no_skew
timing_analysis_socv
timing_analysis_type
timing_aocv_analysis_mode
timing_aocv_chip_size
timing_aocv_core_size
timing_aocv_derate_mode
timing_aocv_slack_threshold
timing_aocv_stage_count_update_on_timing_reset
timing_apply_check_derate_to_external_output_delay
timing_apply_default_primary_input_assertion
timing_apply_exceptions_to_data_check_related_pin
timing_apply_setup_hold_exceptions_to_data_check_related_pin
timing_cap_unit
timing_case_analysis_for_icg_propagation
timing_case_analysis_for_sequential_propagation
timing_case_analysis_propagation
timing_case_computed_value
timing_case_logic_value
timing_check_timing_report_all_checks
timing_check_timing_signal_level_high_to_low_threshold
timing_check_timing_signal_level_low_to_high_threshold
timing_clock_phase_propagation
timing_clock_source_paths_unconstrained_mark_clock_used_as_data
timing_clock_source_use_driving_cell
timing_clock_uncertainty_from_to_precedence
timing_collection_all_fanin_fanout_traversal_mode
timing_collection_result_display_limit
timing_collection_variable_assignment_compatibility
timing_condition
timing_conditions
timing_constraint_disable_min_max_input_delay_worst_casing
timing_constraint_enable_detailed_report_invalid_begin_end_points
timing_constraint_enable_drv_limit_override
timing_constraint_enable_logging
timing_constraint_enable_report_invalid_begin_end_points
timing_constraint_enable_search_path
timing_constraint_enable_separate_multicycle_data_checks
timing_constraint_path_delay_exclude_check_delay_from_ignore_clock_latency
timing_constraint_path_delay_exclude_io_delay_from_ignore_clock_latency
timing_constraint_path_delay_exclude_unconstrained_endpoints
timing_constraint_path_delay_include_clock_pin_endpoints
timing_constraint_warn_for_timing_derate_exceeding_max_limit
timing_constraints_warning_on_partial_search_match
timing_continue_on_error
timing_cppr_enable_mismatch_transition_mode
timing_cppr_opposite_edge_mean_scale_factor
timing_cppr_opposite_edge_sigma_scale_factor
timing_cppr_opposite_edge_sigma_scale_factor_cell
timing_cppr_opposite_edge_sigma_scale_factor_net
timing_cppr_propagate_thru_latches
timing_cppr_remove_clock_to_data_pessimism
timing_cppr_self_loop_mode
timing_cppr_skip_clock_reconvergence
timing_cppr_skip_clock_reconvergence_for_unmatched_clocks
timing_cppr_threshold_ps
timing_cppr_transition_sense
timing_create_clock_default_propagated
timing_default_opcond_per_lib
timing_defer_mmmc_obj_updates
timing_derate_aocv_dynamic_delays
timing_derate_aocv_reference_point
timing_derate_dynamic_compatibility
timing_derate_incremental_adjust_additive_mode
timing_derate_negative_delay_backward_compatibility
timing_derate_ocv_reference_point
timing_derate_spatial_distance_unit
timing_disable_bus_contention_check
timing_disable_clock_period_checks
timing_disable_constant_propagation_for_sequential_cells
timing_disable_drv_report_on_constant_nets
timing_disable_floating_bus_check
timing_disable_genclk_combinational_blocking
timing_disable_inferred_clock_gating_checks
timing_disable_inout_output_side_timing_checks
timing_disable_internal_inout_cell_paths
timing_disable_internal_inout_net_arcs
timing_disable_lib_pulse_width_checks
timing_disable_library_data_to_data_checks
timing_disable_library_tieoffs
timing_disable_netlist_constants
timing_disable_nochange_checks
timing_disable_non_sequential_checks
timing_disable_output_as_clock_port
timing_disable_parallel_arcs
timing_disable_pulse_width_same_edge_si_cppr_mode
timing_disable_report_header_info
timing_disable_retime_clock_path_slew_propagation
timing_disable_sdf_retain_arc_merging
timing_disable_skew_checks
timing_disable_test_signal_arc
timing_disable_timing_model_latch_inferencing
timing_disable_tristate_disable_arcs
timing_disable_user_data_to_data_checks
timing_driving_cell_override_library
timing_enable_aocv_slack_based
timing_enable_case_analysis_conflict_warning
timing_enable_clock_phase_based_rise_fall_derating
timing_enable_clock_to_clock_clock_gating_check
timing_enable_data_through_clock_gating
timing_enable_derating_for_pulse_width_checks
timing_enable_early_late_data_slews_for_setuphold_mode_checks
timing_enable_genclk_divide_by_inherit_parent_duty_cycle
timing_enable_genclk_source_path_register_limit
timing_enable_generated_clock_edge_based_source_latency
timing_enable_get_obj_escaped_name_backward_compatible
timing_enable_get_objects_regexp_compatibility
timing_enable_hierarchical_get_nets_support
timing_enable_latch_thru_mode
timing_enable_latency_through_clock_gating
timing_enable_mmmc_loop_breaking
timing_enable_multi_drive_net_reduction_with_assertions
timing_enable_multi_frequency_latch_analysis
timing_enable_multicycle_data_check_compatibility
timing_enable_path_delay_to_unconstrained_endpoints_compatibility
timing_enable_pessimistic_cppr_for_reconvergent_clock_paths
timing_enable_power_ground_constants
timing_enable_preset_clear_arcs
timing_enable_pulse_latch
timing_enable_si_cppr
timing_enable_simultaneous_setup_hold_mode
timing_enable_spatial_derate_mode
timing_enable_timing_window_pessimism_removal
timing_enable_tristate_clock_gating
timing_enable_uncertainty_for_clock_checks
timing_enable_uncertainty_for_pulse_width_checks
timing_extract_model_aocv_mode
timing_extract_model_case_analysis_in_library
timing_extract_model_check_arcs_as_lvf
timing_extract_model_consider_design_level_drv
timing_extract_model_disable_cycle_adjustment
timing_extract_model_exhaustive_validation_dir
timing_extract_model_exhaustive_validation_mode
timing_extract_model_gating_as_nochange_arc
timing_extract_model_ideal_clock_latency_arc
timing_extract_model_include_applied_load_in_characterization_range
timing_extract_model_include_applied_slew_in_characterization_range
timing_extract_model_max_feedthru_characterization_load
timing_extract_model_non_borrowing_latch_path_as_setup
timing_extract_model_slew_propagation_mode
timing_extract_model_write_clock_checks_as_arc
timing_extract_model_write_clock_checks_as_scalar_tables
timing_extract_model_write_lvf
timing_extract_model_write_min_max_clock_tree_path
timing_generate_normalized_driver_waveform
timing_generated_clocks_allow_nested_assertions
timing_generated_clocks_inherit_ideal_latency
timing_get_of_objects_hier_compatibility
timing_hier_obj_name_compatibility
timing_ignore_lumped_rc_assertions
timing_inter_power_domain_derate_flow_use_path_segment_delay_difference
timing_io_use_clock_network_latency
timing_library_build_async_deassert_arc
timing_library_ccs_receiver_weight_factor
timing_library_convert_async_setuphold_to_recrem
timing_library_enable_advanced_capacitance_support
timing_library_generated_clock_use_group_name
timing_library_hold_constraint_corner_sigma_multiplier
timing_library_hold_sigma_multiplier
timing_library_infer_async_pins_from_timing_arcs
timing_library_infer_cap_range_from_ccs_receiver_model
timing_library_infer_cap_range_from_ecsm_receiver_model
timing_library_infer_socv_from_aocv
timing_library_interpolate_drv_values
timing_library_read_ccs_noise_data
timing_library_read_without_ecsm
timing_library_read_without_power
timing_library_read_without_sensitivity
timing_library_scale_aocv_to_socv_to_n_sigma
timing_library_setup_constraint_corner_sigma_multiplier
timing_library_setup_sigma_multiplier
timing_library_term_voltage_from_lib_pin
timing_library_use_two_piece_receiver_cap
timing_library_zero_negative_timing_check_arcs
timing_model_type
timing_multi_frequency_clock_rounding_factor
timing_normalized_driver_waveform_clip_linear_part
timing_normalized_driver_waveform_weight_factor
timing_nsigma_multiplier
timing_null_collection_return_compatibility
timing_path
timing_path_based_enable_exhaustive_depth_bounded_by_gba
timing_path_based_enable_report_launch_clock_path
timing_path_based_enable_verbose_mode
timing_path_based_exhaustive_enable_design_coverage
timing_path_based_exhaustive_max_paths_limit
timing_path_based_exhaustive_pba_bounded_mode
timing_path_based_low_memory_mode
timing_pba_exhaustive_path_nworst_limit
timing_point
timing_points
timing_prefix_module_name_with_library_generated_clock
timing_propagate_latch_data_uncertainty
timing_property_arrival_window_enable_tcl_dict_format
timing_property_return_null_collection_with_quiet
timing_rail_swing_checks_high_voltage_threshold
timing_rail_swing_checks_low_voltage_threshold
timing_recompute_sdf_in_setuphold_mode
timing_reduce_multi_drive_net_arcs
timing_reduce_multi_drive_net_arcs_threshold
timing_report_clock_pin_as_begin_point
timing_report_constraint_enable_extended_drv_format
timing_report_constraint_rise_fall_clock_period_check
timing_report_disable_max_paths_per_group
timing_report_drv_enable_clock_source_as_clock
timing_report_drv_enable_frequency_per_view
timing_report_drv_enable_slew_threshold_scaling
timing_report_enable_cppr_point
timing_report_enable_flag_field_symbols
timing_report_enable_markers
timing_report_enable_max_capacitance_drv_for_constant_nets
timing_report_enable_max_path_limit_warning
timing_report_enable_report_clock_timing_across_clock_pin
timing_report_enable_si_debug
timing_report_enable_unique_pins_multiple_capture_clock_paths
timing_report_enable_verbose_ssta_mode
timing_report_fields
timing_report_generated_clock_info
timing_report_group_based_mode
timing_report_max_transition_check_using_nsigma_slew
timing_report_property_fastest_clock_consider_data_phase
timing_report_pulse_width_matching_launch_capture_paths
timing_report_redirect_message_types
timing_report_retime_formatting_mode
timing_report_skip_constraint_loop_check
timing_report_timing_header_detail_info
timing_report_unconstrained_path_early_late_header
timing_report_unconstrained_paths
timing_report_use_receiver_model_capacitance
timing_report_use_worst_parallel_cell_arc
timing_resolve_driver_conflicts
timing_scaling_for_negative_checks
timing_scaling_for_negative_delays
timing_sdf_adjust_negative_setuphold
timing_sdf_enable_setuphold_scond_ccond
timing_self_loop_paths_no_skew_max_depth
timing_self_loop_paths_no_skew_max_slack
timing_set_clock_source_to_output_as_data
timing_socv_rc_variation_mode
timing_socv_statistical_min_max_mode
timing_socv_view_based_nsigma_multiplier_mode
timing_spatial_derate_chip_size
timing_spatial_derate_distance_mode
timing_suppress_escape_characters
timing_suppress_ilm_constraint_mismatches
timing_time_unit
timing_type
timing_use_clock_pin_attribute_for_clock_net_marking
timing_use_incremental_si_transition
timing_use_latch_early_launch_edge
timing_use_latch_time_borrow
timing_waveform_aware_pulse_width_checks_high_voltage_level
timing_waveform_aware_pulse_width_checks_low_voltage_level
timing_write_sdf_no_escape_backslash
to_arcs
to_lib_arcs
to_lib_pin
to_pin
tool_options
top_edge_type
top_enclosure
top_layer
top_mask
top_mask_layer_num
top_max_cut_car
top_one_side_layer_num
top_padding
top_preferred_layer
top_rects
top_rects_mask
top_sdps
top_width
total_cell_delta_delay
total_cell_delta_delay_mean
total_cell_delta_delay_sigma
total_delta_delay
total_delta_delay_mean
total_delta_delay_sigma
total_derate
total_derate_sigma
total_net_delta_delay
total_net_delta_delay_mean
total_net_delta_delay_sigma
trace_obj_macro_pins
trace_obj_max_fanin_fanout
trace_obj_register_inputs
trace_obj_register_outputs
track_count
track_index
track_pattern
track_patterns
transition_density
transition_type
tree_type
trim_grid
trim_grids
trim_metal_color
trim_metal_rect
trunk_routing_layers
trunk_routing_width_spacing
ui_precision
ui_precision_capacitance
ui_precision_derating
ui_precision_power
ui_precision_sensitivities
ui_precision_timing
underated_slack
use_cells
use_cells_only
user_class
user_constant_value
user_derate
user_derate_sigma
user_originator
user_subtype
user_type
vertical_demand
vertical_remaining
vertical_supply
via_def
via_def_rule
via_def_rules
via_defs
via_variation_file
view_name
virtual_wire
virtual_wires
voltage_threshold_group
what_if_capacitance
what_if_resistance
what_if_via
what_if_vias
what_if_wire
what_if_wires
when_end
when_library_string
when_start
wire_capacitance
wire_capacitance_max
wire_capacitance_max_fall
wire_capacitance_max_rise
wire_capacitance_min
wire_capacitance_min_fall
wire_capacitance_min_rise
wireload_models
worst_cell_delay
worst_cell_delay_mean
worst_cell_delay_sigma
worst_cell_delta_delay
worst_cell_delta_delay_mean
worst_cell_delta_delay_sigma
worst_delay
worst_delay_mean
worst_delay_sigma
worst_delta_delay
worst_delta_delay_mean
worst_delta_delay_sigma
worst_manhattan_length
worst_manhattan_length_net_name
worst_net_delay
worst_net_delay_mean
worst_net_delay_sigma
worst_net_delta_delay
worst_net_delta_delay_mean
worst_net_delta_delay_sigma
write_db_auto_save_user_globals
write_db_binary_timing_constraints
write_db_cmd_file_limit
write_db_copy_timing_constraints_always
write_db_create_read_file
write_db_include_metal_fill_rules
write_db_save_unused_lef_block_names
write_def_compress_vias
write_def_hierarchy_delimiter
write_def_include_lef_ndr
write_def_include_lef_vias
write_def_lef_out_version
write_def_polygon_die_area
write_def_stream_check_uncolored
write_lec_dft_constraints
write_lec_directory_naming_style
write_lec_files
write_lef_abstract_customer_header
write_netlist_full_pin_out
write_netlist_port_association_style
write_stream_allow_path_type4
write_stream_cell_instance_color
write_stream_cell_master_color
write_stream_cell_name_prefix
write_stream_cell_name_suffix
write_stream_check_map_file
write_stream_compatible
write_stream_define_via_name
write_stream_ignore_fixed_mask
write_stream_label_all_pin_shape
write_stream_merge_append
write_stream_merge_trim_shapes
write_stream_oasis_cell_offset
write_stream_oasis_compression
write_stream_oasis_layer_name
write_stream_pin_text_orientation
write_stream_remove_nets
write_stream_snap_to_mfg
write_stream_stream_convert_rect_to_path
write_stream_stream_version
write_stream_text_size
write_stream_uniquify_cell_names_prefix
write_stream_via_names
write_stream_virtual_connection
wrong_way_min_width
wrong_way_spacing
wrong_way_width
wsp_oa_width_spacing_pattern
wsp_oa_width_spacing_snap_pattern_def
wsp_offset
wsp_pattern
wsp_pattern_masks
