// Seed: 1563524894
module module_0 (
    output uwire id_0,
    input  wire  id_1,
    input  wor   id_2
);
  logic id_4 = -1'd0;
  wire  id_5;
  assign id_0 = id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd50,
    parameter id_2 = 32'd30,
    parameter id_4 = 32'd73
) (
    input wire _id_0,
    input wor id_1,
    input supply1 _id_2,
    output tri1 id_3,
    input supply0 _id_4,
    input uwire id_5
);
  wire [1 : id_2] id_7;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5
  );
  logic [id_4  -  id_4 : -1] id_9;
  wire [1 'b0 : id_0] id_10;
  logic id_11;
endmodule
