Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 13:58:28 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/rgb_tr/rgb_tr_ED97_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 SharedReg1_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Subtract1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.098ns (33.764%)  route 2.154ns (66.236%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 5.696 - 4.000 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.166ns (routing 0.170ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.155ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=3254, routed)        1.166     2.117    SharedReg1_instance/clk_IBUF_BUFG
    SLICE_X117Y404       FDCE                                         r  SharedReg1_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y404       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.196 r  SharedReg1_instance/Y_reg[0]/Q
                         net (fo=11, routed)          0.444     2.640    SharedReg2_instance/Y_reg[33]_0[0]
    SLICE_X124Y408       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     2.790 r  SharedReg2_instance/geqOp_carry_i_16__0/O
                         net (fo=1, routed)           0.013     2.803    Subtract1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X124Y408       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     2.995 r  Subtract1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.021    Subtract1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X124Y409       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.036 r  Subtract1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.062    Subtract1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X124Y410       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.114 r  Subtract1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.341     3.455    SharedReg2_instance/Y_reg[33]_1[0]
    SLICE_X123Y404       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.138     3.593 f  SharedReg2_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.182     3.775    SharedReg2_instance/Subtract1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X124Y404       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.828 f  SharedReg2_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.168     3.996    SharedReg2_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X125Y404       LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.046 f  SharedReg2_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.393     4.439    SharedReg2_instance/shiftVal__5[0]
    SLICE_X127Y407       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097     4.536 r  SharedReg2_instance/shiftedFracY_d1[32]_i_3__0/O
                         net (fo=6, routed)           0.318     4.854    SharedReg2_instance/shiftedFracY_d1[32]_i_3__0_n_0
    SLICE_X126Y407       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.002 r  SharedReg2_instance/shiftedFracY_d1[36]_i_1__0/O
                         net (fo=2, routed)           0.194     5.196    SharedReg2_instance/level4__0[4]
    SLICE_X125Y406       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     5.320 r  SharedReg2_instance/shiftedFracY_d1[20]_i_1__0/O
                         net (fo=1, routed)           0.049     5.369    Subtract1_impl_instance/FPAddSubOp_instance/D[9]
    SLICE_X125Y406       FDRE                                         r  Subtract1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=3254, routed)        1.036     5.696    Subtract1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X125Y406       FDRE                                         r  Subtract1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.359     6.055    
                         clock uncertainty           -0.035     6.019    
    SLICE_X125Y406       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.044    Subtract1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  0.676    




