Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: RICPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RICPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RICPU"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : RICPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Xilinx\aklis\teoca\EXPR9\ipcore_dir\RAM.v" into library work
Parsing module <RAM>.
Analyzing Verilog file "D:\Xilinx\aklis\teoca\EXPR9\ipcore_dir\IROM.v" into library work
Parsing module <IROM>.
Analyzing Verilog file "D:\Xilinx\aklis\teoca\EXPR9\MAIN.v" into library work
Parsing module <MAIN>.
Parsing module <RICPU>.
Parsing module <IF_M>.
Parsing module <register>.
Parsing module <ALU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <RICPU>.

Elaborating module <ALU>.
WARNING:HDLCompiler:1016 - "D:\Xilinx\aklis\teoca\EXPR9\MAIN.v" Line 202: Port wea is not connected to this instance

Elaborating module <IF_M>.

Elaborating module <IROM>.
WARNING:HDLCompiler:1499 - "D:\Xilinx\aklis\teoca\EXPR9\ipcore_dir\IROM.v" Line 39: Empty module <IROM> remains a black box.
WARNING:HDLCompiler:552 - "D:\Xilinx\aklis\teoca\EXPR9\MAIN.v" Line 202: Input port wea[0] is not connected on this instance

Elaborating module <register>.

Elaborating module <RAM>.
WARNING:HDLCompiler:1499 - "D:\Xilinx\aklis\teoca\EXPR9\ipcore_dir\RAM.v" Line 39: Empty module <RAM> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RICPU>.
    Related source file is "D:\Xilinx\aklis\teoca\EXPR9\MAIN.v".
    Found 1-bit register for signal <FR_ZF>.
    Found 1-bit register for signal <FR_OF>.
    Found 1-bit tristate buffer for signal <rd_rt_s> created at line 117
    Found 1-bit tristate buffer for signal <alu_mem_s> created at line 117
WARNING:Xst:737 - Found 1-bit latch for signal <imm_s>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   8 Multiplexer(s).
	inferred   2 Tristate(s).
Unit <RICPU> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\Xilinx\aklis\teoca\EXPR9\MAIN.v".
    Found 33-bit subtractor for signal <GND_2_o_GND_2_o_sub_7_OUT> created at line 293.
    Found 33-bit adder for signal <n0033> created at line 289.
    Found 32-bit shifter logical left for signal <B[31]_A[31]_shift_left_9_OUT> created at line 308
    Found 32-bit 8-to-1 multiplexer for signal <F> created at line 271.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_8_o> created at line 297
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <IF_M>.
    Related source file is "D:\Xilinx\aklis\teoca\EXPR9\MAIN.v".
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <PC_new> created at line 207.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <IF_M> synthesized.

Synthesizing Unit <register>.
    Related source file is "D:\Xilinx\aklis\teoca\EXPR9\MAIN.v".
    Found 1024-bit register for signal <n0083>.
    Found 32-bit 32-to-1 multiplexer for signal <R_Addr_A[4]_REGISTERS[31][31]_wide_mux_1_OUT> created at line 238.
    Found 32-bit 32-to-1 multiplexer for signal <R_Addr_B[4]_REGISTERS[31][31]_wide_mux_4_OUT> created at line 239.
    Found 32-bit 32-to-1 multiplexer for signal <W_Addr[4]_REGISTERS[31][31]_wide_mux_40_OUT> created at line 257.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  69 Multiplexer(s).
Unit <register> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 4
 1-bit register                                        : 2
 1024-bit register                                     : 1
 32-bit register                                       : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 82
 1-bit 2-to-1 multiplexer                              : 7
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 69
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 6
 1-bit xor2                                            : 5
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM.ngc>.
Reading core <ipcore_dir/IROM.ngc>.
Loading core <RAM> for timing and area information for instance <theRAM>.
Loading core <IROM> for timing and area information for instance <Inst_addr>.

Synthesizing (advanced) Unit <IF_M>.
The following registers are absorbed into accumulator <PC>: 1 register on signal <PC>.
Unit <IF_M> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 1026
 Flip-Flops                                            : 1026
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 82
 1-bit 2-to-1 multiplexer                              : 7
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 69
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 6
 1-bit xor2                                            : 5
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <IFM/PC_0> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_1> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_8> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_9> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_10> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_11> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_12> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_13> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_14> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_15> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_16> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_17> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_18> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_19> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_20> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_21> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_22> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_23> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_24> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_25> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_26> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_27> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_28> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_29> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_30> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2677 - Node <IFM/PC_31> of sequential type is unconnected in block <RICPU>.
WARNING:Xst:2042 - Unit RICPU: 2 internal tristates are replaced by logic (pull-up yes): alu_mem_s, rd_rt_s.

Optimizing unit <RICPU> ...

Optimizing unit <register> ...

Optimizing unit <ALU> ...
WARNING:Xst:1710 - FF/Latch <REGS/REGISTERS_31_992> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_993> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_994> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_995> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_996> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_997> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_998> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_999> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1000> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1001> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1002> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1003> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1004> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1005> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1006> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1007> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1008> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1009> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1010> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1011> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1012> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1013> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1014> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1015> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1016> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1017> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1018> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1019> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1020> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1021> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1022> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REGS/REGISTERS_31_1023> (without init value) has a constant value of 0 in block <RICPU>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RICPU, actual ratio is 35.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1000
 Flip-Flops                                            : 1000

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RICPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2704
#      GND                         : 3
#      INV                         : 2
#      LUT1                        : 4
#      LUT2                        : 5
#      LUT3                        : 1003
#      LUT4                        : 141
#      LUT5                        : 153
#      LUT6                        : 1195
#      MUXCY                       : 87
#      MUXF7                       : 37
#      VCC                         : 3
#      XORCY                       : 71
# FlipFlops/Latches                : 1001
#      FD_1                        : 2
#      FDC                         : 998
#      LD_1                        : 1
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 138
#      IBUF                        : 1
#      OBUF                        : 137

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1001  out of  18224     5%  
 Number of Slice LUTs:                 2503  out of   9112    27%  
    Number used as Logic:              2503  out of   9112    27%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2504
   Number with an unused Flip Flop:    1503  out of   2504    60%  
   Number with an unused LUT:             1  out of   2504     0%  
   Number of fully used LUT-FF pairs:  1000  out of   2504    39%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         140
 Number of bonded IOBs:                 140  out of    232    60%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                      | Clock buffer(FF name)  | Load  |
------------------------------------------------------------------+------------------------+-------+
op_code[5]_GND_1_o_equal_14_o(op_code[5]_GND_1_o_equal_14_o<5>1:O)| NONE(*)(imm_s)         | 1     |
clk                                                               | BUFGP                  | 1001  |
clk_ram                                                           | BUFGP                  | 1     |
------------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 26.480ns (Maximum Frequency: 37.764MHz)
   Minimum input arrival time before clock: 3.858ns
   Maximum output required time after clock: 14.293ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 26.480ns (frequency: 37.764MHz)
  Total number of paths / destination ports: 11465062 / 1012
-------------------------------------------------------------------------
Delay:               13.240ns (Levels of Logic = 11)
  Source:            IFM/Inst_addr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       REGS/REGISTERS_31_480 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: IFM/Inst_addr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to REGS/REGISTERS_31_480
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO5  259   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<21>)
     end scope: 'IFM/Inst_addr:douta<21>'
     LUT6:I4->O            1   0.203   0.827  REGS/Mmux_R_Addr_A[4]_REGISTERS[31][31]_wide_mux_1_OUT_831 (REGS/Mmux_R_Addr_A[4]_REGISTERS[31][31]_wide_mux_1_OUT_831)
     LUT6:I2->O            1   0.203   0.684  REGS/Mmux_R_Addr_A[4]_REGISTERS[31][31]_wide_mux_1_OUT_310 (REGS/Mmux_R_Addr_A[4]_REGISTERS[31][31]_wide_mux_1_OUT_310)
     LUT4:I2->O            7   0.203   1.138  REGS/Mmux_R_Data_A111 (A_19_OBUF)
     LUT6:I0->O            3   0.203   0.879  theALU/out3 (theALU/out2)
     LUT6:I3->O           17   0.205   1.028  theALU/out7 (theALU/_n0037)
     LUT6:I5->O            1   0.205   0.000  theALU/Mmux_F_3_lut1 (theALU/Mmux_F_3_lut1)
     MUXCY:S->O            1   0.366   0.580  theALU/Mmux_F_3_cy1 (theALU/Mmux_F_3)
     LUT3:I2->O            7   0.205   0.774  theALU/Mmux_F_2_f71 (MW_0_OBUF)
     LUT5:I4->O           16   0.205   1.005  REGS/REGISTERS[0][31]_REGISTERS[0][31]_mux_74_OUT<0>11 (REGS/REGISTERS[0][31]_REGISTERS[0][31]_mux_74_OUT<0>1)
     LUT3:I2->O            1   0.205   0.000  REGS/REGISTERS[0][31]_REGISTERS[0][31]_mux_74_OUT<0>2 (REGS/REGISTERS[0][31]_REGISTERS[0][31]_mux_74_OUT<0>)
     FDC:D                     0.102          REGS/REGISTERS_31_0
    ----------------------------------------
    Total                     13.240ns (4.155ns logic, 9.085ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 998 / 998
-------------------------------------------------------------------------
Offset:              3.858ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       IFM/PC_2 (FF)
  Destination Clock: clk rising

  Data Path: rst to IFM/PC_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           998   1.222   2.206  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          IFM/PC_2
    ----------------------------------------
    Total                      3.858ns (1.652ns logic, 2.206ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 388422 / 104
-------------------------------------------------------------------------
Offset:              14.293ns (Levels of Logic = 10)
  Source:            IFM/Inst_addr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       ALU_F<0> (PAD)
  Source Clock:      clk rising

  Data Path: IFM/Inst_addr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to ALU_F<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO5  259   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<21>)
     end scope: 'IFM/Inst_addr:douta<21>'
     LUT6:I4->O            1   0.203   0.827  REGS/Mmux_R_Addr_A[4]_REGISTERS[31][31]_wide_mux_1_OUT_831 (REGS/Mmux_R_Addr_A[4]_REGISTERS[31][31]_wide_mux_1_OUT_831)
     LUT6:I2->O            1   0.203   0.684  REGS/Mmux_R_Addr_A[4]_REGISTERS[31][31]_wide_mux_1_OUT_310 (REGS/Mmux_R_Addr_A[4]_REGISTERS[31][31]_wide_mux_1_OUT_310)
     LUT4:I2->O            7   0.203   1.138  REGS/Mmux_R_Data_A111 (A_19_OBUF)
     LUT6:I0->O            3   0.203   0.879  theALU/out3 (theALU/out2)
     LUT6:I3->O           17   0.205   1.028  theALU/out7 (theALU/_n0037)
     LUT6:I5->O            1   0.205   0.000  theALU/Mmux_F_3_lut1 (theALU/Mmux_F_3_lut1)
     MUXCY:S->O            1   0.366   0.580  theALU/Mmux_F_3_cy1 (theALU/Mmux_F_3)
     LUT3:I2->O            7   0.205   0.773  theALU/Mmux_F_2_f71 (MW_0_OBUF)
     OBUF:I->O                 2.571          ALU_F_0_OBUF (ALU_F<0>)
    ----------------------------------------
    Total                     14.293ns (6.214ns logic, 8.079ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'op_code[5]_GND_1_o_equal_14_o'
  Total number of paths / destination ports: 500 / 34
-------------------------------------------------------------------------
Offset:              10.874ns (Levels of Logic = 7)
  Source:            imm_s (LATCH)
  Destination:       ALU_F<30> (PAD)
  Source Clock:      op_code[5]_GND_1_o_equal_14_o rising

  Data Path: imm_s to ALU_F<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q            30   0.498   1.368  imm_s (imm_s)
     LUT2:I0->O            8   0.203   1.147  imm_s11 (imm_s_mmx_out)
     LUT6:I1->O            8   0.203   1.167  Mmux_B151 (B_22_OBUF)
     LUT6:I0->O            2   0.203   0.617  theALU/Sh221 (theALU/Sh22)
     LUT5:I4->O            1   0.205   0.827  theALU/Mmux_F232 (theALU/Mmux_F231)
     LUT6:I2->O            3   0.203   0.879  theALU/Mmux_F233 (theALU/Mmux_F232)
     LUT6:I3->O            1   0.205   0.579  theALU/Mmux_F235 (ALU_F_30_OBUF)
     OBUF:I->O                 2.571          ALU_F_30_OBUF (ALU_F<30>)
    ----------------------------------------
    Total                     10.874ns (4.291ns logic, 6.583ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ram'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.071ns (Levels of Logic = 2)
  Source:            theRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       Mem_R_Data<25> (PAD)
  Source Clock:      clk_ram rising

  Data Path: theRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to Mem_R_Data<25>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO9    3   1.850   0.650  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<25>)
     end scope: 'theRAM:douta<25>'
     OBUF:I->O                 2.571          Mem_R_Data_25_OBUF (Mem_R_Data<25>)
    ----------------------------------------
    Total                      5.071ns (4.421ns logic, 0.650ns route)
                                       (87.2% logic, 12.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |    1.833|         |   13.240|         |
clk_ram                      |         |         |    5.663|         |
op_code[5]_GND_1_o_equal_14_o|         |         |    9.763|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_ram
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |   12.072|    9.545|         |         |
op_code[5]_GND_1_o_equal_14_o|    7.115|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock op_code[5]_GND_1_o_equal_14_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.284|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.53 secs
 
--> 

Total memory usage is 384632 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   64 (   0 filtered)
Number of infos    :    1 (   0 filtered)

