Analysis & Synthesis report for ex20_top
Thu Dec 08 16:22:21 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |ex20_top|processor:DUMMY|delay:DELAY_B|pulse_gen:PULSE2|state
 10. State Machine - |ex20_top|processor:DUMMY|delay:DELAY_A|pulse_gen:PULSE2|state
 11. State Machine - |ex20_top|processor:DUMMY|pulse_gen:PULSE2|state
 12. State Machine - |ex20_top|spi2adc:SPI_ADC|sr_state
 13. State Machine - |ex20_top|spi2dac:SPI_DAC|sr_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for processor:DUMMY|delay:DELAY_A|RAM:DELAY|altsyncram:altsyncram_component|altsyncram_4j02:auto_generated
 20. Source assignments for processor:DUMMY|delay:DELAY_B|RAM:DELAY|altsyncram:altsyncram_component|altsyncram_4j02:auto_generated
 21. Parameter Settings for User Entity Instance: clktick_16:GEN_10K
 22. Parameter Settings for User Entity Instance: spi2dac:SPI_DAC
 23. Parameter Settings for User Entity Instance: spi2adc:SPI_ADC
 24. Parameter Settings for User Entity Instance: processor:DUMMY
 25. Parameter Settings for User Entity Instance: processor:DUMMY|pulse_gen:PULSE2
 26. Parameter Settings for User Entity Instance: processor:DUMMY|delay:DELAY_A|pulse_gen:PULSE2
 27. Parameter Settings for User Entity Instance: processor:DUMMY|delay:DELAY_A|RAM:DELAY|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: processor:DUMMY|delay:DELAY_B|pulse_gen:PULSE2
 29. Parameter Settings for User Entity Instance: processor:DUMMY|delay:DELAY_B|RAM:DELAY|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: processor:DUMMY|mult:GAIN_A|lpm_mult:lpm_mult_component
 31. Parameter Settings for User Entity Instance: processor:DUMMY|mult:GAIN_B|lpm_mult:lpm_mult_component
 32. altsyncram Parameter Settings by Entity Instance
 33. lpm_mult Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "spi2adc:SPI_ADC"
 35. Port Connectivity Checks: "clktick_16:GEN_10K"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 08 16:22:21 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; ex20_top                                    ;
; Top-level Entity Name           ; ex20_top                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 170                                         ;
; Total pins                      ; 20                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 9,216                                       ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ex20_top           ; ex20_top           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; ../mylib/spi2dac_v3.v            ; yes             ; User Verilog HDL File        ; Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/mylib/spi2dac_v3.v          ;         ;
; ../mylib/spi2adc_v3.v            ; yes             ; User Verilog HDL File        ; Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/mylib/spi2adc_v3.v          ;         ;
; pitch_change.v                   ; yes             ; User Verilog HDL File        ; Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/pitch_change.v         ;         ;
; pulse_gen.v                      ; yes             ; User Verilog HDL File        ; Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/pulse_gen.v            ;         ;
; RAM.v                            ; yes             ; User Wizard-Generated File   ; Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/RAM.v                  ;         ;
; pwm.v                            ; yes             ; User Verilog HDL File        ; Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/pwm.v                  ;         ;
; mult.v                           ; yes             ; User Wizard-Generated File   ; Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/mult.v                 ;         ;
; delay.v                          ; yes             ; User Verilog HDL File        ; Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/delay.v                ;         ;
; clktick_16.v                     ; yes             ; User Verilog HDL File        ; Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/clktick_16.v           ;         ;
; ex20_top.v                       ; yes             ; User Verilog HDL File        ; Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/ex20_top.v             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_4j02.tdf           ; yes             ; Auto-Generated Megafunction  ; Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/db/altsyncram_4j02.tdf ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf                              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.inc                              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                              ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                              ;         ;
; db/mult_5so.v                    ; yes             ; Auto-Generated Megafunction  ; Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/db/mult_5so.v          ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 98             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 155            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 9              ;
;     -- 5 input functions                    ; 23             ;
;     -- 4 input functions                    ; 19             ;
;     -- <=3 input functions                  ; 104            ;
;                                             ;                ;
; Dedicated logic registers                   ; 170            ;
;                                             ;                ;
; I/O pins                                    ; 20             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 9216           ;
;                                             ;                ;
; Total DSP Blocks                            ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 166            ;
; Total fan-out                               ; 1355           ;
; Average fan-out                             ; 3.53           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name     ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |ex20_top                                       ; 155 (0)           ; 170 (0)      ; 9216              ; 1          ; 20   ; 0            ; |ex20_top                                                                                                        ; ex20_top        ; work         ;
;    |clktick_16:GEN_10K|                         ; 20 (20)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |ex20_top|clktick_16:GEN_10K                                                                                     ; clktick_16      ; work         ;
;    |processor:DUMMY|                            ; 76 (46)           ; 70 (57)      ; 9216              ; 1          ; 0    ; 0            ; |ex20_top|processor:DUMMY                                                                                        ; processor       ; work         ;
;       |delay:DELAY_A|                           ; 19 (18)           ; 11 (9)       ; 4608              ; 0          ; 0    ; 0            ; |ex20_top|processor:DUMMY|delay:DELAY_A                                                                          ; delay           ; work         ;
;          |RAM:DELAY|                            ; 0 (0)             ; 0 (0)        ; 4608              ; 0          ; 0    ; 0            ; |ex20_top|processor:DUMMY|delay:DELAY_A|RAM:DELAY                                                                ; RAM             ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4608              ; 0          ; 0    ; 0            ; |ex20_top|processor:DUMMY|delay:DELAY_A|RAM:DELAY|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;                |altsyncram_4j02:auto_generated| ; 0 (0)             ; 0 (0)        ; 4608              ; 0          ; 0    ; 0            ; |ex20_top|processor:DUMMY|delay:DELAY_A|RAM:DELAY|altsyncram:altsyncram_component|altsyncram_4j02:auto_generated ; altsyncram_4j02 ; work         ;
;          |pulse_gen:PULSE2|                     ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |ex20_top|processor:DUMMY|delay:DELAY_A|pulse_gen:PULSE2                                                         ; pulse_gen       ; work         ;
;       |delay:DELAY_B|                           ; 9 (9)             ; 0 (0)        ; 4608              ; 0          ; 0    ; 0            ; |ex20_top|processor:DUMMY|delay:DELAY_B                                                                          ; delay           ; work         ;
;          |RAM:DELAY|                            ; 0 (0)             ; 0 (0)        ; 4608              ; 0          ; 0    ; 0            ; |ex20_top|processor:DUMMY|delay:DELAY_B|RAM:DELAY                                                                ; RAM             ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4608              ; 0          ; 0    ; 0            ; |ex20_top|processor:DUMMY|delay:DELAY_B|RAM:DELAY|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;                |altsyncram_4j02:auto_generated| ; 0 (0)             ; 0 (0)        ; 4608              ; 0          ; 0    ; 0            ; |ex20_top|processor:DUMMY|delay:DELAY_B|RAM:DELAY|altsyncram:altsyncram_component|altsyncram_4j02:auto_generated ; altsyncram_4j02 ; work         ;
;       |pulse_gen:PULSE2|                        ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |ex20_top|processor:DUMMY|pulse_gen:PULSE2                                                                       ; pulse_gen       ; work         ;
;    |pwm:PWM_DAC|                                ; 19 (19)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |ex20_top|pwm:PWM_DAC                                                                                            ; pwm             ; work         ;
;    |spi2adc:SPI_ADC|                            ; 23 (23)           ; 40 (40)      ; 0                 ; 0          ; 0    ; 0            ; |ex20_top|spi2adc:SPI_ADC                                                                                        ; spi2adc         ; work         ;
;    |spi2dac:SPI_DAC|                            ; 17 (17)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ex20_top|spi2dac:SPI_DAC                                                                                        ; spi2dac         ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; processor:DUMMY|delay:DELAY_A|RAM:DELAY|altsyncram:altsyncram_component|altsyncram_4j02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 9            ; 512          ; 9            ; 4608 ; None ;
; processor:DUMMY|delay:DELAY_B|RAM:DELAY|altsyncram:altsyncram_component|altsyncram_4j02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 9            ; 512          ; 9            ; 4608 ; None ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 1           ;
;                                   ;             ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |ex20_top|processor:DUMMY|delay:DELAY_B|pulse_gen:PULSE2|state ;
+----------------+------------+----------------+---------------------------------+
; Name           ; state.IDLE ; state.WAIT_LOW ; state.IN_HIGH                   ;
+----------------+------------+----------------+---------------------------------+
; state.IDLE     ; 0          ; 0              ; 0                               ;
; state.IN_HIGH  ; 1          ; 0              ; 1                               ;
; state.WAIT_LOW ; 1          ; 1              ; 0                               ;
+----------------+------------+----------------+---------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |ex20_top|processor:DUMMY|delay:DELAY_A|pulse_gen:PULSE2|state ;
+----------------+------------+----------------+---------------------------------+
; Name           ; state.IDLE ; state.WAIT_LOW ; state.IN_HIGH                   ;
+----------------+------------+----------------+---------------------------------+
; state.IDLE     ; 0          ; 0              ; 0                               ;
; state.IN_HIGH  ; 1          ; 0              ; 1                               ;
; state.WAIT_LOW ; 1          ; 1              ; 0                               ;
+----------------+------------+----------------+---------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |ex20_top|processor:DUMMY|pulse_gen:PULSE2|state ;
+----------------+------------+----------------+-------------------+
; Name           ; state.IDLE ; state.WAIT_LOW ; state.IN_HIGH     ;
+----------------+------------+----------------+-------------------+
; state.IDLE     ; 0          ; 0              ; 0                 ;
; state.IN_HIGH  ; 1          ; 0              ; 1                 ;
; state.WAIT_LOW ; 1          ; 1              ; 0                 ;
+----------------+------------+----------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |ex20_top|spi2adc:SPI_ADC|sr_state                                       ;
+------------------------+---------------+------------------------+------------------------+
; Name                   ; sr_state.IDLE ; sr_state.WAIT_CSB_HIGH ; sr_state.WAIT_CSB_FALL ;
+------------------------+---------------+------------------------+------------------------+
; sr_state.IDLE          ; 0             ; 0                      ; 0                      ;
; sr_state.WAIT_CSB_FALL ; 1             ; 0                      ; 1                      ;
; sr_state.WAIT_CSB_HIGH ; 1             ; 1                      ; 0                      ;
+------------------------+---------------+------------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |ex20_top|spi2dac:SPI_DAC|sr_state                                       ;
+------------------------+---------------+------------------------+------------------------+
; Name                   ; sr_state.IDLE ; sr_state.WAIT_CSB_HIGH ; sr_state.WAIT_CSB_FALL ;
+------------------------+---------------+------------------------+------------------------+
; sr_state.IDLE          ; 0             ; 0                      ; 0                      ;
; sr_state.WAIT_CSB_FALL ; 1             ; 0                      ; 1                      ;
; sr_state.WAIT_CSB_HIGH ; 1             ; 1                      ; 0                      ;
+------------------------+---------------+------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; Register name                                                                                            ; Reason for Removal                                                    ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; processor:DUMMY|GB[7]                                                                                    ; Stuck at GND due to stuck port data_in                                ;
; processor:DUMMY|GA[7]                                                                                    ; Stuck at GND due to stuck port data_in                                ;
; processor:DUMMY|mult:GAIN_A|lpm_mult:lpm_mult_component|mult_5so:auto_generated|result_output_reg[0..16] ; Lost fanout                                                           ;
; processor:DUMMY|mult:GAIN_B|lpm_mult:lpm_mult_component|mult_5so:auto_generated|result_output_reg[0..16] ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][17]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][18]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][19]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][20]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][21]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][22]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][23]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][24]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][25]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][26]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][27]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][28]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][29]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][30]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][31]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][32]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][33]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][34]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][35]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][36]                                                                       ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][37]                                                                       ; Lost fanout                                                           ;
; spi2dac:SPI_DAC|clk_1MHz                                                                                 ; Merged with spi2adc:SPI_ADC|clk_1MHz                                  ;
; spi2dac:SPI_DAC|tick                                                                                     ; Merged with spi2adc:SPI_ADC|tick                                      ;
; spi2dac:SPI_DAC|ctr[4]                                                                                   ; Merged with spi2adc:SPI_ADC|ctr[4]                                    ;
; spi2dac:SPI_DAC|ctr[3]                                                                                   ; Merged with spi2adc:SPI_ADC|ctr[3]                                    ;
; spi2dac:SPI_DAC|ctr[2]                                                                                   ; Merged with spi2adc:SPI_ADC|ctr[2]                                    ;
; spi2dac:SPI_DAC|ctr[1]                                                                                   ; Merged with spi2adc:SPI_ADC|ctr[1]                                    ;
; spi2dac:SPI_DAC|ctr[0]                                                                                   ; Merged with spi2adc:SPI_ADC|ctr[0]                                    ;
; processor:DUMMY|KB[6]                                                                                    ; Merged with processor:DUMMY|KA[6]                                     ;
; processor:DUMMY|KB[5]                                                                                    ; Merged with processor:DUMMY|KA[5]                                     ;
; processor:DUMMY|KB[4]                                                                                    ; Merged with processor:DUMMY|KA[4]                                     ;
; processor:DUMMY|KB[3]                                                                                    ; Merged with processor:DUMMY|KA[3]                                     ;
; processor:DUMMY|KB[2]                                                                                    ; Merged with processor:DUMMY|KA[2]                                     ;
; processor:DUMMY|KB[1]                                                                                    ; Merged with processor:DUMMY|KA[1]                                     ;
; processor:DUMMY|KB[0]                                                                                    ; Merged with processor:DUMMY|KA[0]                                     ;
; processor:DUMMY|delay:DELAY_B|ctr[8]                                                                     ; Merged with processor:DUMMY|delay:DELAY_A|ctr[8]                      ;
; processor:DUMMY|delay:DELAY_B|ctr[7]                                                                     ; Merged with processor:DUMMY|delay:DELAY_A|ctr[7]                      ;
; processor:DUMMY|delay:DELAY_B|ctr[6]                                                                     ; Merged with processor:DUMMY|delay:DELAY_A|ctr[6]                      ;
; processor:DUMMY|delay:DELAY_B|ctr[5]                                                                     ; Merged with processor:DUMMY|delay:DELAY_A|ctr[5]                      ;
; processor:DUMMY|delay:DELAY_B|ctr[4]                                                                     ; Merged with processor:DUMMY|delay:DELAY_A|ctr[4]                      ;
; processor:DUMMY|delay:DELAY_B|ctr[3]                                                                     ; Merged with processor:DUMMY|delay:DELAY_A|ctr[3]                      ;
; processor:DUMMY|delay:DELAY_B|ctr[2]                                                                     ; Merged with processor:DUMMY|delay:DELAY_A|ctr[2]                      ;
; processor:DUMMY|delay:DELAY_B|ctr[1]                                                                     ; Merged with processor:DUMMY|delay:DELAY_A|ctr[1]                      ;
; processor:DUMMY|delay:DELAY_B|ctr[0]                                                                     ; Merged with processor:DUMMY|delay:DELAY_A|ctr[0]                      ;
; spi2dac:SPI_DAC|shift_reg[0,1]                                                                           ; Stuck at GND due to stuck port data_in                                ;
; processor:DUMMY|delay:DELAY_B|pulse_gen:PULSE2|state.IN_HIGH                                             ; Lost fanout                                                           ;
; processor:DUMMY|delay:DELAY_B|pulse_gen:PULSE2|state.WAIT_LOW                                            ; Lost fanout                                                           ;
; processor:DUMMY|delay:DELAY_A|pulse_gen:PULSE2|state.IN_HIGH                                             ; Lost fanout                                                           ;
; processor:DUMMY|delay:DELAY_A|pulse_gen:PULSE2|state.WAIT_LOW                                            ; Lost fanout                                                           ;
; processor:DUMMY|pulse_gen:PULSE2|state.IN_HIGH                                                           ; Lost fanout                                                           ;
; processor:DUMMY|pulse_gen:PULSE2|state.WAIT_LOW                                                          ; Lost fanout                                                           ;
; processor:DUMMY|delay:DELAY_B|pulse_gen:PULSE2|pulse                                                     ; Merged with processor:DUMMY|delay:DELAY_A|pulse_gen:PULSE2|pulse      ;
; processor:DUMMY|KB[7]                                                                                    ; Merged with processor:DUMMY|KA[7]                                     ;
; processor:DUMMY|delay:DELAY_B|pulse_gen:PULSE2|state.IDLE                                                ; Merged with processor:DUMMY|delay:DELAY_A|pulse_gen:PULSE2|state.IDLE ;
; processor:DUMMY|Add3~mac_pl[0][0]                                                                        ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][1]                                                                        ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][2]                                                                        ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][3]                                                                        ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][4]                                                                        ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][5]                                                                        ; Lost fanout                                                           ;
; processor:DUMMY|Add3~mac_pl[0][6]                                                                        ; Lost fanout                                                           ;
; Total Number of Removed Registers = 98                                                                   ;                                                                       ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                       ;
+------------------------------+---------------------------+----------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------------------+---------------------------+----------------------------------------+
; spi2dac:SPI_DAC|shift_reg[0] ; Stuck at GND              ; spi2dac:SPI_DAC|shift_reg[1]           ;
;                              ; due to stuck port data_in ;                                        ;
+------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 170   ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 54    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; spi2adc:SPI_ADC|adc_cs                 ; 13      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ex20_top|spi2dac:SPI_DAC|shift_reg[13] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ex20_top|spi2dac:SPI_DAC|shift_reg[7]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ex20_top|processor:DUMMY|Mux7          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |ex20_top|spi2dac:SPI_DAC|Selector0     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:DUMMY|delay:DELAY_A|RAM:DELAY|altsyncram:altsyncram_component|altsyncram_4j02:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:DUMMY|delay:DELAY_B|RAM:DELAY|altsyncram:altsyncram_component|altsyncram_4j02:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clktick_16:GEN_10K ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N_BIT          ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi2dac:SPI_DAC ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; BUF            ; 1     ; Unsigned Binary                     ;
; GA_N           ; 1     ; Unsigned Binary                     ;
; SHDN_N         ; 1     ; Unsigned Binary                     ;
; TC             ; 11000 ; Unsigned Binary                     ;
; IDLE           ; 00    ; Unsigned Binary                     ;
; WAIT_CSB_FALL  ; 01    ; Unsigned Binary                     ;
; WAIT_CSB_HIGH  ; 10    ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi2adc:SPI_ADC ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; SGL            ; 1     ; Unsigned Binary                     ;
; MSBF           ; 1     ; Unsigned Binary                     ;
; TIME_CONSTANT  ; 11000 ; Unsigned Binary                     ;
; IDLE           ; 00    ; Unsigned Binary                     ;
; WAIT_CSB_FALL  ; 01    ; Unsigned Binary                     ;
; WAIT_CSB_HIGH  ; 10    ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:DUMMY ;
+----------------+------------+--------------------------------+
; Parameter Name ; Value      ; Type                           ;
+----------------+------------+--------------------------------+
; ADC_OFFSET     ; 0110001000 ; Unsigned Binary                ;
; DAC_OFFSET     ; 1000000000 ; Unsigned Binary                ;
+----------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:DUMMY|pulse_gen:PULSE2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                      ;
; IN_HIGH        ; 01    ; Unsigned Binary                                      ;
; WAIT_LOW       ; 10    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:DUMMY|delay:DELAY_A|pulse_gen:PULSE2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                                    ;
; IN_HIGH        ; 01    ; Unsigned Binary                                                    ;
; WAIT_LOW       ; 10    ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:DUMMY|delay:DELAY_A|RAM:DELAY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 9                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 9                    ; Signed Integer                                           ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                           ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_4j02      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:DUMMY|delay:DELAY_B|pulse_gen:PULSE2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                                    ;
; IN_HIGH        ; 01    ; Unsigned Binary                                                    ;
; WAIT_LOW       ; 10    ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:DUMMY|delay:DELAY_B|RAM:DELAY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 9                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 9                    ; Signed Integer                                           ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                           ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_4j02      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:DUMMY|mult:GAIN_A|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+-----------------------------------------+
; Parameter Name                                 ; Value     ; Type                                    ;
+------------------------------------------------+-----------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 9         ; Signed Integer                          ;
; LPM_WIDTHB                                     ; 8         ; Signed Integer                          ;
; LPM_WIDTHP                                     ; 17        ; Signed Integer                          ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                 ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                          ;
; LATENCY                                        ; 0         ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                 ;
; USE_EAB                                        ; OFF       ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_5so  ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                 ;
+------------------------------------------------+-----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:DUMMY|mult:GAIN_B|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+-----------------------------------------+
; Parameter Name                                 ; Value     ; Type                                    ;
+------------------------------------------------+-----------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 9         ; Signed Integer                          ;
; LPM_WIDTHB                                     ; 8         ; Signed Integer                          ;
; LPM_WIDTHP                                     ; 17        ; Signed Integer                          ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                 ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                          ;
; LATENCY                                        ; 0         ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                 ;
; USE_EAB                                        ; OFF       ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_5so  ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                 ;
+------------------------------------------------+-----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                       ;
; Entity Instance                           ; processor:DUMMY|delay:DELAY_A|RAM:DELAY|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 9                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 9                                                                       ;
;     -- NUMWORDS_B                         ; 512                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; processor:DUMMY|delay:DELAY_B|RAM:DELAY|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 9                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 9                                                                       ;
;     -- NUMWORDS_B                         ; 512                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                  ;
+---------------------------------------+---------------------------------------------------------+
; Name                                  ; Value                                                   ;
+---------------------------------------+---------------------------------------------------------+
; Number of entity instances            ; 2                                                       ;
; Entity Instance                       ; processor:DUMMY|mult:GAIN_A|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 9                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 17                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; processor:DUMMY|mult:GAIN_B|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 9                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 17                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
+---------------------------------------+---------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "spi2adc:SPI_ADC" ;
+---------+-------+----------+----------------+
; Port    ; Type  ; Severity ; Details        ;
+---------+-------+----------+----------------+
; channel ; Input ; Info     ; Stuck at VCC   ;
+---------+-------+----------+----------------+


+------------------------------------------------+
; Port Connectivity Checks: "clktick_16:GEN_10K" ;
+-----------+-------+----------+-----------------+
; Port      ; Type  ; Severity ; Details         ;
+-----------+-------+----------+-----------------+
; enable    ; Input ; Info     ; Stuck at VCC    ;
; N[9..7]   ; Input ; Info     ; Stuck at VCC    ;
; N[2..0]   ; Input ; Info     ; Stuck at VCC    ;
; N[15..13] ; Input ; Info     ; Stuck at GND    ;
; N[11..10] ; Input ; Info     ; Stuck at GND    ;
; N[6..3]   ; Input ; Info     ; Stuck at GND    ;
; N[12]     ; Input ; Info     ; Stuck at VCC    ;
+-----------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 170                         ;
;     ENA               ; 45                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 9                           ;
;     SLD               ; 9                           ;
;     plain             ; 98                          ;
; arriav_lcell_comb     ; 159                         ;
;     arith             ; 74                          ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 7                           ;
;     normal            ; 85                          ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 19                          ;
;         5 data inputs ; 23                          ;
;         6 data inputs ; 9                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 20                          ;
; stratixv_ram_block    ; 18                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.42                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Dec 08 16:21:41 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex20 -c ex20_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 1 design units, including 1 entities, in source file /dropbox/_my documents/ee2 digital - new experiment/veri/part_4/mylib/spi2dac_v3.v
    Info (12023): Found entity 1: spi2dac File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/mylib/spi2dac_v3.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /dropbox/_my documents/ee2 digital - new experiment/veri/part_4/mylib/spi2adc_v3.v
    Info (12023): Found entity 1: spi2adc File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/mylib/spi2adc_v3.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pitch_change.v
    Info (12023): Found entity 1: processor File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/pitch_change.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pulse_gen.v
    Info (12023): Found entity 1: pulse_gen File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/pulse_gen.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pwm.v
    Info (12023): Found entity 1: pwm File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/pwm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: mult File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/mult.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file delay.v
    Info (12023): Found entity 1: delay File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/delay.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file clktick_16.v
    Info (12023): Found entity 1: clktick_16 File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/clktick_16.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ex20_top.v
    Info (12023): Found entity 1: ex20_top File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/ex20_top.v Line: 9
Info (12127): Elaborating entity "ex20_top" for the top level hierarchy
Info (12128): Elaborating entity "clktick_16" for hierarchy "clktick_16:GEN_10K" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/ex20_top.v Line: 29
Info (12128): Elaborating entity "spi2dac" for hierarchy "spi2dac:SPI_DAC" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/ex20_top.v Line: 32
Info (12128): Elaborating entity "pwm" for hierarchy "pwm:PWM_DAC" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/ex20_top.v Line: 33
Info (12128): Elaborating entity "spi2adc" for hierarchy "spi2adc:SPI_ADC" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/ex20_top.v Line: 44
Info (12128): Elaborating entity "processor" for hierarchy "processor:DUMMY" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/ex20_top.v Line: 46
Info (12128): Elaborating entity "pulse_gen" for hierarchy "processor:DUMMY|pulse_gen:PULSE2" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/pitch_change.v Line: 44
Info (12128): Elaborating entity "delay" for hierarchy "processor:DUMMY|delay:DELAY_A" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/pitch_change.v Line: 46
Info (12128): Elaborating entity "RAM" for hierarchy "processor:DUMMY|delay:DELAY_A|RAM:DELAY" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/delay.v Line: 35
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:DUMMY|delay:DELAY_A|RAM:DELAY|altsyncram:altsyncram_component" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/RAM.v Line: 91
Info (12130): Elaborated megafunction instantiation "processor:DUMMY|delay:DELAY_A|RAM:DELAY|altsyncram:altsyncram_component" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/RAM.v Line: 91
Info (12133): Instantiated megafunction "processor:DUMMY|delay:DELAY_A|RAM:DELAY|altsyncram:altsyncram_component" with the following parameter: File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/RAM.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4j02.tdf
    Info (12023): Found entity 1: altsyncram_4j02 File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/db/altsyncram_4j02.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4j02" for hierarchy "processor:DUMMY|delay:DELAY_A|RAM:DELAY|altsyncram:altsyncram_component|altsyncram_4j02:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mult" for hierarchy "processor:DUMMY|mult:GAIN_A" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/pitch_change.v Line: 48
Info (12128): Elaborating entity "lpm_mult" for hierarchy "processor:DUMMY|mult:GAIN_A|lpm_mult:lpm_mult_component" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/mult.v Line: 60
Info (12130): Elaborated megafunction instantiation "processor:DUMMY|mult:GAIN_A|lpm_mult:lpm_mult_component" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/mult.v Line: 60
Info (12133): Instantiated megafunction "processor:DUMMY|mult:GAIN_A|lpm_mult:lpm_mult_component" with the following parameter: File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/mult.v Line: 60
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "9"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "17"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_5so.v
    Info (12023): Found entity 1: mult_5so File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/db/mult_5so.v Line: 29
Info (12128): Elaborating entity "mult_5so" for hierarchy "processor:DUMMY|mult:GAIN_A|lpm_mult:lpm_mult_component|mult_5so:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (286030): Timing-Driven Synthesis is running
Info (17049): 68 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[4]" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/ex20_top.v Line: 13
    Warning (15610): No output dependent on input pin "SW[5]" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/ex20_top.v Line: 13
    Warning (15610): No output dependent on input pin "SW[6]" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/ex20_top.v Line: 13
    Warning (15610): No output dependent on input pin "SW[7]" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/ex20_top.v Line: 13
    Warning (15610): No output dependent on input pin "SW[8]" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/ex20_top.v Line: 13
    Warning (15610): No output dependent on input pin "SW[9]" File: Z:/Dropbox/_My Documents/EE2 Digital - New Experiment/VERI/part_4/ex20/ex20_top.v Line: 13
Info (21057): Implemented 269 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 230 logic cells
    Info (21064): Implemented 18 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 899 megabytes
    Info: Processing ended: Thu Dec 08 16:22:21 2016
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:37


