#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jul 16 16:13:17 2020
# Process ID: 11752
# Current directory: E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.runs/synth_1/top.vds
# Journal file: E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xazu5ev-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xazu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xazu5ev'
INFO: [Device 21-403] Loading part xazu5ev-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10248
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1537.746 ; gain = 234.297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/new/top.v:3]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MEM_IF_ADDR_BITS bound to: 29 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ddr4' [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.runs/synth_1/.Xil/Vivado-11752-DESKTOP-0FF260C/realtime/ddr4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4' (1#1) [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.runs/synth_1/.Xil/Vivado-11752-DESKTOP-0FF260C/realtime/ddr4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_burst' [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/new/mem_burst.v:1]
	Parameter MEM_DATA_BITS bound to: 128 - type: integer 
	Parameter MEM_IF_ADDR_BITS bound to: 29 - type: integer 
	Parameter ADDR_BITS bound to: 28 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter MEM_READ bound to: 3'b001 
	Parameter MEM_READ_WAIT bound to: 3'b010 
	Parameter MEM_WRITE bound to: 3'b011 
	Parameter MEM_WRITE_WAIT bound to: 3'b100 
	Parameter READ_END bound to: 3'b101 
	Parameter WRITE_END bound to: 3'b110 
	Parameter MEM_WRITE_FIRST_READ bound to: 3'b111 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/new/mem_burst.v:114]
INFO: [Synth 8-226] default block is never used [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/new/mem_burst.v:116]
INFO: [Synth 8-6155] done synthesizing module 'mem_burst' (2#1) [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/new/mem_burst.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_test' [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/new/mem_test.v:29]
	Parameter MEM_DATA_BITS bound to: 128 - type: integer 
	Parameter ADDR_BITS bound to: 28 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter BURST_SIZE bound to: 128 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter MEM_READ bound to: 3'b001 
	Parameter MEM_WRITE bound to: 3'b010 
	Parameter ONE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ZERO bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'mem_test' (3#1) [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/new/mem_test.v:29]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ddr4'. This will prevent further optimization [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/new/top.v:72]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1593.137 ; gain = 289.688
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_end' in module 'mem_burst' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_wren' in module 'mem_burst' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1611.004 ; gain = 307.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1611.004 ; gain = 307.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1611.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc] for cell 'u_ddr4'
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc:6]
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc] for cell 'u_ddr4'
Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/constrs_1/new/ddr4_set.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/constrs_1/new/ddr4_set.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/constrs_1/new/ddr4_set.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1739.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1739.652 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1739.652 ; gain = 436.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xazu5ev-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1739.652 ; gain = 436.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_n. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_n. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_p. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_p. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.srcs/sources_1/ip/ddr4/ddr4/ddr4_in_context.xdc, line 108).
Applied set_property DONT_TOUCH = true for u_ddr4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1739.652 ; gain = 436.203
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mem_burst'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mem_test'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'mem_burst', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                MEM_READ |                              001 |                              001
           MEM_READ_WAIT |                              010 |                              010
                READ_END |                              101 |                              101
               MEM_WRITE |                              011 |                              011
          MEM_WRITE_WAIT |                              100 |                              100
               WRITE_END |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'mem_test', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              000 |                              000
               MEM_WRITE |                              010 |                              010
                MEM_READ |                              001 |                              001
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1739.652 ; gain = 436.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   29 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 6     
+---Registers : 
	              128 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input   29 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 6     
	   4 Input   28 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   8 Input   10 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 23    
	   4 Input   10 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 18    
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   8 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1739.652 ; gain = 436.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2117.930 ; gain = 814.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2147.277 ; gain = 843.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2151.121 ; gain = 847.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2154.918 ; gain = 851.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2154.918 ; gain = 851.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2154.918 ; gain = 851.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2154.918 ; gain = 851.469
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_end' in module 'mem_burst' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_wren' in module 'mem_burst' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2154.918 ; gain = 851.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2154.918 ; gain = 851.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ddr4          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ddr4   |     1|
|2     |CARRY8 |    30|
|3     |LUT1   |     8|
|4     |LUT2   |    49|
|5     |LUT3   |    29|
|6     |LUT4   |    69|
|7     |LUT5   |   111|
|8     |LUT6   |   171|
|9     |FDCE   |   373|
|10    |FDPE   |     2|
|11    |IBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2154.918 ; gain = 851.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2154.918 ; gain = 722.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2154.918 ; gain = 851.469
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2166.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 2181.289 ; gain = 1137.137
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/10_pl_ddr4_test/pl_ddr4.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 16 16:14:26 2020...
