0.7
2020.2
Oct 13 2023
20:21:30
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_w_icons_top_time_impl.v,1705028259,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_reset_sync.v,,common_clkdiv_by_n;glbl;spi_custom_logic;spi_slave_common;spi_wrap;w_icons_core;w_icons_rf;w_icons_top,,,../../../../../project_1.srcs/sim_1/imports/verilog;../../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/spi_master_emulator_tasks.vh,1704997158,verilog,,,,,,,,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/spi_master_top_level_tasks.vh,1704736197,verilog,,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/spi_master_emulator_tasks.vh,,,,,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/tb_selfcheck.vh,1704736197,verilog,,,,,,,,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/tb_w_icons_top.v,1704831988,verilog,,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/tb_selfcheck.vh;/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/spi_master_top_level_tasks.vh;/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity/testcase.vh,tb_w_icons_top,,,../../../../../project_1.srcs/sim_1/imports/verilog;../../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/spi_master_emulator/source/rtl/verilog/spi_master_emulator.v,1704831987,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/tb_w_icons_top.v,,spi_master_emulator,,,../../../../../project_1.srcs/sim_1/imports/verilog;../../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity/testcase.vh,1704996957,verilog,,,,,,,,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_reset_sync.v,1704736197,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/spi_master_emulator/source/rtl/verilog/spi_master_emulator.v,,common_reset_sync,,,../../../../../project_1.srcs/sim_1/imports/verilog;../../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
