#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 19 09:00:29 2023
# Process ID: 6524
# Current directory: D:/FPGACode/kernel3x3x3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5340 D:\FPGACode\kernel3x3x3\kernel3x3x3.xpr
# Log file: D:/FPGACode/kernel3x3x3/vivado.log
# Journal file: D:/FPGACode/kernel3x3x3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGACode/kernel3x3x3/kernel3x3x3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 819.543 ; gain = 182.762
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGACode/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/filter_input.v] -no_script -reset -force -quiet
remove_files  D:/FPGACode/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/filter_input.v
file delete -force D:/FPGACode/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/filter_input.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/FPGACode/kernel3x3x3/kernel3x3x3.srcs/sim_1/new/filter_distribution_tb.v
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 19 11:41:35 2023...
