TOPLEVEL_LANG = verilog
SIM = icarus
WAVES = 1

VERILOG_SOURCES = include.v cpu.v # alu.v

TOPLEVEL=CPU
MODULE=test_cpu
include $(shell cocotb-config --makefiles)/Makefile.sim