name: hdlconvertor_p577
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 10

%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:3: Unsupported: SystemVerilog 2005 reserved word not implemented: covergroup
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:3: syntax error, unexpected '(', expecting IDENTIFIER
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:4: Unsupported: SystemVerilog 2005 reserved word not implemented: coverpoint
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:5: Unsupported: SystemVerilog 2005 reserved word not implemented: coverpoint
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:6: Unsupported: SystemVerilog 2005 reserved word not implemented: cross
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:6: syntax error, unexpected IDENTIFIER, expecting cover
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:9: syntax error, unexpected int, expecting IDENTIFIER or genvar
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:12: Unsupported: SystemVerilog 2005 reserved word not implemented: bins
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:13: Unsupported: SystemVerilog 2005 reserved word not implemented: bins
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:14: syntax error, unexpected IDENTIFIER, expecting '(' or ';'
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:15: syntax error, unexpected logic, expecting IDENTIFIER or genvar
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:19: Unsupported: SystemVerilog 2005 reserved word not implemented: endgroup
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:20: Unsupported: SystemVerilog 2005 reserved word not implemented: new
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:22: Unsupported: SystemVerilog 2005 reserved word not implemented: covergroup
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:23: Unsupported: SystemVerilog 2005 reserved word not implemented: cross
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:25: Unsupported: SystemVerilog 2005 reserved word not implemented: ignore_bins
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:25: Unsupported: SystemVerilog 2005 reserved word not implemented: binsof
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:25: Unsupported: SystemVerilog 2005 reserved word not implemented: intersect
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:27: Unsupported: SystemVerilog 2005 reserved word not implemented: endgroup
%Error: Cannot continue
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv
