0.6
2018.3
Dec  7 2018
00:33:28
D:/Programs/lab-digital-logic/test_project/test_project.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Programs/lab-digital-logic/test_project/test_project.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v,1636686900,verilog,,,,testbench,,,../../../../test_project.srcs/sources_1/ip/clk_div,,,,,
D:/Programs/lab-digital-logic/test_project/test_project.srcs/sources_1/imports/实验3 利用IP设计电路/memory_top.v,1637589300,verilog,,D:/Programs/lab-digital-logic/test_project/test_project.srcs/sources_1/new/memory_w_r.v,,memory_top,,,../../../../test_project.srcs/sources_1/ip/clk_div,,,,,
D:/Programs/lab-digital-logic/test_project/test_project.srcs/sources_1/ip/clk_div/clk_div.v,1637590132,verilog,,D:/Programs/lab-digital-logic/test_project/test_project.srcs/sources_1/imports/实验3 利用IP设计电路/memory_top.v,,clk_div,,,../../../../test_project.srcs/sources_1/ip/clk_div,,,,,
D:/Programs/lab-digital-logic/test_project/test_project.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v,1637590396,verilog,,D:/Programs/lab-digital-logic/test_project/test_project.srcs/sources_1/ip/clk_div/clk_div.v,,clk_div_clk_wiz,,,../../../../test_project.srcs/sources_1/ip/clk_div,,,,,
D:/Programs/lab-digital-logic/test_project/test_project.srcs/sources_1/ip/led_mem/sim/led_mem.v,1637064400,verilog,,D:/Programs/lab-digital-logic/test_project/test_project.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v,,led_mem,,,../../../../test_project.srcs/sources_1/ip/clk_div,,,,,
D:/Programs/lab-digital-logic/test_project/test_project.srcs/sources_1/new/memory_w_r.v,1637589915,verilog,,D:/Programs/lab-digital-logic/test_project/test_project.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v,,memory_w_r,,,../../../../test_project.srcs/sources_1/ip/clk_div,,,,,
