// Seed: 1447328960
module module_0;
  assign id_1 = 1;
  wire id_2, id_3;
  always assign id_1 = 1;
  assign module_1.id_9 = 0;
  assign id_1 = (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_9;
  tri0 id_10;
  assign id_9  = 1;
  assign id_4  = id_9 - 1 || 1;
  assign id_3  = id_2;
  assign id_10 = 1;
  wor id_11, id_12;
  module_0 modCall_1 ();
  assign id_6 = id_11;
  always $display(1);
endmodule
