LISTING FOR LOGIC DESCRIPTION FILE: 4BSEL.pld                        Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Thu Apr 30 02:53:57 2015

  1:Name 4bSel;
  2:Partno 01;
  3:Date 4/15/2015;
  4:Rev 01;
  5:Designer Arnold Wey;
  6:Company CU Later;
  7:Assembly None;
  8:Location None;
  9:Device g22v10;
 10:/**Inputs**/
 11:Pin 1 = ADD;
 12:
 13:Pin 4 = A0;
 14:Pin 5 = A1;
 15:Pin 6 = A2;
 16:Pin 7 = A3;
 17:Pin 8 = B0;
 18:Pin 9 = B1;
 19:Pin 10 = B2;
 20:Pin 11 = B3;
 21:/**Outputs**/
 22:
 23:Pin 18 = Y3;
 24:Pin 19 = Y2;
 25:Pin 20 = Y1;
 26:Pin 21 = Y0;
 27:
 28:Y0 = A0 & !ADD;
 29:APPEND Y0 = B0 & ADD;
 30:Y1 = A1 & !ADD;
 31:APPEND Y1 = B1 & ADD;
 32:Y2 = A2 & !ADD;
 33:APPEND Y2 = B2 & ADD;
 34:Y3 = A3 & !ADD;
 35:APPEND Y3 = B3 & ADD;
 36:



Jedec Fuse Checksum       (439b)
Jedec Transmit Checksum   (fbf0)
