// Seed: 2537200326
module module_0;
  assign id_1[1>1] = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output wor   id_2
);
  tri1 id_4;
  module_0();
  assign id_2 = id_4;
  always_latch @(posedge 1) begin
    id_4 = 1 == id_1;
    deassign id_4;
  end
endmodule
module module_2 (
    input wire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wire id_3
);
  id_5 :
  assert property (@(posedge id_3) 1)
  else $display(1'd0, 1, 1);
  assign id_5 = id_5++;
  assign id_5 = id_3;
  module_0();
  wire id_6;
endmodule
