$date
  Sat Jun 01 21:33:23 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module lsfr_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 3 # lfsr_o[2:0] $end
$scope module lfsr_inst $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$var reg 3 & lfsr_o[2:0] $end
$var reg 3 ' lfsr_int[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
b000 #
1$
1%
b000 &
b000 '
#5000000
0!
0$
#10000000
1!
1$
#15000000
0!
0$
#20000000
1!
1$
#25000000
0!
0$
#30000000
1!
1$
#35000000
0!
0$
#40000000
1!
1$
#45000000
0!
0$
#50000000
1!
0"
b001 #
1$
0%
b001 &
b001 '
#55000000
0!
0$
#60000000
1!
b011 #
1$
b011 &
b011 '
#65000000
0!
0$
#70000000
1!
b110 #
1$
b110 &
b110 '
#75000000
0!
0$
#80000000
1!
b101 #
1$
b101 &
b101 '
#85000000
0!
0$
#90000000
1!
b010 #
1$
b010 &
b010 '
#95000000
0!
0$
#100000000
1!
b100 #
1$
b100 &
b100 '
#105000000
0!
0$
#110000000
1!
b000 #
1$
b000 &
b000 '
#115000000
0!
0$
#120000000
1!
b001 #
1$
b001 &
b001 '
#125000000
0!
0$
#130000000
1!
b011 #
1$
b011 &
b011 '
#135000000
0!
0$
#140000000
1!
b110 #
1$
b110 &
b110 '
#145000000
0!
0$
#150000000
1!
1"
b000 #
1$
1%
b000 &
b000 '
#155000000
0!
0$
#160000000
1!
1$
#165000000
0!
0$
#170000000
1!
1$
#175000000
0!
0$
#180000000
1!
1$
#185000000
0!
0$
#190000000
1!
1$
#195000000
0!
0$
#200000000
1!
1$
#205000000
0!
0$
#210000000
1!
1$
#215000000
0!
0$
#220000000
1!
1$
#225000000
0!
0$
#230000000
1!
1$
#235000000
0!
0$
#240000000
1!
1$
#245000000
0!
0$
#250000000
1!
1$
