INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/rear_write_bram/rear_write_bram.srcs/sources_1/imports/res/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
WARNING: [VRFC 10-3380] identifier 'awidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/rear_write_bram/rear_write_bram.srcs/sources_1/imports/res/bram.v:5]
WARNING: [VRFC 10-3380] identifier 'dwidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/rear_write_bram/rear_write_bram.srcs/sources_1/imports/res/bram.v:6]
WARNING: [VRFC 10-3380] identifier 'dwidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/rear_write_bram/rear_write_bram.srcs/sources_1/imports/res/bram.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/rear_write_bram/rear_write_bram.srcs/sources_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
