Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Wed Apr 12 23:40:19 2017
| Host             : matt-samsung running 64-bit major release  (build 9200)
| Command          : report_power -file user_app_power_routed.rpt -pb user_app_power_summary_routed.pb -rpx user_app_power_routed.rpx
| Design           : user_app
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.752 |
| Dynamic (W)              | 1.602 |
| Device Static (W)        | 0.150 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.8  |
| Junction Temperature (C) | 45.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.180 |    12459 |       --- |             --- |
|   LUT as Logic |     0.167 |     9235 |     53200 |           17.36 |
|   Register     |     0.007 |      182 |    106400 |            0.17 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       56 |       --- |             --- |
|   CARRY4       |     0.000 |     2289 |     13300 |           17.21 |
| Signals        |     0.827 |    11552 |       --- |             --- |
| Block RAM      |     0.263 |        2 |       140 |            1.43 |
| DSPs           |     0.000 |       28 |       220 |           12.73 |
| I/O            |     0.333 |      104 |       200 |           52.00 |
| Static Power   |     0.150 |          |           |                 |
| Total          |     1.752 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.552 |       1.537 |      0.015 |
| Vccaux    |       1.800 |     0.022 |       0.002 |      0.021 |
| Vcco33    |       3.300 |     0.014 |       0.013 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.021 |       0.020 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.031 |       0.000 |      0.031 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------+-----------+
| Name                                                                  | Power (W) |
+-----------------------------------------------------------------------+-----------+
| user_app                                                              |     1.602 |
|   U_MEMTEST                                                           |     0.658 |
|     U0                                                                |     0.658 |
|       U_MEM                                                           |     0.658 |
|         design_1_i                                                    |     0.658 |
|           memoryB                                                     |     0.658 |
|             U0                                                        |     0.658 |
|               inst_blk_mem_gen                                        |     0.658 |
|                 gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen |     0.658 |
|                   valid.cstr                                          |     0.658 |
|                     ramloop[0].ram.r                                  |     0.393 |
|                       prim_noinit.ram                                 |     0.393 |
|                     ramloop[1].ram.r                                  |     0.265 |
|                       prim_noinit.ram                                 |     0.265 |
|       U_RMUX                                                          |     0.000 |
|       U_SWITCH                                                        |     0.000 |
|   U_MEM_MAP                                                           |     0.314 |
|   U_NN                                                                |     0.000 |
|     U0                                                                |     0.000 |
|       nn                                                              |     0.000 |
|         neu                                                           |     0.000 |
|           hid_layer                                                   |     0.000 |
|             GEN2[0].neu                                               |     0.000 |
|               MC                                                      |     0.000 |
|               sig                                                     |     0.000 |
|             GEN2[1].neu                                               |     0.000 |
|               MC                                                      |     0.000 |
|               sig                                                     |     0.000 |
|             GEN2[2].neu                                               |     0.000 |
|               MC                                                      |     0.000 |
|               sig                                                     |     0.000 |
|             GEN2[3].neu                                               |     0.000 |
|               MC                                                      |     0.000 |
|               sig                                                     |     0.000 |
|           out_layer                                                   |     0.000 |
|             GEN2[0].neu                                               |     0.000 |
|               MC                                                      |     0.000 |
|               sig                                                     |     0.000 |
|             GEN2[1].neu                                               |     0.000 |
|               MC                                                      |     0.000 |
|               sig                                                     |     0.000 |
|             GEN2[2].neu                                               |     0.000 |
|               MC                                                      |     0.000 |
|               sig                                                     |     0.000 |
+-----------------------------------------------------------------------+-----------+


