// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_1d_cl_array_array_ap_fixed_16u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_V_TDATA,
        data_V_data_V_TVALID,
        data_V_data_V_TREADY,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write,
        res_V_data_8_V_din,
        res_V_data_8_V_full_n,
        res_V_data_8_V_write,
        res_V_data_9_V_din,
        res_V_data_9_V_full_n,
        res_V_data_9_V_write,
        res_V_data_10_V_din,
        res_V_data_10_V_full_n,
        res_V_data_10_V_write,
        res_V_data_11_V_din,
        res_V_data_11_V_full_n,
        res_V_data_11_V_write,
        res_V_data_12_V_din,
        res_V_data_12_V_full_n,
        res_V_data_12_V_write,
        res_V_data_13_V_din,
        res_V_data_13_V_full_n,
        res_V_data_13_V_write,
        res_V_data_14_V_din,
        res_V_data_14_V_full_n,
        res_V_data_14_V_write,
        res_V_data_15_V_din,
        res_V_data_15_V_full_n,
        res_V_data_15_V_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_pp0_stage0 = 6'd16;
parameter    ap_ST_fsm_state11 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_V_TDATA;
input   data_V_data_V_TVALID;
output   data_V_data_V_TREADY;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [15:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [15:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [15:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [15:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;
output  [15:0] res_V_data_8_V_din;
input   res_V_data_8_V_full_n;
output   res_V_data_8_V_write;
output  [15:0] res_V_data_9_V_din;
input   res_V_data_9_V_full_n;
output   res_V_data_9_V_write;
output  [15:0] res_V_data_10_V_din;
input   res_V_data_10_V_full_n;
output   res_V_data_10_V_write;
output  [15:0] res_V_data_11_V_din;
input   res_V_data_11_V_full_n;
output   res_V_data_11_V_write;
output  [15:0] res_V_data_12_V_din;
input   res_V_data_12_V_full_n;
output   res_V_data_12_V_write;
output  [15:0] res_V_data_13_V_din;
input   res_V_data_13_V_full_n;
output   res_V_data_13_V_write;
output  [15:0] res_V_data_14_V_din;
input   res_V_data_14_V_full_n;
output   res_V_data_14_V_write;
output  [15:0] res_V_data_15_V_din;
input   res_V_data_15_V_full_n;
output   res_V_data_15_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_V_TREADY;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;
reg res_V_data_8_V_write;
reg res_V_data_9_V_write;
reg res_V_data_10_V_write;
reg res_V_data_11_V_write;
reg res_V_data_12_V_write;
reg res_V_data_13_V_write;
reg res_V_data_14_V_write;
reg res_V_data_15_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [5:0] outidx_address0;
reg    outidx_ce0;
wire   [3:0] outidx_q0;
wire   [5:0] w2_V_address0;
reg    w2_V_ce0;
wire   [9:0] w2_V_q0;
reg    data_V_data_V_TDATA_blk_n;
wire    ap_CS_fsm_state3;
reg    res_V_data_0_V_blk_n;
wire    ap_CS_fsm_state11;
reg   [0:0] p_Result_s_reg_2016;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg    res_V_data_8_V_blk_n;
reg    res_V_data_9_V_blk_n;
reg    res_V_data_10_V_blk_n;
reg    res_V_data_11_V_blk_n;
reg    res_V_data_12_V_blk_n;
reg    res_V_data_13_V_blk_n;
reg    res_V_data_14_V_blk_n;
reg    res_V_data_15_V_blk_n;
reg   [5:0] w_index50_reg_586;
reg   [31:0] in_index_0_i_i_i_i_i49_reg_597;
reg   [15:0] tmp_data_0_V_1148_reg_609;
reg   [15:0] tmp_data_1_V_846_reg_620;
reg   [15:0] tmp_data_2_V_844_reg_631;
reg   [15:0] tmp_data_3_V_842_reg_642;
reg   [15:0] tmp_data_4_V_840_reg_653;
reg   [15:0] tmp_data_5_V_838_reg_664;
reg   [15:0] tmp_data_6_V_836_reg_675;
reg   [15:0] tmp_data_7_V_834_reg_686;
reg   [15:0] tmp_data_8_V_832_reg_697;
reg   [15:0] tmp_data_9_V_830_reg_708;
reg   [15:0] tmp_data_10_V_828_reg_719;
reg   [15:0] tmp_data_11_V_826_reg_730;
reg   [15:0] tmp_data_12_V_824_reg_741;
reg   [15:0] tmp_data_13_V_822_reg_752;
reg   [15:0] tmp_data_14_V_820_reg_763;
reg   [15:0] tmp_data_15_V_818_reg_774;
reg   [15:0] tmp_data_15_V_reg_785;
reg   [15:0] tmp_data_14_V_reg_840;
reg   [15:0] tmp_data_13_V_reg_895;
reg   [15:0] tmp_data_12_V_reg_950;
reg   [15:0] tmp_data_11_V_reg_1005;
reg   [15:0] tmp_data_10_V_reg_1060;
reg   [15:0] tmp_data_9_V_reg_1115;
reg   [15:0] tmp_data_8_V_reg_1170;
reg   [15:0] tmp_data_7_V_reg_1225;
reg   [15:0] tmp_data_6_V_reg_1280;
reg   [15:0] tmp_data_5_V_reg_1335;
reg   [15:0] tmp_data_4_V_reg_1390;
reg   [15:0] tmp_data_3_V_reg_1445;
reg   [15:0] tmp_data_2_V_reg_1500;
reg   [15:0] tmp_data_1_V_reg_1555;
reg   [15:0] tmp_data_0_V_reg_1610;
wire   [0:0] icmp_ln20_fu_1669_p2;
reg   [0:0] icmp_ln20_reg_1986;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln26_fu_1675_p2;
reg   [0:0] icmp_ln26_reg_1992;
wire   [2:0] select_ln31_fu_1739_p3;
reg   [2:0] select_ln31_reg_1997;
wire   [7:0] i_iw_fu_1803_p2;
reg   [7:0] i_iw_reg_2005;
wire    data_window_0_V_V_full_n;
reg    data_window_0_V_V_write;
wire   [0:0] trunc_ln13_fu_1799_p1;
wire    data_window_1_V_V_full_n;
reg    data_window_1_V_V_write;
wire   [0:0] tmp_455_fu_1809_p3;
wire    data_window_2_V_V_full_n;
reg    data_window_2_V_V_write;
wire   [0:0] tmp_456_fu_1817_p3;
reg    ap_block_state3;
wire   [0:0] p_Result_s_fu_1825_p3;
reg   [15:0] tmp_V_reg_2020;
wire    ap_CS_fsm_state4;
wire   [15:0] data_window_0_V_V_dout;
wire    data_window_0_V_V_empty_n;
reg    data_window_0_V_V_read;
wire   [15:0] data_window_1_V_V_dout;
wire    data_window_1_V_V_empty_n;
reg    data_window_1_V_V_read;
wire   [15:0] data_window_2_V_V_dout;
wire    data_window_2_V_V_empty_n;
reg    data_window_2_V_V_read;
reg    ap_block_state4;
reg   [15:0] tmp_V_1024_reg_2025;
reg   [15:0] tmp_V_1025_reg_2030;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state10_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] w_index_fu_1839_p2;
reg   [5:0] w_index_reg_2045;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] in_index_fu_1845_p2;
reg   [31:0] in_index_reg_2050;
wire   [0:0] icmp_ln168_fu_1851_p2;
reg   [0:0] icmp_ln168_reg_2055;
wire   [0:0] icmp_ln151_fu_1857_p2;
reg   [0:0] icmp_ln151_reg_2060;
reg   [0:0] icmp_ln151_reg_2060_pp0_iter1_reg;
reg   [0:0] icmp_ln151_reg_2060_pp0_iter2_reg;
reg   [0:0] icmp_ln151_reg_2060_pp0_iter3_reg;
reg   [0:0] icmp_ln151_reg_2060_pp0_iter4_reg;
reg   [3:0] out_index_reg_2064;
reg   [3:0] out_index_reg_2064_pp0_iter2_reg;
reg   [3:0] out_index_reg_2064_pp0_iter3_reg;
reg   [3:0] out_index_reg_2064_pp0_iter4_reg;
wire   [15:0] tmp_385_fu_1867_p5;
reg  signed [15:0] tmp_385_reg_2069;
reg  signed [9:0] w2_V_load_reg_2074;
wire   [31:0] select_ln168_fu_1876_p3;
reg    ap_enable_reg_pp0_iter1;
wire  signed [25:0] grp_fu_1962_p2;
reg  signed [25:0] r_V_reg_2094;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg   [7:0] wp_idx51_reg_574;
reg    ap_block_state1;
wire    io_acc_block_signal_op163;
reg    ap_block_state11;
wire   [0:0] icmp_ln49_fu_1956_p2;
reg   [5:0] ap_phi_mux_w_index50_phi_fu_590_p4;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_601_p4;
reg   [15:0] ap_phi_mux_tmp_data_0_V_phi_fu_1615_p32;
reg   [15:0] ap_phi_mux_tmp_data_1_V_phi_fu_1560_p32;
reg   [15:0] ap_phi_mux_tmp_data_2_V_phi_fu_1505_p32;
reg   [15:0] ap_phi_mux_tmp_data_3_V_phi_fu_1450_p32;
reg   [15:0] ap_phi_mux_tmp_data_4_V_phi_fu_1395_p32;
reg   [15:0] ap_phi_mux_tmp_data_5_V_phi_fu_1340_p32;
reg   [15:0] ap_phi_mux_tmp_data_6_V_phi_fu_1285_p32;
reg   [15:0] ap_phi_mux_tmp_data_7_V_phi_fu_1230_p32;
reg   [15:0] ap_phi_mux_tmp_data_8_V_phi_fu_1175_p32;
reg   [15:0] ap_phi_mux_tmp_data_9_V_phi_fu_1120_p32;
reg   [15:0] ap_phi_mux_tmp_data_10_V_phi_fu_1065_p32;
reg   [15:0] ap_phi_mux_tmp_data_11_V_phi_fu_1010_p32;
reg   [15:0] ap_phi_mux_tmp_data_12_V_phi_fu_955_p32;
reg   [15:0] ap_phi_mux_tmp_data_13_V_phi_fu_900_p32;
reg   [15:0] ap_phi_mux_tmp_data_14_V_phi_fu_845_p32;
reg   [15:0] ap_phi_mux_tmp_data_15_V_phi_fu_790_p32;
wire   [15:0] acc_0_V_fu_1934_p2;
wire   [15:0] ap_phi_reg_pp0_iter5_tmp_data_15_V_reg_785;
wire   [15:0] ap_phi_reg_pp0_iter5_tmp_data_14_V_reg_840;
wire   [15:0] ap_phi_reg_pp0_iter5_tmp_data_13_V_reg_895;
wire   [15:0] ap_phi_reg_pp0_iter5_tmp_data_12_V_reg_950;
wire   [15:0] ap_phi_reg_pp0_iter5_tmp_data_11_V_reg_1005;
wire   [15:0] ap_phi_reg_pp0_iter5_tmp_data_10_V_reg_1060;
wire   [15:0] ap_phi_reg_pp0_iter5_tmp_data_9_V_reg_1115;
wire   [15:0] ap_phi_reg_pp0_iter5_tmp_data_8_V_reg_1170;
wire   [15:0] ap_phi_reg_pp0_iter5_tmp_data_7_V_reg_1225;
wire   [15:0] ap_phi_reg_pp0_iter5_tmp_data_6_V_reg_1280;
wire   [15:0] ap_phi_reg_pp0_iter5_tmp_data_5_V_reg_1335;
wire   [15:0] ap_phi_reg_pp0_iter5_tmp_data_4_V_reg_1390;
wire   [15:0] ap_phi_reg_pp0_iter5_tmp_data_3_V_reg_1445;
wire   [15:0] ap_phi_reg_pp0_iter5_tmp_data_2_V_reg_1500;
wire   [15:0] ap_phi_reg_pp0_iter5_tmp_data_1_V_reg_1555;
wire   [15:0] ap_phi_reg_pp0_iter5_tmp_data_0_V_reg_1610;
wire   [63:0] zext_ln155_fu_1833_p1;
wire   [7:0] r_fu_1681_p2;
wire   [6:0] tmp_454_fu_1687_p4;
wire   [0:0] trunc_ln49_fu_1665_p1;
wire   [0:0] or_ln26_fu_1715_p2;
wire   [0:0] icmp_ln31_fu_1697_p2;
wire   [0:0] xor_ln26_fu_1721_p2;
wire   [2:0] trunc_ln32_fu_1703_p1;
wire   [0:0] and_ln31_fu_1727_p2;
wire   [2:0] sub_ln31_fu_1733_p2;
wire   [2:0] select_ln35_fu_1707_p3;
wire   [0:0] xor_ln20_fu_1747_p2;
wire   [0:0] and_ln26_fu_1752_p2;
wire   [0:0] or_ln321_fu_1765_p2;
wire   [2:0] select_ln321_fu_1757_p3;
wire   [2:0] p_Val2_s_fu_1777_p9;
wire   [2:0] p_Val2_s_fu_1777_p10;
wire   [1:0] tmp_385_fu_1867_p4;
wire   [15:0] tmp_386_fu_1897_p18;
wire   [15:0] trunc_ln9_fu_1888_p4;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_data_V_data_V_U_apdone_blk;
wire   [15:0] data_V_data_V_TDATA_int;
wire    data_V_data_V_TVALID_int;
reg    data_V_data_V_TREADY_int;
wire    regslice_both_data_V_data_V_U_ack_in;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx #(
    .DataWidth( 4 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
outidx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_address0),
    .ce0(outidx_ce0),
    .q0(outidx_q0)
);

conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V #(
    .DataWidth( 10 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
w2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w2_V_address0),
    .ce0(w2_V_ce0),
    .q0(w2_V_q0)
);

myproject_mux_83_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 3 ),
    .din3_WIDTH( 3 ),
    .din4_WIDTH( 3 ),
    .din5_WIDTH( 3 ),
    .din6_WIDTH( 3 ),
    .din7_WIDTH( 3 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
myproject_mux_83_3_1_1_U3(
    .din0(3'd1),
    .din1(3'd2),
    .din2(3'd5),
    .din3(3'd2),
    .din4(3'd4),
    .din5(3'd0),
    .din6(3'd0),
    .din7(3'd0),
    .din8(p_Val2_s_fu_1777_p9),
    .dout(p_Val2_s_fu_1777_p10)
);

myproject_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_32_16_1_1_U4(
    .din0(tmp_V_reg_2020),
    .din1(tmp_V_1024_reg_2025),
    .din2(tmp_V_1025_reg_2030),
    .din3(tmp_385_fu_1867_p4),
    .dout(tmp_385_fu_1867_p5)
);

myproject_mux_164_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
myproject_mux_164_16_1_1_U5(
    .din0(tmp_data_0_V_1148_reg_609),
    .din1(tmp_data_1_V_846_reg_620),
    .din2(tmp_data_2_V_844_reg_631),
    .din3(tmp_data_3_V_842_reg_642),
    .din4(tmp_data_4_V_840_reg_653),
    .din5(tmp_data_5_V_838_reg_664),
    .din6(tmp_data_6_V_836_reg_675),
    .din7(tmp_data_7_V_834_reg_686),
    .din8(tmp_data_8_V_832_reg_697),
    .din9(tmp_data_9_V_830_reg_708),
    .din10(tmp_data_10_V_828_reg_719),
    .din11(tmp_data_11_V_826_reg_730),
    .din12(tmp_data_12_V_824_reg_741),
    .din13(tmp_data_13_V_822_reg_752),
    .din14(tmp_data_14_V_820_reg_763),
    .din15(tmp_data_15_V_818_reg_774),
    .din16(out_index_reg_2064_pp0_iter4_reg),
    .dout(tmp_386_fu_1897_p18)
);

myproject_mul_mul_10s_16s_26_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_10s_16s_26_3_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w2_V_load_reg_2074),
    .din1(tmp_385_reg_2069),
    .ce(1'b1),
    .dout(grp_fu_1962_p2)
);

fifo_w16_d99_A data_window_0_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_TDATA_int),
    .if_full_n(data_window_0_V_V_full_n),
    .if_write(data_window_0_V_V_write),
    .if_dout(data_window_0_V_V_dout),
    .if_empty_n(data_window_0_V_V_empty_n),
    .if_read(data_window_0_V_V_read)
);

fifo_w16_d99_A data_window_1_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_TDATA_int),
    .if_full_n(data_window_1_V_V_full_n),
    .if_write(data_window_1_V_V_write),
    .if_dout(data_window_1_V_V_dout),
    .if_empty_n(data_window_1_V_V_empty_n),
    .if_read(data_window_1_V_V_read)
);

fifo_w16_d99_A data_window_2_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_TDATA_int),
    .if_full_n(data_window_2_V_V_full_n),
    .if_write(data_window_2_V_V_write),
    .if_dout(data_window_2_V_V_dout),
    .if_empty_n(data_window_2_V_V_empty_n),
    .if_read(data_window_2_V_V_read)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_data_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(data_V_data_V_TDATA),
    .vld_in(data_V_data_V_TVALID),
    .ack_in(regslice_both_data_V_data_V_U_ack_in),
    .data_out(data_V_data_V_TDATA_int),
    .vld_out(data_V_data_V_TVALID_int),
    .ack_out(data_V_data_V_TREADY_int),
    .apdone_blk(regslice_both_data_V_data_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln49_fu_1956_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln151_fu_1857_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_0_i_i_i_i_i49_reg_597 <= select_ln168_fu_1876_p3;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        in_index_0_i_i_i_i_i49_reg_597 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_0_V_1148_reg_609 <= ap_phi_mux_tmp_data_0_V_phi_fu_1615_p32;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_0_V_1148_reg_609 <= 16'd13;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2064_pp0_iter4_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_0_V_reg_1610 <= acc_0_V_fu_1934_p2;
    end else if ((((out_index_reg_2064_pp0_iter4_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        tmp_data_0_V_reg_1610 <= tmp_data_0_V_1148_reg_609;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_0_V_reg_1610 <= ap_phi_reg_pp0_iter5_tmp_data_0_V_reg_1610;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_10_V_828_reg_719 <= ap_phi_mux_tmp_data_10_V_phi_fu_1065_p32;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_10_V_828_reg_719 <= 16'd135;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2064_pp0_iter4_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_10_V_reg_1060 <= acc_0_V_fu_1934_p2;
    end else if ((((out_index_reg_2064_pp0_iter4_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        tmp_data_10_V_reg_1060 <= tmp_data_10_V_828_reg_719;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_10_V_reg_1060 <= ap_phi_reg_pp0_iter5_tmp_data_10_V_reg_1060;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_11_V_826_reg_730 <= ap_phi_mux_tmp_data_11_V_phi_fu_1010_p32;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_11_V_826_reg_730 <= 16'd65474;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2064_pp0_iter4_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_11_V_reg_1005 <= acc_0_V_fu_1934_p2;
    end else if ((((out_index_reg_2064_pp0_iter4_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        tmp_data_11_V_reg_1005 <= tmp_data_11_V_826_reg_730;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_11_V_reg_1005 <= ap_phi_reg_pp0_iter5_tmp_data_11_V_reg_1005;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_12_V_824_reg_741 <= ap_phi_mux_tmp_data_12_V_phi_fu_955_p32;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_12_V_824_reg_741 <= 16'd65370;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2064_pp0_iter4_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_12_V_reg_950 <= acc_0_V_fu_1934_p2;
    end else if ((((out_index_reg_2064_pp0_iter4_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        tmp_data_12_V_reg_950 <= tmp_data_12_V_824_reg_741;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_12_V_reg_950 <= ap_phi_reg_pp0_iter5_tmp_data_12_V_reg_950;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_13_V_822_reg_752 <= ap_phi_mux_tmp_data_13_V_phi_fu_900_p32;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_13_V_822_reg_752 <= 16'd65479;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2064_pp0_iter4_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_13_V_reg_895 <= acc_0_V_fu_1934_p2;
    end else if ((((out_index_reg_2064_pp0_iter4_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        tmp_data_13_V_reg_895 <= tmp_data_13_V_822_reg_752;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_13_V_reg_895 <= ap_phi_reg_pp0_iter5_tmp_data_13_V_reg_895;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_14_V_820_reg_763 <= ap_phi_mux_tmp_data_14_V_phi_fu_845_p32;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_14_V_820_reg_763 <= 16'd65489;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2064_pp0_iter4_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_14_V_reg_840 <= acc_0_V_fu_1934_p2;
    end else if ((((out_index_reg_2064_pp0_iter4_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        tmp_data_14_V_reg_840 <= tmp_data_14_V_820_reg_763;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_14_V_reg_840 <= ap_phi_reg_pp0_iter5_tmp_data_14_V_reg_840;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_15_V_818_reg_774 <= ap_phi_mux_tmp_data_15_V_phi_fu_790_p32;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_15_V_818_reg_774 <= 16'd102;
    end
end

always @ (posedge ap_clk) begin
    if ((((out_index_reg_2064_pp0_iter4_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        tmp_data_15_V_reg_785 <= tmp_data_15_V_818_reg_774;
    end else if (((out_index_reg_2064_pp0_iter4_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_15_V_reg_785 <= acc_0_V_fu_1934_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_15_V_reg_785 <= ap_phi_reg_pp0_iter5_tmp_data_15_V_reg_785;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_1_V_846_reg_620 <= ap_phi_mux_tmp_data_1_V_phi_fu_1560_p32;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_1_V_846_reg_620 <= 16'd65462;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2064_pp0_iter4_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_1_V_reg_1555 <= acc_0_V_fu_1934_p2;
    end else if ((((out_index_reg_2064_pp0_iter4_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        tmp_data_1_V_reg_1555 <= tmp_data_1_V_846_reg_620;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_1_V_reg_1555 <= ap_phi_reg_pp0_iter5_tmp_data_1_V_reg_1555;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_2_V_844_reg_631 <= ap_phi_mux_tmp_data_2_V_phi_fu_1505_p32;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_2_V_844_reg_631 <= 16'd121;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2064_pp0_iter4_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_2_V_reg_1500 <= acc_0_V_fu_1934_p2;
    end else if ((((out_index_reg_2064_pp0_iter4_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        tmp_data_2_V_reg_1500 <= tmp_data_2_V_844_reg_631;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_2_V_reg_1500 <= ap_phi_reg_pp0_iter5_tmp_data_2_V_reg_1500;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_3_V_842_reg_642 <= ap_phi_mux_tmp_data_3_V_phi_fu_1450_p32;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_3_V_842_reg_642 <= 16'd88;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2064_pp0_iter4_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_3_V_reg_1445 <= acc_0_V_fu_1934_p2;
    end else if ((((out_index_reg_2064_pp0_iter4_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        tmp_data_3_V_reg_1445 <= tmp_data_3_V_842_reg_642;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_3_V_reg_1445 <= ap_phi_reg_pp0_iter5_tmp_data_3_V_reg_1445;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_4_V_840_reg_653 <= ap_phi_mux_tmp_data_4_V_phi_fu_1395_p32;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_4_V_840_reg_653 <= 16'd116;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2064_pp0_iter4_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_4_V_reg_1390 <= acc_0_V_fu_1934_p2;
    end else if ((((out_index_reg_2064_pp0_iter4_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        tmp_data_4_V_reg_1390 <= tmp_data_4_V_840_reg_653;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_4_V_reg_1390 <= ap_phi_reg_pp0_iter5_tmp_data_4_V_reg_1390;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_5_V_838_reg_664 <= ap_phi_mux_tmp_data_5_V_phi_fu_1340_p32;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_5_V_838_reg_664 <= 16'd65461;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2064_pp0_iter4_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_5_V_reg_1335 <= acc_0_V_fu_1934_p2;
    end else if ((((out_index_reg_2064_pp0_iter4_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        tmp_data_5_V_reg_1335 <= tmp_data_5_V_838_reg_664;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_5_V_reg_1335 <= ap_phi_reg_pp0_iter5_tmp_data_5_V_reg_1335;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_6_V_836_reg_675 <= ap_phi_mux_tmp_data_6_V_phi_fu_1285_p32;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_6_V_836_reg_675 <= 16'd127;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2064_pp0_iter4_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_6_V_reg_1280 <= acc_0_V_fu_1934_p2;
    end else if ((((out_index_reg_2064_pp0_iter4_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        tmp_data_6_V_reg_1280 <= tmp_data_6_V_836_reg_675;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_6_V_reg_1280 <= ap_phi_reg_pp0_iter5_tmp_data_6_V_reg_1280;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_7_V_834_reg_686 <= ap_phi_mux_tmp_data_7_V_phi_fu_1230_p32;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_7_V_834_reg_686 <= 16'd65490;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2064_pp0_iter4_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_7_V_reg_1225 <= acc_0_V_fu_1934_p2;
    end else if ((((out_index_reg_2064_pp0_iter4_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        tmp_data_7_V_reg_1225 <= tmp_data_7_V_834_reg_686;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_7_V_reg_1225 <= ap_phi_reg_pp0_iter5_tmp_data_7_V_reg_1225;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_8_V_832_reg_697 <= ap_phi_mux_tmp_data_8_V_phi_fu_1175_p32;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_8_V_832_reg_697 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2064_pp0_iter4_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_8_V_reg_1170 <= acc_0_V_fu_1934_p2;
    end else if ((((out_index_reg_2064_pp0_iter4_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        tmp_data_8_V_reg_1170 <= tmp_data_8_V_832_reg_697;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_8_V_reg_1170 <= ap_phi_reg_pp0_iter5_tmp_data_8_V_reg_1170;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_9_V_830_reg_708 <= ap_phi_mux_tmp_data_9_V_phi_fu_1120_p32;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_9_V_830_reg_708 <= 16'd147;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2064_pp0_iter4_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_9_V_reg_1115 <= acc_0_V_fu_1934_p2;
    end else if ((((out_index_reg_2064_pp0_iter4_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((out_index_reg_2064_pp0_iter4_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        tmp_data_9_V_reg_1115 <= tmp_data_9_V_830_reg_708;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_data_9_V_reg_1115 <= ap_phi_reg_pp0_iter5_tmp_data_9_V_reg_1115;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2060 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index50_reg_586 <= w_index_reg_2045;
    end else if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        w_index50_reg_586 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (icmp_ln49_fu_1956_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        wp_idx51_reg_574 <= i_iw_reg_2005;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        wp_idx51_reg_574 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_456_fu_1817_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_455_fu_1809_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln13_fu_1799_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state3))) begin
        i_iw_reg_2005 <= i_iw_fu_1803_p2;
        p_Result_s_reg_2016 <= p_Val2_s_fu_1777_p10[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln151_reg_2060 <= icmp_ln151_fu_1857_p2;
        icmp_ln151_reg_2060_pp0_iter1_reg <= icmp_ln151_reg_2060;
        icmp_ln168_reg_2055 <= icmp_ln168_fu_1851_p2;
        in_index_reg_2050 <= in_index_fu_1845_p2;
        out_index_reg_2064 <= outidx_q0;
        tmp_385_reg_2069 <= tmp_385_fu_1867_p5;
        w2_V_load_reg_2074 <= w2_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln151_reg_2060_pp0_iter2_reg <= icmp_ln151_reg_2060_pp0_iter1_reg;
        icmp_ln151_reg_2060_pp0_iter3_reg <= icmp_ln151_reg_2060_pp0_iter2_reg;
        icmp_ln151_reg_2060_pp0_iter4_reg <= icmp_ln151_reg_2060_pp0_iter3_reg;
        out_index_reg_2064_pp0_iter2_reg <= out_index_reg_2064;
        out_index_reg_2064_pp0_iter3_reg <= out_index_reg_2064_pp0_iter2_reg;
        out_index_reg_2064_pp0_iter4_reg <= out_index_reg_2064_pp0_iter3_reg;
        r_V_reg_2094 <= grp_fu_1962_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln20_reg_1986 <= icmp_ln20_fu_1669_p2;
        icmp_ln26_reg_1992 <= icmp_ln26_fu_1675_p2;
        select_ln31_reg_1997 <= select_ln31_fu_1739_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_V_1024_reg_2025 <= data_window_1_V_V_dout;
        tmp_V_1025_reg_2030 <= data_window_2_V_V_dout;
        tmp_V_reg_2020 <= data_window_0_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_2045 <= w_index_fu_1839_p2;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln49_fu_1956_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2060 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_601_p4 = select_ln168_fu_1876_p3;
    end else begin
        ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_601_p4 = in_index_0_i_i_i_i_i49_reg_597;
    end
end

always @ (*) begin
    if ((out_index_reg_2064_pp0_iter4_reg == 4'd0)) begin
        ap_phi_mux_tmp_data_0_V_phi_fu_1615_p32 = acc_0_V_fu_1934_p2;
    end else if (((out_index_reg_2064_pp0_iter4_reg == 4'd1) | (out_index_reg_2064_pp0_iter4_reg == 4'd2) | (out_index_reg_2064_pp0_iter4_reg == 4'd3) | (out_index_reg_2064_pp0_iter4_reg == 4'd4) | (out_index_reg_2064_pp0_iter4_reg == 4'd5) | (out_index_reg_2064_pp0_iter4_reg == 4'd6) | (out_index_reg_2064_pp0_iter4_reg == 4'd7) | (out_index_reg_2064_pp0_iter4_reg == 4'd8) | (out_index_reg_2064_pp0_iter4_reg == 4'd9) | (out_index_reg_2064_pp0_iter4_reg == 4'd10) | (out_index_reg_2064_pp0_iter4_reg == 4'd11) | (out_index_reg_2064_pp0_iter4_reg == 4'd12) | (out_index_reg_2064_pp0_iter4_reg == 4'd13) | (out_index_reg_2064_pp0_iter4_reg == 4'd14) | (out_index_reg_2064_pp0_iter4_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_0_V_phi_fu_1615_p32 = tmp_data_0_V_1148_reg_609;
    end else begin
        ap_phi_mux_tmp_data_0_V_phi_fu_1615_p32 = ap_phi_reg_pp0_iter5_tmp_data_0_V_reg_1610;
    end
end

always @ (*) begin
    if ((out_index_reg_2064_pp0_iter4_reg == 4'd10)) begin
        ap_phi_mux_tmp_data_10_V_phi_fu_1065_p32 = acc_0_V_fu_1934_p2;
    end else if (((out_index_reg_2064_pp0_iter4_reg == 4'd0) | (out_index_reg_2064_pp0_iter4_reg == 4'd1) | (out_index_reg_2064_pp0_iter4_reg == 4'd2) | (out_index_reg_2064_pp0_iter4_reg == 4'd3) | (out_index_reg_2064_pp0_iter4_reg == 4'd4) | (out_index_reg_2064_pp0_iter4_reg == 4'd5) | (out_index_reg_2064_pp0_iter4_reg == 4'd6) | (out_index_reg_2064_pp0_iter4_reg == 4'd7) | (out_index_reg_2064_pp0_iter4_reg == 4'd8) | (out_index_reg_2064_pp0_iter4_reg == 4'd9) | (out_index_reg_2064_pp0_iter4_reg == 4'd11) | (out_index_reg_2064_pp0_iter4_reg == 4'd12) | (out_index_reg_2064_pp0_iter4_reg == 4'd13) | (out_index_reg_2064_pp0_iter4_reg == 4'd14) | (out_index_reg_2064_pp0_iter4_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_10_V_phi_fu_1065_p32 = tmp_data_10_V_828_reg_719;
    end else begin
        ap_phi_mux_tmp_data_10_V_phi_fu_1065_p32 = ap_phi_reg_pp0_iter5_tmp_data_10_V_reg_1060;
    end
end

always @ (*) begin
    if ((out_index_reg_2064_pp0_iter4_reg == 4'd11)) begin
        ap_phi_mux_tmp_data_11_V_phi_fu_1010_p32 = acc_0_V_fu_1934_p2;
    end else if (((out_index_reg_2064_pp0_iter4_reg == 4'd0) | (out_index_reg_2064_pp0_iter4_reg == 4'd1) | (out_index_reg_2064_pp0_iter4_reg == 4'd2) | (out_index_reg_2064_pp0_iter4_reg == 4'd3) | (out_index_reg_2064_pp0_iter4_reg == 4'd4) | (out_index_reg_2064_pp0_iter4_reg == 4'd5) | (out_index_reg_2064_pp0_iter4_reg == 4'd6) | (out_index_reg_2064_pp0_iter4_reg == 4'd7) | (out_index_reg_2064_pp0_iter4_reg == 4'd8) | (out_index_reg_2064_pp0_iter4_reg == 4'd9) | (out_index_reg_2064_pp0_iter4_reg == 4'd10) | (out_index_reg_2064_pp0_iter4_reg == 4'd12) | (out_index_reg_2064_pp0_iter4_reg == 4'd13) | (out_index_reg_2064_pp0_iter4_reg == 4'd14) | (out_index_reg_2064_pp0_iter4_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_11_V_phi_fu_1010_p32 = tmp_data_11_V_826_reg_730;
    end else begin
        ap_phi_mux_tmp_data_11_V_phi_fu_1010_p32 = ap_phi_reg_pp0_iter5_tmp_data_11_V_reg_1005;
    end
end

always @ (*) begin
    if ((out_index_reg_2064_pp0_iter4_reg == 4'd12)) begin
        ap_phi_mux_tmp_data_12_V_phi_fu_955_p32 = acc_0_V_fu_1934_p2;
    end else if (((out_index_reg_2064_pp0_iter4_reg == 4'd0) | (out_index_reg_2064_pp0_iter4_reg == 4'd1) | (out_index_reg_2064_pp0_iter4_reg == 4'd2) | (out_index_reg_2064_pp0_iter4_reg == 4'd3) | (out_index_reg_2064_pp0_iter4_reg == 4'd4) | (out_index_reg_2064_pp0_iter4_reg == 4'd5) | (out_index_reg_2064_pp0_iter4_reg == 4'd6) | (out_index_reg_2064_pp0_iter4_reg == 4'd7) | (out_index_reg_2064_pp0_iter4_reg == 4'd8) | (out_index_reg_2064_pp0_iter4_reg == 4'd9) | (out_index_reg_2064_pp0_iter4_reg == 4'd10) | (out_index_reg_2064_pp0_iter4_reg == 4'd11) | (out_index_reg_2064_pp0_iter4_reg == 4'd13) | (out_index_reg_2064_pp0_iter4_reg == 4'd14) | (out_index_reg_2064_pp0_iter4_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_12_V_phi_fu_955_p32 = tmp_data_12_V_824_reg_741;
    end else begin
        ap_phi_mux_tmp_data_12_V_phi_fu_955_p32 = ap_phi_reg_pp0_iter5_tmp_data_12_V_reg_950;
    end
end

always @ (*) begin
    if ((out_index_reg_2064_pp0_iter4_reg == 4'd13)) begin
        ap_phi_mux_tmp_data_13_V_phi_fu_900_p32 = acc_0_V_fu_1934_p2;
    end else if (((out_index_reg_2064_pp0_iter4_reg == 4'd0) | (out_index_reg_2064_pp0_iter4_reg == 4'd1) | (out_index_reg_2064_pp0_iter4_reg == 4'd2) | (out_index_reg_2064_pp0_iter4_reg == 4'd3) | (out_index_reg_2064_pp0_iter4_reg == 4'd4) | (out_index_reg_2064_pp0_iter4_reg == 4'd5) | (out_index_reg_2064_pp0_iter4_reg == 4'd6) | (out_index_reg_2064_pp0_iter4_reg == 4'd7) | (out_index_reg_2064_pp0_iter4_reg == 4'd8) | (out_index_reg_2064_pp0_iter4_reg == 4'd9) | (out_index_reg_2064_pp0_iter4_reg == 4'd10) | (out_index_reg_2064_pp0_iter4_reg == 4'd11) | (out_index_reg_2064_pp0_iter4_reg == 4'd12) | (out_index_reg_2064_pp0_iter4_reg == 4'd14) | (out_index_reg_2064_pp0_iter4_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_13_V_phi_fu_900_p32 = tmp_data_13_V_822_reg_752;
    end else begin
        ap_phi_mux_tmp_data_13_V_phi_fu_900_p32 = ap_phi_reg_pp0_iter5_tmp_data_13_V_reg_895;
    end
end

always @ (*) begin
    if ((out_index_reg_2064_pp0_iter4_reg == 4'd14)) begin
        ap_phi_mux_tmp_data_14_V_phi_fu_845_p32 = acc_0_V_fu_1934_p2;
    end else if (((out_index_reg_2064_pp0_iter4_reg == 4'd0) | (out_index_reg_2064_pp0_iter4_reg == 4'd1) | (out_index_reg_2064_pp0_iter4_reg == 4'd2) | (out_index_reg_2064_pp0_iter4_reg == 4'd3) | (out_index_reg_2064_pp0_iter4_reg == 4'd4) | (out_index_reg_2064_pp0_iter4_reg == 4'd5) | (out_index_reg_2064_pp0_iter4_reg == 4'd6) | (out_index_reg_2064_pp0_iter4_reg == 4'd7) | (out_index_reg_2064_pp0_iter4_reg == 4'd8) | (out_index_reg_2064_pp0_iter4_reg == 4'd9) | (out_index_reg_2064_pp0_iter4_reg == 4'd10) | (out_index_reg_2064_pp0_iter4_reg == 4'd11) | (out_index_reg_2064_pp0_iter4_reg == 4'd12) | (out_index_reg_2064_pp0_iter4_reg == 4'd13) | (out_index_reg_2064_pp0_iter4_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_14_V_phi_fu_845_p32 = tmp_data_14_V_820_reg_763;
    end else begin
        ap_phi_mux_tmp_data_14_V_phi_fu_845_p32 = ap_phi_reg_pp0_iter5_tmp_data_14_V_reg_840;
    end
end

always @ (*) begin
    if (((out_index_reg_2064_pp0_iter4_reg == 4'd0) | (out_index_reg_2064_pp0_iter4_reg == 4'd1) | (out_index_reg_2064_pp0_iter4_reg == 4'd2) | (out_index_reg_2064_pp0_iter4_reg == 4'd3) | (out_index_reg_2064_pp0_iter4_reg == 4'd4) | (out_index_reg_2064_pp0_iter4_reg == 4'd5) | (out_index_reg_2064_pp0_iter4_reg == 4'd6) | (out_index_reg_2064_pp0_iter4_reg == 4'd7) | (out_index_reg_2064_pp0_iter4_reg == 4'd8) | (out_index_reg_2064_pp0_iter4_reg == 4'd9) | (out_index_reg_2064_pp0_iter4_reg == 4'd10) | (out_index_reg_2064_pp0_iter4_reg == 4'd11) | (out_index_reg_2064_pp0_iter4_reg == 4'd12) | (out_index_reg_2064_pp0_iter4_reg == 4'd13) | (out_index_reg_2064_pp0_iter4_reg == 4'd14))) begin
        ap_phi_mux_tmp_data_15_V_phi_fu_790_p32 = tmp_data_15_V_818_reg_774;
    end else if ((out_index_reg_2064_pp0_iter4_reg == 4'd15)) begin
        ap_phi_mux_tmp_data_15_V_phi_fu_790_p32 = acc_0_V_fu_1934_p2;
    end else begin
        ap_phi_mux_tmp_data_15_V_phi_fu_790_p32 = ap_phi_reg_pp0_iter5_tmp_data_15_V_reg_785;
    end
end

always @ (*) begin
    if ((out_index_reg_2064_pp0_iter4_reg == 4'd1)) begin
        ap_phi_mux_tmp_data_1_V_phi_fu_1560_p32 = acc_0_V_fu_1934_p2;
    end else if (((out_index_reg_2064_pp0_iter4_reg == 4'd0) | (out_index_reg_2064_pp0_iter4_reg == 4'd2) | (out_index_reg_2064_pp0_iter4_reg == 4'd3) | (out_index_reg_2064_pp0_iter4_reg == 4'd4) | (out_index_reg_2064_pp0_iter4_reg == 4'd5) | (out_index_reg_2064_pp0_iter4_reg == 4'd6) | (out_index_reg_2064_pp0_iter4_reg == 4'd7) | (out_index_reg_2064_pp0_iter4_reg == 4'd8) | (out_index_reg_2064_pp0_iter4_reg == 4'd9) | (out_index_reg_2064_pp0_iter4_reg == 4'd10) | (out_index_reg_2064_pp0_iter4_reg == 4'd11) | (out_index_reg_2064_pp0_iter4_reg == 4'd12) | (out_index_reg_2064_pp0_iter4_reg == 4'd13) | (out_index_reg_2064_pp0_iter4_reg == 4'd14) | (out_index_reg_2064_pp0_iter4_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_1_V_phi_fu_1560_p32 = tmp_data_1_V_846_reg_620;
    end else begin
        ap_phi_mux_tmp_data_1_V_phi_fu_1560_p32 = ap_phi_reg_pp0_iter5_tmp_data_1_V_reg_1555;
    end
end

always @ (*) begin
    if ((out_index_reg_2064_pp0_iter4_reg == 4'd2)) begin
        ap_phi_mux_tmp_data_2_V_phi_fu_1505_p32 = acc_0_V_fu_1934_p2;
    end else if (((out_index_reg_2064_pp0_iter4_reg == 4'd0) | (out_index_reg_2064_pp0_iter4_reg == 4'd1) | (out_index_reg_2064_pp0_iter4_reg == 4'd3) | (out_index_reg_2064_pp0_iter4_reg == 4'd4) | (out_index_reg_2064_pp0_iter4_reg == 4'd5) | (out_index_reg_2064_pp0_iter4_reg == 4'd6) | (out_index_reg_2064_pp0_iter4_reg == 4'd7) | (out_index_reg_2064_pp0_iter4_reg == 4'd8) | (out_index_reg_2064_pp0_iter4_reg == 4'd9) | (out_index_reg_2064_pp0_iter4_reg == 4'd10) | (out_index_reg_2064_pp0_iter4_reg == 4'd11) | (out_index_reg_2064_pp0_iter4_reg == 4'd12) | (out_index_reg_2064_pp0_iter4_reg == 4'd13) | (out_index_reg_2064_pp0_iter4_reg == 4'd14) | (out_index_reg_2064_pp0_iter4_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_2_V_phi_fu_1505_p32 = tmp_data_2_V_844_reg_631;
    end else begin
        ap_phi_mux_tmp_data_2_V_phi_fu_1505_p32 = ap_phi_reg_pp0_iter5_tmp_data_2_V_reg_1500;
    end
end

always @ (*) begin
    if ((out_index_reg_2064_pp0_iter4_reg == 4'd3)) begin
        ap_phi_mux_tmp_data_3_V_phi_fu_1450_p32 = acc_0_V_fu_1934_p2;
    end else if (((out_index_reg_2064_pp0_iter4_reg == 4'd0) | (out_index_reg_2064_pp0_iter4_reg == 4'd1) | (out_index_reg_2064_pp0_iter4_reg == 4'd2) | (out_index_reg_2064_pp0_iter4_reg == 4'd4) | (out_index_reg_2064_pp0_iter4_reg == 4'd5) | (out_index_reg_2064_pp0_iter4_reg == 4'd6) | (out_index_reg_2064_pp0_iter4_reg == 4'd7) | (out_index_reg_2064_pp0_iter4_reg == 4'd8) | (out_index_reg_2064_pp0_iter4_reg == 4'd9) | (out_index_reg_2064_pp0_iter4_reg == 4'd10) | (out_index_reg_2064_pp0_iter4_reg == 4'd11) | (out_index_reg_2064_pp0_iter4_reg == 4'd12) | (out_index_reg_2064_pp0_iter4_reg == 4'd13) | (out_index_reg_2064_pp0_iter4_reg == 4'd14) | (out_index_reg_2064_pp0_iter4_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_3_V_phi_fu_1450_p32 = tmp_data_3_V_842_reg_642;
    end else begin
        ap_phi_mux_tmp_data_3_V_phi_fu_1450_p32 = ap_phi_reg_pp0_iter5_tmp_data_3_V_reg_1445;
    end
end

always @ (*) begin
    if ((out_index_reg_2064_pp0_iter4_reg == 4'd4)) begin
        ap_phi_mux_tmp_data_4_V_phi_fu_1395_p32 = acc_0_V_fu_1934_p2;
    end else if (((out_index_reg_2064_pp0_iter4_reg == 4'd0) | (out_index_reg_2064_pp0_iter4_reg == 4'd1) | (out_index_reg_2064_pp0_iter4_reg == 4'd2) | (out_index_reg_2064_pp0_iter4_reg == 4'd3) | (out_index_reg_2064_pp0_iter4_reg == 4'd5) | (out_index_reg_2064_pp0_iter4_reg == 4'd6) | (out_index_reg_2064_pp0_iter4_reg == 4'd7) | (out_index_reg_2064_pp0_iter4_reg == 4'd8) | (out_index_reg_2064_pp0_iter4_reg == 4'd9) | (out_index_reg_2064_pp0_iter4_reg == 4'd10) | (out_index_reg_2064_pp0_iter4_reg == 4'd11) | (out_index_reg_2064_pp0_iter4_reg == 4'd12) | (out_index_reg_2064_pp0_iter4_reg == 4'd13) | (out_index_reg_2064_pp0_iter4_reg == 4'd14) | (out_index_reg_2064_pp0_iter4_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_4_V_phi_fu_1395_p32 = tmp_data_4_V_840_reg_653;
    end else begin
        ap_phi_mux_tmp_data_4_V_phi_fu_1395_p32 = ap_phi_reg_pp0_iter5_tmp_data_4_V_reg_1390;
    end
end

always @ (*) begin
    if ((out_index_reg_2064_pp0_iter4_reg == 4'd5)) begin
        ap_phi_mux_tmp_data_5_V_phi_fu_1340_p32 = acc_0_V_fu_1934_p2;
    end else if (((out_index_reg_2064_pp0_iter4_reg == 4'd0) | (out_index_reg_2064_pp0_iter4_reg == 4'd1) | (out_index_reg_2064_pp0_iter4_reg == 4'd2) | (out_index_reg_2064_pp0_iter4_reg == 4'd3) | (out_index_reg_2064_pp0_iter4_reg == 4'd4) | (out_index_reg_2064_pp0_iter4_reg == 4'd6) | (out_index_reg_2064_pp0_iter4_reg == 4'd7) | (out_index_reg_2064_pp0_iter4_reg == 4'd8) | (out_index_reg_2064_pp0_iter4_reg == 4'd9) | (out_index_reg_2064_pp0_iter4_reg == 4'd10) | (out_index_reg_2064_pp0_iter4_reg == 4'd11) | (out_index_reg_2064_pp0_iter4_reg == 4'd12) | (out_index_reg_2064_pp0_iter4_reg == 4'd13) | (out_index_reg_2064_pp0_iter4_reg == 4'd14) | (out_index_reg_2064_pp0_iter4_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_5_V_phi_fu_1340_p32 = tmp_data_5_V_838_reg_664;
    end else begin
        ap_phi_mux_tmp_data_5_V_phi_fu_1340_p32 = ap_phi_reg_pp0_iter5_tmp_data_5_V_reg_1335;
    end
end

always @ (*) begin
    if ((out_index_reg_2064_pp0_iter4_reg == 4'd6)) begin
        ap_phi_mux_tmp_data_6_V_phi_fu_1285_p32 = acc_0_V_fu_1934_p2;
    end else if (((out_index_reg_2064_pp0_iter4_reg == 4'd0) | (out_index_reg_2064_pp0_iter4_reg == 4'd1) | (out_index_reg_2064_pp0_iter4_reg == 4'd2) | (out_index_reg_2064_pp0_iter4_reg == 4'd3) | (out_index_reg_2064_pp0_iter4_reg == 4'd4) | (out_index_reg_2064_pp0_iter4_reg == 4'd5) | (out_index_reg_2064_pp0_iter4_reg == 4'd7) | (out_index_reg_2064_pp0_iter4_reg == 4'd8) | (out_index_reg_2064_pp0_iter4_reg == 4'd9) | (out_index_reg_2064_pp0_iter4_reg == 4'd10) | (out_index_reg_2064_pp0_iter4_reg == 4'd11) | (out_index_reg_2064_pp0_iter4_reg == 4'd12) | (out_index_reg_2064_pp0_iter4_reg == 4'd13) | (out_index_reg_2064_pp0_iter4_reg == 4'd14) | (out_index_reg_2064_pp0_iter4_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_6_V_phi_fu_1285_p32 = tmp_data_6_V_836_reg_675;
    end else begin
        ap_phi_mux_tmp_data_6_V_phi_fu_1285_p32 = ap_phi_reg_pp0_iter5_tmp_data_6_V_reg_1280;
    end
end

always @ (*) begin
    if ((out_index_reg_2064_pp0_iter4_reg == 4'd7)) begin
        ap_phi_mux_tmp_data_7_V_phi_fu_1230_p32 = acc_0_V_fu_1934_p2;
    end else if (((out_index_reg_2064_pp0_iter4_reg == 4'd0) | (out_index_reg_2064_pp0_iter4_reg == 4'd1) | (out_index_reg_2064_pp0_iter4_reg == 4'd2) | (out_index_reg_2064_pp0_iter4_reg == 4'd3) | (out_index_reg_2064_pp0_iter4_reg == 4'd4) | (out_index_reg_2064_pp0_iter4_reg == 4'd5) | (out_index_reg_2064_pp0_iter4_reg == 4'd6) | (out_index_reg_2064_pp0_iter4_reg == 4'd8) | (out_index_reg_2064_pp0_iter4_reg == 4'd9) | (out_index_reg_2064_pp0_iter4_reg == 4'd10) | (out_index_reg_2064_pp0_iter4_reg == 4'd11) | (out_index_reg_2064_pp0_iter4_reg == 4'd12) | (out_index_reg_2064_pp0_iter4_reg == 4'd13) | (out_index_reg_2064_pp0_iter4_reg == 4'd14) | (out_index_reg_2064_pp0_iter4_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_7_V_phi_fu_1230_p32 = tmp_data_7_V_834_reg_686;
    end else begin
        ap_phi_mux_tmp_data_7_V_phi_fu_1230_p32 = ap_phi_reg_pp0_iter5_tmp_data_7_V_reg_1225;
    end
end

always @ (*) begin
    if ((out_index_reg_2064_pp0_iter4_reg == 4'd8)) begin
        ap_phi_mux_tmp_data_8_V_phi_fu_1175_p32 = acc_0_V_fu_1934_p2;
    end else if (((out_index_reg_2064_pp0_iter4_reg == 4'd0) | (out_index_reg_2064_pp0_iter4_reg == 4'd1) | (out_index_reg_2064_pp0_iter4_reg == 4'd2) | (out_index_reg_2064_pp0_iter4_reg == 4'd3) | (out_index_reg_2064_pp0_iter4_reg == 4'd4) | (out_index_reg_2064_pp0_iter4_reg == 4'd5) | (out_index_reg_2064_pp0_iter4_reg == 4'd6) | (out_index_reg_2064_pp0_iter4_reg == 4'd7) | (out_index_reg_2064_pp0_iter4_reg == 4'd9) | (out_index_reg_2064_pp0_iter4_reg == 4'd10) | (out_index_reg_2064_pp0_iter4_reg == 4'd11) | (out_index_reg_2064_pp0_iter4_reg == 4'd12) | (out_index_reg_2064_pp0_iter4_reg == 4'd13) | (out_index_reg_2064_pp0_iter4_reg == 4'd14) | (out_index_reg_2064_pp0_iter4_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_8_V_phi_fu_1175_p32 = tmp_data_8_V_832_reg_697;
    end else begin
        ap_phi_mux_tmp_data_8_V_phi_fu_1175_p32 = ap_phi_reg_pp0_iter5_tmp_data_8_V_reg_1170;
    end
end

always @ (*) begin
    if ((out_index_reg_2064_pp0_iter4_reg == 4'd9)) begin
        ap_phi_mux_tmp_data_9_V_phi_fu_1120_p32 = acc_0_V_fu_1934_p2;
    end else if (((out_index_reg_2064_pp0_iter4_reg == 4'd0) | (out_index_reg_2064_pp0_iter4_reg == 4'd1) | (out_index_reg_2064_pp0_iter4_reg == 4'd2) | (out_index_reg_2064_pp0_iter4_reg == 4'd3) | (out_index_reg_2064_pp0_iter4_reg == 4'd4) | (out_index_reg_2064_pp0_iter4_reg == 4'd5) | (out_index_reg_2064_pp0_iter4_reg == 4'd6) | (out_index_reg_2064_pp0_iter4_reg == 4'd7) | (out_index_reg_2064_pp0_iter4_reg == 4'd8) | (out_index_reg_2064_pp0_iter4_reg == 4'd10) | (out_index_reg_2064_pp0_iter4_reg == 4'd11) | (out_index_reg_2064_pp0_iter4_reg == 4'd12) | (out_index_reg_2064_pp0_iter4_reg == 4'd13) | (out_index_reg_2064_pp0_iter4_reg == 4'd14) | (out_index_reg_2064_pp0_iter4_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_9_V_phi_fu_1120_p32 = tmp_data_9_V_830_reg_708;
    end else begin
        ap_phi_mux_tmp_data_9_V_phi_fu_1120_p32 = ap_phi_reg_pp0_iter5_tmp_data_9_V_reg_1115;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2060 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_w_index50_phi_fu_590_p4 = w_index_reg_2045;
    end else begin
        ap_phi_mux_w_index50_phi_fu_590_p4 = w_index50_reg_586;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        data_V_data_V_TDATA_blk_n = data_V_data_V_TVALID_int;
    end else begin
        data_V_data_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((data_V_data_V_TVALID == 1'b1) & (regslice_both_data_V_data_V_U_ack_in == 1'b1))) begin
        data_V_data_V_TREADY = 1'b1;
    end else begin
        data_V_data_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_456_fu_1817_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_455_fu_1809_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln13_fu_1799_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state3))) begin
        data_V_data_V_TREADY_int = 1'b1;
    end else begin
        data_V_data_V_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        data_window_0_V_V_read = 1'b1;
    end else begin
        data_window_0_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_456_fu_1817_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_455_fu_1809_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln13_fu_1799_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln13_fu_1799_p1 == 1'd1))) begin
        data_window_0_V_V_write = 1'b1;
    end else begin
        data_window_0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        data_window_1_V_V_read = 1'b1;
    end else begin
        data_window_1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_456_fu_1817_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_455_fu_1809_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln13_fu_1799_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state3) & (tmp_455_fu_1809_p3 == 1'd1))) begin
        data_window_1_V_V_write = 1'b1;
    end else begin
        data_window_1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        data_window_2_V_V_read = 1'b1;
    end else begin
        data_window_2_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_456_fu_1817_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_455_fu_1809_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln13_fu_1799_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state3) & (tmp_456_fu_1817_p3 == 1'd1))) begin
        data_window_2_V_V_write = 1'b1;
    end else begin
        data_window_2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln49_fu_1956_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_ce0 = 1'b1;
    end else begin
        outidx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_10_V_blk_n = res_V_data_10_V_full_n;
    end else begin
        res_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_10_V_write = 1'b1;
    end else begin
        res_V_data_10_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_11_V_blk_n = res_V_data_11_V_full_n;
    end else begin
        res_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_11_V_write = 1'b1;
    end else begin
        res_V_data_11_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_12_V_blk_n = res_V_data_12_V_full_n;
    end else begin
        res_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_12_V_write = 1'b1;
    end else begin
        res_V_data_12_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_13_V_blk_n = res_V_data_13_V_full_n;
    end else begin
        res_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_13_V_write = 1'b1;
    end else begin
        res_V_data_13_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_14_V_blk_n = res_V_data_14_V_full_n;
    end else begin
        res_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_14_V_write = 1'b1;
    end else begin
        res_V_data_14_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_15_V_blk_n = res_V_data_15_V_full_n;
    end else begin
        res_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_15_V_write = 1'b1;
    end else begin
        res_V_data_15_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_8_V_blk_n = res_V_data_8_V_full_n;
    end else begin
        res_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_8_V_write = 1'b1;
    end else begin
        res_V_data_8_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_9_V_blk_n = res_V_data_9_V_full_n;
    end else begin
        res_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (p_Result_s_reg_2016 == 1'd1))) begin
        res_V_data_9_V_write = 1'b1;
    end else begin
        res_V_data_9_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w2_V_ce0 = 1'b1;
    end else begin
        w2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if ((~((data_V_data_V_TVALID_int == 1'b0) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_456_fu_1817_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_455_fu_1809_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln13_fu_1799_p1 == 1'd1))) & (p_Result_s_fu_1825_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if ((~((data_V_data_V_TVALID_int == 1'b0) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_456_fu_1817_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_455_fu_1809_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln13_fu_1799_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state3) & (p_Result_s_fu_1825_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln49_fu_1956_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1)) & (icmp_ln49_fu_1956_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_1934_p2 = (tmp_386_fu_1897_p18 + trunc_ln9_fu_1888_p4);

assign and_ln26_fu_1752_p2 = (xor_ln20_fu_1747_p2 & icmp_ln26_reg_1992);

assign and_ln31_fu_1727_p2 = (xor_ln26_fu_1721_p2 & icmp_ln31_fu_1697_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11 = ((io_acc_block_signal_op163 == 1'b0) & (p_Result_s_reg_2016 == 1'd1));
end

always @ (*) begin
    ap_block_state3 = ((data_V_data_V_TVALID_int == 1'b0) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_456_fu_1817_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_455_fu_1809_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln13_fu_1799_p1 == 1'd1)));
end

always @ (*) begin
    ap_block_state4 = ((data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter5_tmp_data_0_V_reg_1610 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_data_10_V_reg_1060 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_data_11_V_reg_1005 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_data_12_V_reg_950 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_data_13_V_reg_895 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_data_14_V_reg_840 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_data_15_V_reg_785 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_data_1_V_reg_1555 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_data_2_V_reg_1500 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_data_3_V_reg_1445 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_data_4_V_reg_1390 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_data_5_V_reg_1335 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_data_6_V_reg_1280 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_data_7_V_reg_1225 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_data_8_V_reg_1170 = 'bx;

assign ap_phi_reg_pp0_iter5_tmp_data_9_V_reg_1115 = 'bx;

assign ap_ready = internal_ap_ready;

assign i_iw_fu_1803_p2 = (8'd1 + wp_idx51_reg_574);

assign icmp_ln151_fu_1857_p2 = ((ap_phi_mux_w_index50_phi_fu_590_p4 == 6'd47) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_1851_p2 = (($signed(in_index_fu_1845_p2) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_1669_p2 = ((wp_idx51_reg_574 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_1675_p2 = ((wp_idx51_reg_574 > 8'd198) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_1697_p2 = ((tmp_454_fu_1687_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_1956_p2 = ((wp_idx51_reg_574 == 8'd199) ? 1'b1 : 1'b0);

assign in_index_fu_1845_p2 = (ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_601_p4 + 32'd1);

assign io_acc_block_signal_op163 = (res_V_data_9_V_full_n & res_V_data_8_V_full_n & res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_15_V_full_n & res_V_data_14_V_full_n & res_V_data_13_V_full_n & res_V_data_12_V_full_n & res_V_data_11_V_full_n & res_V_data_10_V_full_n & res_V_data_0_V_full_n);

assign or_ln26_fu_1715_p2 = (icmp_ln26_fu_1675_p2 | icmp_ln20_fu_1669_p2);

assign or_ln321_fu_1765_p2 = (icmp_ln20_reg_1986 | and_ln26_fu_1752_p2);

assign outidx_address0 = zext_ln155_fu_1833_p1;

assign p_Result_s_fu_1825_p3 = p_Val2_s_fu_1777_p10[32'd2];

assign p_Val2_s_fu_1777_p9 = ((or_ln321_fu_1765_p2[0:0] === 1'b1) ? select_ln321_fu_1757_p3 : select_ln31_reg_1997);

assign r_fu_1681_p2 = ($signed(8'd199) - $signed(wp_idx51_reg_574));

assign res_V_data_0_V_din = tmp_data_0_V_reg_1610;

assign res_V_data_10_V_din = tmp_data_10_V_reg_1060;

assign res_V_data_11_V_din = tmp_data_11_V_reg_1005;

assign res_V_data_12_V_din = tmp_data_12_V_reg_950;

assign res_V_data_13_V_din = tmp_data_13_V_reg_895;

assign res_V_data_14_V_din = tmp_data_14_V_reg_840;

assign res_V_data_15_V_din = tmp_data_15_V_reg_785;

assign res_V_data_1_V_din = tmp_data_1_V_reg_1555;

assign res_V_data_2_V_din = tmp_data_2_V_reg_1500;

assign res_V_data_3_V_din = tmp_data_3_V_reg_1445;

assign res_V_data_4_V_din = tmp_data_4_V_reg_1390;

assign res_V_data_5_V_din = tmp_data_5_V_reg_1335;

assign res_V_data_6_V_din = tmp_data_6_V_reg_1280;

assign res_V_data_7_V_din = tmp_data_7_V_reg_1225;

assign res_V_data_8_V_din = tmp_data_8_V_reg_1170;

assign res_V_data_9_V_din = tmp_data_9_V_reg_1115;

assign select_ln168_fu_1876_p3 = ((icmp_ln168_reg_2055[0:0] === 1'b1) ? 32'd0 : in_index_reg_2050);

assign select_ln31_fu_1739_p3 = ((and_ln31_fu_1727_p2[0:0] === 1'b1) ? sub_ln31_fu_1733_p2 : select_ln35_fu_1707_p3);

assign select_ln321_fu_1757_p3 = ((and_ln26_fu_1752_p2[0:0] === 1'b1) ? 3'd5 : 3'd0);

assign select_ln35_fu_1707_p3 = ((trunc_ln49_fu_1665_p1[0:0] === 1'b1) ? 3'd1 : 3'd2);

assign start_out = real_start;

assign sub_ln31_fu_1733_p2 = ($signed(3'd5) - $signed(trunc_ln32_fu_1703_p1));

assign tmp_385_fu_1867_p4 = in_index_0_i_i_i_i_i49_reg_597[1:0];

assign tmp_454_fu_1687_p4 = {{r_fu_1681_p2[7:1]}};

assign tmp_455_fu_1809_p3 = p_Val2_s_fu_1777_p10[32'd1];

assign tmp_456_fu_1817_p3 = p_Val2_s_fu_1777_p10[32'd2];

assign trunc_ln13_fu_1799_p1 = p_Val2_s_fu_1777_p10[0:0];

assign trunc_ln32_fu_1703_p1 = r_fu_1681_p2[2:0];

assign trunc_ln49_fu_1665_p1 = wp_idx51_reg_574[0:0];

assign trunc_ln9_fu_1888_p4 = {{r_V_reg_2094[25:10]}};

assign w2_V_address0 = zext_ln155_fu_1833_p1;

assign w_index_fu_1839_p2 = (6'd1 + ap_phi_mux_w_index50_phi_fu_590_p4);

assign xor_ln20_fu_1747_p2 = (icmp_ln20_reg_1986 ^ 1'd1);

assign xor_ln26_fu_1721_p2 = (or_ln26_fu_1715_p2 ^ 1'd1);

assign zext_ln155_fu_1833_p1 = ap_phi_mux_w_index50_phi_fu_590_p4;

endmodule //conv_1d_cl_array_array_ap_fixed_16u_config2_s
