-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity predict is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_stream_TVALID : IN STD_LOGIC;
    input_stream_TREADY : OUT STD_LOGIC;
    input_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    input_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    input_stream_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    input_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    input_stream_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    output_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_stream_TVALID : OUT STD_LOGIC;
    output_stream_TREADY : IN STD_LOGIC;
    output_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    output_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    output_stream_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    output_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_stream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    output_stream_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of predict is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "predict_predict,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.264000,HLS_SYN_LAT=730,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=2257,HLS_SYN_LUT=3699,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal l1_bias_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal l1_bias_ce0 : STD_LOGIC;
    signal l1_bias_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_bias_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal l2_bias_ce0 : STD_LOGIC;
    signal l2_bias_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal add_ln32_fu_464_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln32_reg_701 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln38_8_fu_482_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln38_8_reg_706 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln32_fu_498_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln32_reg_718 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal lshr_ln1_reg_722 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln45_fu_559_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln45_reg_735 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal add_ln45_fu_570_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln45_reg_743 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_576_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_748 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln45_1_fu_589_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln45_1_reg_753 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal lshr_ln2_reg_757 : STD_LOGIC_VECTOR (2 downto 0);
    signal input_layer_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal input_layer_ce0 : STD_LOGIC;
    signal input_layer_we0 : STD_LOGIC;
    signal input_layer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_layer_ce1 : STD_LOGIC;
    signal input_layer_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_layer_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal input_layer_1_ce0 : STD_LOGIC;
    signal input_layer_1_we0 : STD_LOGIC;
    signal input_layer_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_layer_1_ce1 : STD_LOGIC;
    signal input_layer_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_layer_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal input_layer_2_ce0 : STD_LOGIC;
    signal input_layer_2_we0 : STD_LOGIC;
    signal input_layer_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_layer_2_ce1 : STD_LOGIC;
    signal input_layer_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_layer_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal input_layer_3_ce0 : STD_LOGIC;
    signal input_layer_3_we0 : STD_LOGIC;
    signal input_layer_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_layer_3_ce1 : STD_LOGIC;
    signal input_layer_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal hidden_layer1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal hidden_layer1_ce0 : STD_LOGIC;
    signal hidden_layer1_we0 : STD_LOGIC;
    signal hidden_layer1_q0 : STD_LOGIC_VECTOR (30 downto 0);
    signal hidden_layer1_ce1 : STD_LOGIC;
    signal hidden_layer1_q1 : STD_LOGIC_VECTOR (30 downto 0);
    signal hidden_layer1_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal hidden_layer1_1_ce0 : STD_LOGIC;
    signal hidden_layer1_1_we0 : STD_LOGIC;
    signal hidden_layer1_1_q0 : STD_LOGIC_VECTOR (30 downto 0);
    signal hidden_layer1_1_ce1 : STD_LOGIC;
    signal hidden_layer1_1_q1 : STD_LOGIC_VECTOR (30 downto 0);
    signal hidden_layer1_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal hidden_layer1_2_ce0 : STD_LOGIC;
    signal hidden_layer1_2_we0 : STD_LOGIC;
    signal hidden_layer1_2_q0 : STD_LOGIC_VECTOR (30 downto 0);
    signal hidden_layer1_2_ce1 : STD_LOGIC;
    signal hidden_layer1_2_q1 : STD_LOGIC_VECTOR (30 downto 0);
    signal hidden_layer1_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal hidden_layer1_3_ce0 : STD_LOGIC;
    signal hidden_layer1_3_we0 : STD_LOGIC;
    signal hidden_layer1_3_q0 : STD_LOGIC_VECTOR (30 downto 0);
    signal hidden_layer1_3_ce1 : STD_LOGIC;
    signal hidden_layer1_3_q1 : STD_LOGIC_VECTOR (30 downto 0);
    signal hidden_layer2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal hidden_layer2_ce0 : STD_LOGIC;
    signal hidden_layer2_we0 : STD_LOGIC;
    signal hidden_layer2_q0 : STD_LOGIC_VECTOR (30 downto 0);
    signal hidden_layer2_ce1 : STD_LOGIC;
    signal hidden_layer2_q1 : STD_LOGIC_VECTOR (30 downto 0);
    signal hidden_layer2_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal hidden_layer2_1_ce0 : STD_LOGIC;
    signal hidden_layer2_1_we0 : STD_LOGIC;
    signal hidden_layer2_1_q0 : STD_LOGIC_VECTOR (30 downto 0);
    signal hidden_layer2_1_ce1 : STD_LOGIC;
    signal hidden_layer2_1_q1 : STD_LOGIC_VECTOR (30 downto 0);
    signal hidden_layer2_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal hidden_layer2_2_ce0 : STD_LOGIC;
    signal hidden_layer2_2_we0 : STD_LOGIC;
    signal hidden_layer2_2_q0 : STD_LOGIC_VECTOR (30 downto 0);
    signal hidden_layer2_2_ce1 : STD_LOGIC;
    signal hidden_layer2_2_q1 : STD_LOGIC_VECTOR (30 downto 0);
    signal hidden_layer2_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal hidden_layer2_3_ce0 : STD_LOGIC;
    signal hidden_layer2_3_we0 : STD_LOGIC;
    signal hidden_layer2_3_q0 : STD_LOGIC_VECTOR (30 downto 0);
    signal hidden_layer2_3_ce1 : STD_LOGIC;
    signal hidden_layer2_3_q1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_start : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_done : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_idle : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_ready : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_3_ce0 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_3_we0 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_2_ce0 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_2_we0 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_1_ce0 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_1_we0 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_ce0 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_we0 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_stream_TREADY : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_start : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_done : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_idle : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_ready : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_ce0 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_ce1 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_1_ce0 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_1_ce1 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_2_ce0 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_2_ce1 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_3_ce0 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_3_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_3_ce1 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_trunc_ln38_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_trunc_ln38_3_out_ap_vld : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_start : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_done : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_idle : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_ready : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_ce0 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_ce1 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_1_ce0 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_1_ce1 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_2_ce0 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_2_ce1 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_3_ce0 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_3_ce1 : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_p_out_ap_vld : STD_LOGIC;
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_start : STD_LOGIC;
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_done : STD_LOGIC;
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_idle : STD_LOGIC;
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_ready : STD_LOGIC;
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_ce0 : STD_LOGIC;
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_ce1 : STD_LOGIC;
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_1_ce0 : STD_LOGIC;
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_1_ce1 : STD_LOGIC;
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_2_ce0 : STD_LOGIC;
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_2_ce1 : STD_LOGIC;
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_3_ce0 : STD_LOGIC;
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_3_ce1 : STD_LOGIC;
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_max_22_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_max_22_out_ap_vld : STD_LOGIC;
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_output_layer_1_11_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_output_layer_1_11_out_ap_vld : STD_LOGIC;
    signal grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln32_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln38_3_loc_fu_164 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln45_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal zext_ln32_fu_494_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln32_1_fu_510_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln45_fu_585_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_1_fu_601_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal j_fu_148 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal j_1_fu_216 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal select_ln41_fu_540_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln54_fu_631_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_1_fu_474_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln38_fu_470_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln40_fu_520_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln40_fu_524_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln41_fu_534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln41_fu_530_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln53_fu_611_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln53_fu_615_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln54_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln54_fu_621_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal out_data_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_output_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state13 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal regslice_both_input_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal input_stream_TVALID_int_regslice : STD_LOGIC;
    signal input_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_input_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_input_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_input_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_input_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_input_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (5 downto 0);
    signal regslice_both_input_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_dest_V_U_ack_in : STD_LOGIC;
    signal output_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal output_stream_TVALID_int_regslice : STD_LOGIC;
    signal output_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_output_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal output_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_output_stream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal output_stream_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_output_stream_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal output_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (5 downto 0);
    signal regslice_both_output_stream_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component predict_predict_Pipeline_VITIS_LOOP_26_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_stream_TVALID : IN STD_LOGIC;
        input_layer_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_layer_3_ce0 : OUT STD_LOGIC;
        input_layer_3_we0 : OUT STD_LOGIC;
        input_layer_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_layer_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_layer_2_ce0 : OUT STD_LOGIC;
        input_layer_2_we0 : OUT STD_LOGIC;
        input_layer_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_layer_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_layer_1_ce0 : OUT STD_LOGIC;
        input_layer_1_we0 : OUT STD_LOGIC;
        input_layer_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_layer_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_layer_ce0 : OUT STD_LOGIC;
        input_layer_we0 : OUT STD_LOGIC;
        input_layer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        input_stream_TREADY : OUT STD_LOGIC;
        input_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        input_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        input_stream_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
        input_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        input_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        input_stream_TDEST : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component predict_predict_Pipeline_VITIS_LOOP_35_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln38_8 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_layer_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_layer_ce0 : OUT STD_LOGIC;
        input_layer_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_layer_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_layer_ce1 : OUT STD_LOGIC;
        input_layer_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_layer_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_layer_1_ce0 : OUT STD_LOGIC;
        input_layer_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_layer_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_layer_1_ce1 : OUT STD_LOGIC;
        input_layer_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_layer_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_layer_2_ce0 : OUT STD_LOGIC;
        input_layer_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_layer_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_layer_2_ce1 : OUT STD_LOGIC;
        input_layer_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_layer_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_layer_3_ce0 : OUT STD_LOGIC;
        input_layer_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_layer_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_layer_3_ce1 : OUT STD_LOGIC;
        input_layer_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln38_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln38_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component predict_predict_Pipeline_VITIS_LOOP_48_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        j_1 : IN STD_LOGIC_VECTOR (4 downto 0);
        hidden_layer1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hidden_layer1_ce0 : OUT STD_LOGIC;
        hidden_layer1_q0 : IN STD_LOGIC_VECTOR (30 downto 0);
        hidden_layer1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hidden_layer1_ce1 : OUT STD_LOGIC;
        hidden_layer1_q1 : IN STD_LOGIC_VECTOR (30 downto 0);
        hidden_layer1_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hidden_layer1_1_ce0 : OUT STD_LOGIC;
        hidden_layer1_1_q0 : IN STD_LOGIC_VECTOR (30 downto 0);
        hidden_layer1_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hidden_layer1_1_ce1 : OUT STD_LOGIC;
        hidden_layer1_1_q1 : IN STD_LOGIC_VECTOR (30 downto 0);
        hidden_layer1_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hidden_layer1_2_ce0 : OUT STD_LOGIC;
        hidden_layer1_2_q0 : IN STD_LOGIC_VECTOR (30 downto 0);
        hidden_layer1_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hidden_layer1_2_ce1 : OUT STD_LOGIC;
        hidden_layer1_2_q1 : IN STD_LOGIC_VECTOR (30 downto 0);
        hidden_layer1_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hidden_layer1_3_ce0 : OUT STD_LOGIC;
        hidden_layer1_3_q0 : IN STD_LOGIC_VECTOR (30 downto 0);
        hidden_layer1_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hidden_layer1_3_ce1 : OUT STD_LOGIC;
        hidden_layer1_3_q1 : IN STD_LOGIC_VECTOR (30 downto 0);
        zext_ln51 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC );
    end component;


    component predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hidden_layer2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hidden_layer2_ce0 : OUT STD_LOGIC;
        hidden_layer2_q0 : IN STD_LOGIC_VECTOR (30 downto 0);
        hidden_layer2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hidden_layer2_ce1 : OUT STD_LOGIC;
        hidden_layer2_q1 : IN STD_LOGIC_VECTOR (30 downto 0);
        hidden_layer2_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hidden_layer2_1_ce0 : OUT STD_LOGIC;
        hidden_layer2_1_q0 : IN STD_LOGIC_VECTOR (30 downto 0);
        hidden_layer2_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hidden_layer2_1_ce1 : OUT STD_LOGIC;
        hidden_layer2_1_q1 : IN STD_LOGIC_VECTOR (30 downto 0);
        hidden_layer2_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hidden_layer2_2_ce0 : OUT STD_LOGIC;
        hidden_layer2_2_q0 : IN STD_LOGIC_VECTOR (30 downto 0);
        hidden_layer2_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hidden_layer2_2_ce1 : OUT STD_LOGIC;
        hidden_layer2_2_q1 : IN STD_LOGIC_VECTOR (30 downto 0);
        hidden_layer2_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hidden_layer2_3_ce0 : OUT STD_LOGIC;
        hidden_layer2_3_q0 : IN STD_LOGIC_VECTOR (30 downto 0);
        hidden_layer2_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hidden_layer2_3_ce1 : OUT STD_LOGIC;
        hidden_layer2_3_q1 : IN STD_LOGIC_VECTOR (30 downto 0);
        max_22_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        max_22_out_ap_vld : OUT STD_LOGIC;
        output_layer_1_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_layer_1_11_out_ap_vld : OUT STD_LOGIC );
    end component;


    component predict_l1_bias_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component predict_l2_bias_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component predict_input_layer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component predict_hidden_layer1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (30 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (30 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component predict_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component predict_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    l1_bias_U : component predict_l1_bias_ROM_AUTO_1R
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l1_bias_address0,
        ce0 => l1_bias_ce0,
        q0 => l1_bias_q0);

    l2_bias_U : component predict_l2_bias_ROM_AUTO_1R
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l2_bias_address0,
        ce0 => l2_bias_ce0,
        q0 => l2_bias_q0);

    input_layer_U : component predict_input_layer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => input_layer_address0,
        ce0 => input_layer_ce0,
        we0 => input_layer_we0,
        d0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_d0,
        q0 => input_layer_q0,
        address1 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_address1,
        ce1 => input_layer_ce1,
        q1 => input_layer_q1);

    input_layer_1_U : component predict_input_layer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => input_layer_1_address0,
        ce0 => input_layer_1_ce0,
        we0 => input_layer_1_we0,
        d0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_1_d0,
        q0 => input_layer_1_q0,
        address1 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_1_address1,
        ce1 => input_layer_1_ce1,
        q1 => input_layer_1_q1);

    input_layer_2_U : component predict_input_layer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => input_layer_2_address0,
        ce0 => input_layer_2_ce0,
        we0 => input_layer_2_we0,
        d0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_2_d0,
        q0 => input_layer_2_q0,
        address1 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_2_address1,
        ce1 => input_layer_2_ce1,
        q1 => input_layer_2_q1);

    input_layer_3_U : component predict_input_layer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => input_layer_3_address0,
        ce0 => input_layer_3_ce0,
        we0 => input_layer_3_we0,
        d0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_3_d0,
        q0 => input_layer_3_q0,
        address1 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_3_address1,
        ce1 => input_layer_3_ce1,
        q1 => input_layer_3_q1);

    hidden_layer1_U : component predict_hidden_layer1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 31,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hidden_layer1_address0,
        ce0 => hidden_layer1_ce0,
        we0 => hidden_layer1_we0,
        d0 => select_ln41_fu_540_p3,
        q0 => hidden_layer1_q0,
        address1 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_address1,
        ce1 => hidden_layer1_ce1,
        q1 => hidden_layer1_q1);

    hidden_layer1_1_U : component predict_hidden_layer1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 31,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hidden_layer1_1_address0,
        ce0 => hidden_layer1_1_ce0,
        we0 => hidden_layer1_1_we0,
        d0 => select_ln41_fu_540_p3,
        q0 => hidden_layer1_1_q0,
        address1 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_1_address1,
        ce1 => hidden_layer1_1_ce1,
        q1 => hidden_layer1_1_q1);

    hidden_layer1_2_U : component predict_hidden_layer1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 31,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hidden_layer1_2_address0,
        ce0 => hidden_layer1_2_ce0,
        we0 => hidden_layer1_2_we0,
        d0 => select_ln41_fu_540_p3,
        q0 => hidden_layer1_2_q0,
        address1 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_2_address1,
        ce1 => hidden_layer1_2_ce1,
        q1 => hidden_layer1_2_q1);

    hidden_layer1_3_U : component predict_hidden_layer1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 31,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hidden_layer1_3_address0,
        ce0 => hidden_layer1_3_ce0,
        we0 => hidden_layer1_3_we0,
        d0 => select_ln41_fu_540_p3,
        q0 => hidden_layer1_3_q0,
        address1 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_3_address1,
        ce1 => hidden_layer1_3_ce1,
        q1 => hidden_layer1_3_q1);

    hidden_layer2_U : component predict_hidden_layer1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 31,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hidden_layer2_address0,
        ce0 => hidden_layer2_ce0,
        we0 => hidden_layer2_we0,
        d0 => select_ln54_fu_631_p3,
        q0 => hidden_layer2_q0,
        address1 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_address1,
        ce1 => hidden_layer2_ce1,
        q1 => hidden_layer2_q1);

    hidden_layer2_1_U : component predict_hidden_layer1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 31,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hidden_layer2_1_address0,
        ce0 => hidden_layer2_1_ce0,
        we0 => hidden_layer2_1_we0,
        d0 => select_ln54_fu_631_p3,
        q0 => hidden_layer2_1_q0,
        address1 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_1_address1,
        ce1 => hidden_layer2_1_ce1,
        q1 => hidden_layer2_1_q1);

    hidden_layer2_2_U : component predict_hidden_layer1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 31,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hidden_layer2_2_address0,
        ce0 => hidden_layer2_2_ce0,
        we0 => hidden_layer2_2_we0,
        d0 => select_ln54_fu_631_p3,
        q0 => hidden_layer2_2_q0,
        address1 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_2_address1,
        ce1 => hidden_layer2_2_ce1,
        q1 => hidden_layer2_2_q1);

    hidden_layer2_3_U : component predict_hidden_layer1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 31,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hidden_layer2_3_address0,
        ce0 => hidden_layer2_3_ce0,
        we0 => hidden_layer2_3_we0,
        d0 => select_ln54_fu_631_p3,
        q0 => hidden_layer2_3_q0,
        address1 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_3_address1,
        ce1 => hidden_layer2_3_ce1,
        q1 => hidden_layer2_3_q1);

    grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373 : component predict_predict_Pipeline_VITIS_LOOP_26_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_start,
        ap_done => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_done,
        ap_idle => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_idle,
        ap_ready => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_ready,
        input_stream_TVALID => input_stream_TVALID_int_regslice,
        input_layer_3_address0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_3_address0,
        input_layer_3_ce0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_3_ce0,
        input_layer_3_we0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_3_we0,
        input_layer_3_d0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_3_d0,
        input_layer_2_address0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_2_address0,
        input_layer_2_ce0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_2_ce0,
        input_layer_2_we0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_2_we0,
        input_layer_2_d0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_2_d0,
        input_layer_1_address0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_1_address0,
        input_layer_1_ce0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_1_ce0,
        input_layer_1_we0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_1_we0,
        input_layer_1_d0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_1_d0,
        input_layer_address0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_address0,
        input_layer_ce0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_ce0,
        input_layer_we0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_we0,
        input_layer_d0 => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_d0,
        input_stream_TDATA => input_stream_TDATA_int_regslice,
        input_stream_TREADY => grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_stream_TREADY,
        input_stream_TKEEP => input_stream_TKEEP_int_regslice,
        input_stream_TSTRB => input_stream_TSTRB_int_regslice,
        input_stream_TUSER => input_stream_TUSER_int_regslice,
        input_stream_TLAST => input_stream_TLAST_int_regslice,
        input_stream_TID => input_stream_TID_int_regslice,
        input_stream_TDEST => input_stream_TDEST_int_regslice);

    grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395 : component predict_predict_Pipeline_VITIS_LOOP_35_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_start,
        ap_done => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_done,
        ap_idle => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_idle,
        ap_ready => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_ready,
        add_ln38_8 => add_ln38_8_reg_706,
        input_layer_address0 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_address0,
        input_layer_ce0 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_ce0,
        input_layer_q0 => input_layer_q0,
        input_layer_address1 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_address1,
        input_layer_ce1 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_ce1,
        input_layer_q1 => input_layer_q1,
        input_layer_1_address0 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_1_address0,
        input_layer_1_ce0 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_1_ce0,
        input_layer_1_q0 => input_layer_1_q0,
        input_layer_1_address1 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_1_address1,
        input_layer_1_ce1 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_1_ce1,
        input_layer_1_q1 => input_layer_1_q1,
        input_layer_2_address0 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_2_address0,
        input_layer_2_ce0 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_2_ce0,
        input_layer_2_q0 => input_layer_2_q0,
        input_layer_2_address1 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_2_address1,
        input_layer_2_ce1 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_2_ce1,
        input_layer_2_q1 => input_layer_2_q1,
        input_layer_3_address0 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_3_address0,
        input_layer_3_ce0 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_3_ce0,
        input_layer_3_q0 => input_layer_3_q0,
        input_layer_3_address1 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_3_address1,
        input_layer_3_ce1 => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_3_ce1,
        input_layer_3_q1 => input_layer_3_q1,
        trunc_ln38_3_out => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_trunc_ln38_3_out,
        trunc_ln38_3_out_ap_vld => grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_trunc_ln38_3_out_ap_vld);

    grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413 : component predict_predict_Pipeline_VITIS_LOOP_48_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_start,
        ap_done => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_done,
        ap_idle => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_idle,
        ap_ready => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_ready,
        j_1 => trunc_ln45_reg_735,
        hidden_layer1_address0 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_address0,
        hidden_layer1_ce0 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_ce0,
        hidden_layer1_q0 => hidden_layer1_q0,
        hidden_layer1_address1 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_address1,
        hidden_layer1_ce1 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_ce1,
        hidden_layer1_q1 => hidden_layer1_q1,
        hidden_layer1_1_address0 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_1_address0,
        hidden_layer1_1_ce0 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_1_ce0,
        hidden_layer1_1_q0 => hidden_layer1_1_q0,
        hidden_layer1_1_address1 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_1_address1,
        hidden_layer1_1_ce1 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_1_ce1,
        hidden_layer1_1_q1 => hidden_layer1_1_q1,
        hidden_layer1_2_address0 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_2_address0,
        hidden_layer1_2_ce0 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_2_ce0,
        hidden_layer1_2_q0 => hidden_layer1_2_q0,
        hidden_layer1_2_address1 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_2_address1,
        hidden_layer1_2_ce1 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_2_ce1,
        hidden_layer1_2_q1 => hidden_layer1_2_q1,
        hidden_layer1_3_address0 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_3_address0,
        hidden_layer1_3_ce0 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_3_ce0,
        hidden_layer1_3_q0 => hidden_layer1_3_q0,
        hidden_layer1_3_address1 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_3_address1,
        hidden_layer1_3_ce1 => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_3_ce1,
        hidden_layer1_3_q1 => hidden_layer1_3_q1,
        zext_ln51 => tmp_2_reg_748,
        p_out => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_p_out,
        p_out_ap_vld => grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_p_out_ap_vld);

    grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432 : component predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_start,
        ap_done => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_done,
        ap_idle => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_idle,
        ap_ready => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_ready,
        hidden_layer2_address0 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_address0,
        hidden_layer2_ce0 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_ce0,
        hidden_layer2_q0 => hidden_layer2_q0,
        hidden_layer2_address1 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_address1,
        hidden_layer2_ce1 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_ce1,
        hidden_layer2_q1 => hidden_layer2_q1,
        hidden_layer2_1_address0 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_1_address0,
        hidden_layer2_1_ce0 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_1_ce0,
        hidden_layer2_1_q0 => hidden_layer2_1_q0,
        hidden_layer2_1_address1 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_1_address1,
        hidden_layer2_1_ce1 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_1_ce1,
        hidden_layer2_1_q1 => hidden_layer2_1_q1,
        hidden_layer2_2_address0 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_2_address0,
        hidden_layer2_2_ce0 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_2_ce0,
        hidden_layer2_2_q0 => hidden_layer2_2_q0,
        hidden_layer2_2_address1 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_2_address1,
        hidden_layer2_2_ce1 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_2_ce1,
        hidden_layer2_2_q1 => hidden_layer2_2_q1,
        hidden_layer2_3_address0 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_3_address0,
        hidden_layer2_3_ce0 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_3_ce0,
        hidden_layer2_3_q0 => hidden_layer2_3_q0,
        hidden_layer2_3_address1 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_3_address1,
        hidden_layer2_3_ce1 => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_3_ce1,
        hidden_layer2_3_q1 => hidden_layer2_3_q1,
        max_22_out => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_max_22_out,
        max_22_out_ap_vld => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_max_22_out_ap_vld,
        output_layer_1_11_out => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_output_layer_1_11_out,
        output_layer_1_11_out_ap_vld => grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_output_layer_1_11_out_ap_vld);

    control_s_axi_U : component predict_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    regslice_both_input_stream_V_data_V_U : component predict_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TDATA,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_data_V_U_ack_in,
        data_out => input_stream_TDATA_int_regslice,
        vld_out => input_stream_TVALID_int_regslice,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_data_V_U_apdone_blk);

    regslice_both_input_stream_V_keep_V_U : component predict_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TKEEP,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_keep_V_U_ack_in,
        data_out => input_stream_TKEEP_int_regslice,
        vld_out => regslice_both_input_stream_V_keep_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_keep_V_U_apdone_blk);

    regslice_both_input_stream_V_strb_V_U : component predict_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TSTRB,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_strb_V_U_ack_in,
        data_out => input_stream_TSTRB_int_regslice,
        vld_out => regslice_both_input_stream_V_strb_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_strb_V_U_apdone_blk);

    regslice_both_input_stream_V_user_V_U : component predict_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TUSER,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_user_V_U_ack_in,
        data_out => input_stream_TUSER_int_regslice,
        vld_out => regslice_both_input_stream_V_user_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_user_V_U_apdone_blk);

    regslice_both_input_stream_V_last_V_U : component predict_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TLAST,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_last_V_U_ack_in,
        data_out => input_stream_TLAST_int_regslice,
        vld_out => regslice_both_input_stream_V_last_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_last_V_U_apdone_blk);

    regslice_both_input_stream_V_id_V_U : component predict_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TID,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_id_V_U_ack_in,
        data_out => input_stream_TID_int_regslice,
        vld_out => regslice_both_input_stream_V_id_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_id_V_U_apdone_blk);

    regslice_both_input_stream_V_dest_V_U : component predict_regslice_both
    generic map (
        DataWidth => 6)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TDEST,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_dest_V_U_ack_in,
        data_out => input_stream_TDEST_int_regslice,
        vld_out => regslice_both_input_stream_V_dest_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_dest_V_U_apdone_blk);

    regslice_both_output_stream_V_data_V_U : component predict_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TDATA_int_regslice,
        vld_in => output_stream_TVALID_int_regslice,
        ack_in => output_stream_TREADY_int_regslice,
        data_out => output_stream_TDATA,
        vld_out => regslice_both_output_stream_V_data_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_data_V_U_apdone_blk);

    regslice_both_output_stream_V_keep_V_U : component predict_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_1,
        vld_in => output_stream_TVALID_int_regslice,
        ack_in => regslice_both_output_stream_V_keep_V_U_ack_in_dummy,
        data_out => output_stream_TKEEP,
        vld_out => regslice_both_output_stream_V_keep_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_keep_V_U_apdone_blk);

    regslice_both_output_stream_V_strb_V_U : component predict_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_1,
        vld_in => output_stream_TVALID_int_regslice,
        ack_in => regslice_both_output_stream_V_strb_V_U_ack_in_dummy,
        data_out => output_stream_TSTRB,
        vld_out => regslice_both_output_stream_V_strb_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_strb_V_U_apdone_blk);

    regslice_both_output_stream_V_user_V_U : component predict_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TUSER_int_regslice,
        vld_in => output_stream_TVALID_int_regslice,
        ack_in => regslice_both_output_stream_V_user_V_U_ack_in_dummy,
        data_out => output_stream_TUSER,
        vld_out => regslice_both_output_stream_V_user_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_user_V_U_apdone_blk);

    regslice_both_output_stream_V_last_V_U : component predict_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_1,
        vld_in => output_stream_TVALID_int_regslice,
        ack_in => regslice_both_output_stream_V_last_V_U_ack_in_dummy,
        data_out => output_stream_TLAST,
        vld_out => regslice_both_output_stream_V_last_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_last_V_U_apdone_blk);

    regslice_both_output_stream_V_id_V_U : component predict_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TID_int_regslice,
        vld_in => output_stream_TVALID_int_regslice,
        ack_in => regslice_both_output_stream_V_id_V_U_ack_in_dummy,
        data_out => output_stream_TID,
        vld_out => regslice_both_output_stream_V_id_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_id_V_U_apdone_blk);

    regslice_both_output_stream_V_dest_V_U : component predict_regslice_both
    generic map (
        DataWidth => 6)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TDEST_int_regslice,
        vld_in => output_stream_TVALID_int_regslice,
        ack_in => regslice_both_output_stream_V_dest_V_U_ack_in_dummy,
        data_out => output_stream_TDEST,
        vld_out => regslice_both_output_stream_V_dest_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_ready = ap_const_logic_1)) then 
                    grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln32_fu_458_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_ready = ap_const_logic_1)) then 
                    grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln45_fu_564_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_ready = ap_const_logic_1)) then 
                    grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln45_fu_564_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_ready = ap_const_logic_1)) then 
                    grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    j_1_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln32_fu_458_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                j_1_fu_216 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                j_1_fu_216 <= add_ln45_reg_743;
            end if; 
        end if;
    end process;

    j_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_fu_148 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                j_fu_148 <= add_ln32_reg_701;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln32_reg_701 <= add_ln32_fu_464_p2;
                add_ln38_8_reg_706 <= add_ln38_8_fu_482_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                add_ln45_reg_743 <= add_ln45_fu_570_p2;
                    tmp_2_reg_748(7 downto 3) <= tmp_2_fu_576_p3(7 downto 3);
                trunc_ln45_reg_735 <= trunc_ln45_fu_559_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                lshr_ln1_reg_722 <= j_fu_148(4 downto 2);
                trunc_ln32_reg_718 <= trunc_ln32_fu_498_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                lshr_ln2_reg_757 <= j_1_fu_216(4 downto 2);
                trunc_ln45_1_reg_753 <= trunc_ln45_1_fu_589_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_trunc_ln38_3_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trunc_ln38_3_loc_fu_164 <= grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_trunc_ln38_3_out;
            end if;
        end if;
    end process;
    tmp_2_reg_748(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state9, grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_done, grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_done, grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_done, grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_done, ap_CS_fsm_state3, icmp_ln32_fu_458_p2, icmp_ln45_fu_564_p2, ap_CS_fsm_state11, ap_block_state13, output_stream_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln32_fu_458_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln45_fu_564_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                if (((grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state11 => 
                if (((grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((output_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if ((not(((output_stream_TREADY_int_regslice = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state13))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    add_ln32_fu_464_p2 <= std_logic_vector(unsigned(j_fu_148) + unsigned(ap_const_lv6_1));
    add_ln38_8_fu_482_p2 <= std_logic_vector(unsigned(tmp_1_fu_474_p3) + unsigned(zext_ln38_fu_470_p1));
    add_ln40_fu_524_p2 <= std_logic_vector(signed(sext_ln40_fu_520_p1) + signed(trunc_ln38_3_loc_fu_164));
    add_ln45_fu_570_p2 <= std_logic_vector(unsigned(j_1_fu_216) + unsigned(ap_const_lv6_1));
    add_ln53_fu_615_p2 <= std_logic_vector(signed(sext_ln53_fu_611_p1) + signed(grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_p_out));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_done)
    begin
        if ((grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(output_stream_TREADY_int_regslice)
    begin
        if ((output_stream_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state13_blk_assign_proc : process(ap_block_state13, output_stream_TREADY_int_regslice)
    begin
        if (((output_stream_TREADY_int_regslice = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state13))) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_done)
    begin
        if ((grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_done)
    begin
        if ((grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_done)
    begin
        if ((grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state13_assign_proc : process(regslice_both_output_stream_V_data_V_U_apdone_blk, output_stream_TREADY_int_regslice)
    begin
                ap_block_state13 <= ((output_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state13, ap_block_state13, output_stream_TREADY_int_regslice)
    begin
        if ((not(((output_stream_TREADY_int_regslice = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state13))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state13, ap_block_state13, output_stream_TREADY_int_regslice)
    begin
        if ((not(((output_stream_TREADY_int_regslice = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state13))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_start <= grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_ap_start_reg;
    grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_start <= grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_start_reg;
    grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_start <= grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_start_reg;
    grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_start <= grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_ap_start_reg;

    hidden_layer1_1_address0_assign_proc : process(ap_CS_fsm_state9, grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_1_address0, zext_ln32_1_fu_510_p1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hidden_layer1_1_address0 <= zext_ln32_1_fu_510_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hidden_layer1_1_address0 <= grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_1_address0;
        else 
            hidden_layer1_1_address0 <= "XXX";
        end if; 
    end process;


    hidden_layer1_1_ce0_assign_proc : process(ap_CS_fsm_state9, grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_1_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hidden_layer1_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hidden_layer1_1_ce0 <= grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_1_ce0;
        else 
            hidden_layer1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer1_1_ce1_assign_proc : process(ap_CS_fsm_state9, grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hidden_layer1_1_ce1 <= grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_1_ce1;
        else 
            hidden_layer1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer1_1_we0_assign_proc : process(trunc_ln32_reg_718, ap_CS_fsm_state7)
    begin
        if (((trunc_ln32_reg_718 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            hidden_layer1_1_we0 <= ap_const_logic_1;
        else 
            hidden_layer1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer1_2_address0_assign_proc : process(ap_CS_fsm_state9, grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_2_address0, zext_ln32_1_fu_510_p1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hidden_layer1_2_address0 <= zext_ln32_1_fu_510_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hidden_layer1_2_address0 <= grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_2_address0;
        else 
            hidden_layer1_2_address0 <= "XXX";
        end if; 
    end process;


    hidden_layer1_2_ce0_assign_proc : process(ap_CS_fsm_state9, grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_2_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hidden_layer1_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hidden_layer1_2_ce0 <= grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_2_ce0;
        else 
            hidden_layer1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer1_2_ce1_assign_proc : process(ap_CS_fsm_state9, grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hidden_layer1_2_ce1 <= grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_2_ce1;
        else 
            hidden_layer1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer1_2_we0_assign_proc : process(trunc_ln32_reg_718, ap_CS_fsm_state7)
    begin
        if (((trunc_ln32_reg_718 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            hidden_layer1_2_we0 <= ap_const_logic_1;
        else 
            hidden_layer1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer1_3_address0_assign_proc : process(ap_CS_fsm_state9, grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_3_address0, zext_ln32_1_fu_510_p1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hidden_layer1_3_address0 <= zext_ln32_1_fu_510_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hidden_layer1_3_address0 <= grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_3_address0;
        else 
            hidden_layer1_3_address0 <= "XXX";
        end if; 
    end process;


    hidden_layer1_3_ce0_assign_proc : process(ap_CS_fsm_state9, grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_3_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hidden_layer1_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hidden_layer1_3_ce0 <= grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_3_ce0;
        else 
            hidden_layer1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer1_3_ce1_assign_proc : process(ap_CS_fsm_state9, grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hidden_layer1_3_ce1 <= grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_3_ce1;
        else 
            hidden_layer1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer1_3_we0_assign_proc : process(trunc_ln32_reg_718, ap_CS_fsm_state7)
    begin
        if (((trunc_ln32_reg_718 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            hidden_layer1_3_we0 <= ap_const_logic_1;
        else 
            hidden_layer1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer1_address0_assign_proc : process(ap_CS_fsm_state9, grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_address0, zext_ln32_1_fu_510_p1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hidden_layer1_address0 <= zext_ln32_1_fu_510_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hidden_layer1_address0 <= grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_address0;
        else 
            hidden_layer1_address0 <= "XXX";
        end if; 
    end process;


    hidden_layer1_ce0_assign_proc : process(ap_CS_fsm_state9, grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hidden_layer1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hidden_layer1_ce0 <= grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_ce0;
        else 
            hidden_layer1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer1_ce1_assign_proc : process(ap_CS_fsm_state9, grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hidden_layer1_ce1 <= grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_hidden_layer1_ce1;
        else 
            hidden_layer1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer1_we0_assign_proc : process(trunc_ln32_reg_718, ap_CS_fsm_state7)
    begin
        if (((trunc_ln32_reg_718 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            hidden_layer1_we0 <= ap_const_logic_1;
        else 
            hidden_layer1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer2_1_address0_assign_proc : process(grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_1_address0, ap_CS_fsm_state11, zext_ln45_1_fu_601_p1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            hidden_layer2_1_address0 <= zext_ln45_1_fu_601_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hidden_layer2_1_address0 <= grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_1_address0;
        else 
            hidden_layer2_1_address0 <= "XXX";
        end if; 
    end process;


    hidden_layer2_1_ce0_assign_proc : process(grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_1_ce0, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            hidden_layer2_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hidden_layer2_1_ce0 <= grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_1_ce0;
        else 
            hidden_layer2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer2_1_ce1_assign_proc : process(grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_1_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hidden_layer2_1_ce1 <= grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_1_ce1;
        else 
            hidden_layer2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer2_1_we0_assign_proc : process(trunc_ln45_1_reg_753, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln45_1_reg_753 = ap_const_lv2_1))) then 
            hidden_layer2_1_we0 <= ap_const_logic_1;
        else 
            hidden_layer2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer2_2_address0_assign_proc : process(grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_2_address0, ap_CS_fsm_state11, zext_ln45_1_fu_601_p1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            hidden_layer2_2_address0 <= zext_ln45_1_fu_601_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hidden_layer2_2_address0 <= grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_2_address0;
        else 
            hidden_layer2_2_address0 <= "XXX";
        end if; 
    end process;


    hidden_layer2_2_ce0_assign_proc : process(grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_2_ce0, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            hidden_layer2_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hidden_layer2_2_ce0 <= grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_2_ce0;
        else 
            hidden_layer2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer2_2_ce1_assign_proc : process(grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_2_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hidden_layer2_2_ce1 <= grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_2_ce1;
        else 
            hidden_layer2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer2_2_we0_assign_proc : process(trunc_ln45_1_reg_753, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln45_1_reg_753 = ap_const_lv2_2))) then 
            hidden_layer2_2_we0 <= ap_const_logic_1;
        else 
            hidden_layer2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer2_3_address0_assign_proc : process(grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_3_address0, ap_CS_fsm_state11, zext_ln45_1_fu_601_p1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            hidden_layer2_3_address0 <= zext_ln45_1_fu_601_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hidden_layer2_3_address0 <= grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_3_address0;
        else 
            hidden_layer2_3_address0 <= "XXX";
        end if; 
    end process;


    hidden_layer2_3_ce0_assign_proc : process(grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_3_ce0, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            hidden_layer2_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hidden_layer2_3_ce0 <= grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_3_ce0;
        else 
            hidden_layer2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer2_3_ce1_assign_proc : process(grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_3_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hidden_layer2_3_ce1 <= grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_3_ce1;
        else 
            hidden_layer2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer2_3_we0_assign_proc : process(trunc_ln45_1_reg_753, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln45_1_reg_753 = ap_const_lv2_3))) then 
            hidden_layer2_3_we0 <= ap_const_logic_1;
        else 
            hidden_layer2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer2_address0_assign_proc : process(grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_address0, ap_CS_fsm_state11, zext_ln45_1_fu_601_p1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            hidden_layer2_address0 <= zext_ln45_1_fu_601_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hidden_layer2_address0 <= grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_address0;
        else 
            hidden_layer2_address0 <= "XXX";
        end if; 
    end process;


    hidden_layer2_ce0_assign_proc : process(grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_ce0, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            hidden_layer2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hidden_layer2_ce0 <= grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_ce0;
        else 
            hidden_layer2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer2_ce1_assign_proc : process(grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hidden_layer2_ce1 <= grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_hidden_layer2_ce1;
        else 
            hidden_layer2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_layer2_we0_assign_proc : process(trunc_ln45_1_reg_753, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln45_1_reg_753 = ap_const_lv2_0))) then 
            hidden_layer2_we0 <= ap_const_logic_1;
        else 
            hidden_layer2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln32_fu_458_p2 <= "1" when (j_fu_148 = ap_const_lv6_20) else "0";
    icmp_ln41_fu_534_p2 <= "1" when (signed(add_ln40_fu_524_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_fu_564_p2 <= "1" when (j_1_fu_216 = ap_const_lv6_20) else "0";
    icmp_ln54_fu_625_p2 <= "1" when (signed(add_ln53_fu_615_p2) > signed(ap_const_lv32_0)) else "0";

    input_layer_1_address0_assign_proc : process(ap_CS_fsm_state6, grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_1_address0, grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_1_address0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_layer_1_address0 <= grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_layer_1_address0 <= grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_1_address0;
        else 
            input_layer_1_address0 <= "XXXX";
        end if; 
    end process;


    input_layer_1_ce0_assign_proc : process(ap_CS_fsm_state6, grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_1_ce0, grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_1_ce0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_layer_1_ce0 <= grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_layer_1_ce0 <= grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_1_ce0;
        else 
            input_layer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_layer_1_ce1_assign_proc : process(ap_CS_fsm_state6, grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_layer_1_ce1 <= grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_1_ce1;
        else 
            input_layer_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_layer_1_we0_assign_proc : process(grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_layer_1_we0 <= grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_1_we0;
        else 
            input_layer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_layer_2_address0_assign_proc : process(ap_CS_fsm_state6, grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_2_address0, grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_2_address0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_layer_2_address0 <= grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_layer_2_address0 <= grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_2_address0;
        else 
            input_layer_2_address0 <= "XXXX";
        end if; 
    end process;


    input_layer_2_ce0_assign_proc : process(ap_CS_fsm_state6, grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_2_ce0, grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_2_ce0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_layer_2_ce0 <= grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_layer_2_ce0 <= grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_2_ce0;
        else 
            input_layer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_layer_2_ce1_assign_proc : process(ap_CS_fsm_state6, grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_layer_2_ce1 <= grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_2_ce1;
        else 
            input_layer_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_layer_2_we0_assign_proc : process(grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_2_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_layer_2_we0 <= grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_2_we0;
        else 
            input_layer_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_layer_3_address0_assign_proc : process(ap_CS_fsm_state6, grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_3_address0, grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_3_address0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_layer_3_address0 <= grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_layer_3_address0 <= grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_3_address0;
        else 
            input_layer_3_address0 <= "XXXX";
        end if; 
    end process;


    input_layer_3_ce0_assign_proc : process(ap_CS_fsm_state6, grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_3_ce0, grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_3_ce0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_layer_3_ce0 <= grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_layer_3_ce0 <= grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_3_ce0;
        else 
            input_layer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_layer_3_ce1_assign_proc : process(ap_CS_fsm_state6, grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_layer_3_ce1 <= grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_3_ce1;
        else 
            input_layer_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_layer_3_we0_assign_proc : process(grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_3_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_layer_3_we0 <= grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_3_we0;
        else 
            input_layer_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_layer_address0_assign_proc : process(ap_CS_fsm_state6, grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_address0, grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_address0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_layer_address0 <= grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_layer_address0 <= grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_address0;
        else 
            input_layer_address0 <= "XXXX";
        end if; 
    end process;


    input_layer_ce0_assign_proc : process(ap_CS_fsm_state6, grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_ce0, grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_ce0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_layer_ce0 <= grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_layer_ce0 <= grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_ce0;
        else 
            input_layer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_layer_ce1_assign_proc : process(ap_CS_fsm_state6, grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_layer_ce1 <= grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_input_layer_ce1;
        else 
            input_layer_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_layer_we0_assign_proc : process(grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_layer_we0 <= grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_layer_we0;
        else 
            input_layer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    input_stream_TREADY <= regslice_both_input_stream_V_data_V_U_ack_in;

    input_stream_TREADY_int_regslice_assign_proc : process(grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_stream_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_stream_TREADY_int_regslice <= grp_predict_Pipeline_VITIS_LOOP_26_1_fu_373_input_stream_TREADY;
        else 
            input_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    l1_bias_address0 <= zext_ln32_fu_494_p1(5 - 1 downto 0);

    l1_bias_ce0_assign_proc : process(ap_CS_fsm_state6, grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_done)
    begin
        if (((grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            l1_bias_ce0 <= ap_const_logic_1;
        else 
            l1_bias_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l2_bias_address0 <= zext_ln45_fu_585_p1(5 - 1 downto 0);

    l2_bias_ce0_assign_proc : process(ap_CS_fsm_state9, grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_done)
    begin
        if (((grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            l2_bias_ce0 <= ap_const_logic_1;
        else 
            l2_bias_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_data_fu_653_p2 <= "1" when (signed(grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_max_22_out) > signed(grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432_output_layer_1_11_out)) else "0";

    output_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, output_stream_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            output_stream_TDATA_blk_n <= output_stream_TREADY_int_regslice;
        else 
            output_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_stream_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_data_fu_653_p2),32));
    output_stream_TDEST_int_regslice <= "XXXXXX";
    output_stream_TID_int_regslice <= "XXXXX";
    output_stream_TUSER_int_regslice <= "XX";
    output_stream_TVALID <= regslice_both_output_stream_V_data_V_U_vld_out;

    output_stream_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state12, output_stream_TREADY_int_regslice)
    begin
        if (((output_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            output_stream_TVALID_int_regslice <= ap_const_logic_1;
        else 
            output_stream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    select_ln41_fu_540_p3 <= 
        trunc_ln41_fu_530_p1 when (icmp_ln41_fu_534_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln54_fu_631_p3 <= 
        trunc_ln54_fu_621_p1 when (icmp_ln54_fu_625_p2(0) = '1') else 
        ap_const_lv31_0;
        sext_ln40_fu_520_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(l1_bias_q0),32));

        sext_ln53_fu_611_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(l2_bias_q0),32));

    tmp_1_fu_474_p3 <= (j_fu_148 & ap_const_lv3_0);
    tmp_2_fu_576_p3 <= (trunc_ln45_fu_559_p1 & ap_const_lv3_0);
    trunc_ln32_fu_498_p1 <= j_fu_148(2 - 1 downto 0);
    trunc_ln41_fu_530_p1 <= add_ln40_fu_524_p2(31 - 1 downto 0);
    trunc_ln45_1_fu_589_p1 <= j_1_fu_216(2 - 1 downto 0);
    trunc_ln45_fu_559_p1 <= j_1_fu_216(5 - 1 downto 0);
    trunc_ln54_fu_621_p1 <= add_ln53_fu_615_p2(31 - 1 downto 0);
    zext_ln32_1_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_reg_722),64));
    zext_ln32_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_148),64));
    zext_ln38_fu_470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_148),9));
    zext_ln45_1_fu_601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln2_reg_757),64));
    zext_ln45_fu_585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_1_fu_216),64));
end behav;
