Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/jgonzalez/Desktop/PFC4/ --output-directory=C:/Users/jgonzalez/Desktop/PFC4/SoC/ --report-file=bsf:C:/Users/jgonzalez/Desktop/PFC4/SoC.bsf --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=EP4CGX150DF31C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/jgonzalez/Desktop/PFC4/SoC.qsys
Progress: Loading PFC4/SoC.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding NIOS [altera_nios2_qsys 13.0]
Progress: Parameterizing module NIOS
Progress: Adding lfsr_0 [lfsr 1.0]
Progress: Parameterizing module lfsr_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/jgonzalez/Desktop/PFC4/ --output-directory=C:/Users/jgonzalez/Desktop/PFC4/SoC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/jgonzalez/Desktop/PFC4/SoC.sopcinfo --report-file=html:C:/Users/jgonzalez/Desktop/PFC4/SoC.html --report-file=qip:C:/Users/jgonzalez/Desktop/PFC4/SoC/synthesis/SoC.qip --report-file=cmp:C:/Users/jgonzalez/Desktop/PFC4/SoC.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=EP4CGX150DF31C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/jgonzalez/Desktop/PFC4/SoC.qsys --language=VERILOG
Progress: Loading PFC4/SoC.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding NIOS [altera_nios2_qsys 13.0]
Progress: Parameterizing module NIOS
Progress: Adding lfsr_0 [lfsr 1.0]
Progress: Parameterizing module lfsr_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: SoC: Generating SoC "SoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 19 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 40 connections
Info: merlin_domain_transform: After transform: 26 modules, 106 connections
Info: merlin_router_transform: After transform: 33 modules, 127 connections
Info: merlin_traffic_limiter_transform: After transform: 34 modules, 131 connections
Info: reset_adaptation_transform: After transform: 35 modules, 133 connections
Info: merlin_network_to_switch_transform: After transform: 48 modules, 163 connections
Info: limiter_update_transform: After transform: 48 modules, 164 connections
Info: merlin_mm_transform: After transform: 48 modules, 164 connections
Info: merlin_interrupt_mapper_transform: After transform: 49 modules, 167 connections
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: onchip_memory2_0: Starting RTL generation for module 'SoC_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SoC_onchip_memory2_0 --dir=C:/Users/JGONZA~1/AppData/Local/Temp/alt6407_5136203163919301330.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/JGONZA~1/AppData/Local/Temp/alt6407_5136203163919301330.dir/0002_onchip_memory2_0_gen//SoC_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'SoC_onchip_memory2_0'
Info: onchip_memory2_0: "SoC" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'SoC_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SoC_jtag_uart_0 --dir=C:/Users/JGONZA~1/AppData/Local/Temp/alt6407_5136203163919301330.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/JGONZA~1/AppData/Local/Temp/alt6407_5136203163919301330.dir/0003_jtag_uart_0_gen//SoC_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'SoC_jtag_uart_0'
Info: jtag_uart_0: "SoC" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sysid_qsys_0: "SoC" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: NIOS: Starting RTL generation for module 'SoC_NIOS'
Info: NIOS:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_NIOS --dir=C:/Users/JGONZA~1/AppData/Local/Temp/alt6407_5136203163919301330.dir/0005_NIOS_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/JGONZA~1/AppData/Local/Temp/alt6407_5136203163919301330.dir/0005_NIOS_gen//SoC_NIOS_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: NIOS: # 2014.12.03 13:47:10 (*) Starting Nios II generation
Info: NIOS: # 2014.12.03 13:47:10 (*)   Checking for plaintext license.
Info: NIOS: # 2014.12.03 13:47:10 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: NIOS: # 2014.12.03 13:47:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: NIOS: # 2014.12.03 13:47:10 (*)   LM_LICENSE_FILE environment variable is empty
Info: NIOS: # 2014.12.03 13:47:10 (*)   Plaintext license not found.
Info: NIOS: # 2014.12.03 13:47:10 (*)   Checking for encrypted license (non-evaluation).
Info: NIOS: # 2014.12.03 13:47:11 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: NIOS: # 2014.12.03 13:47:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: NIOS: # 2014.12.03 13:47:11 (*)   LM_LICENSE_FILE environment variable is empty
Info: NIOS: # 2014.12.03 13:47:11 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: NIOS: # 2014.12.03 13:47:11 (*)   Elaborating CPU configuration settings
Info: NIOS: # 2014.12.03 13:47:11 (*)   Creating all objects for CPU
Info: NIOS: # 2014.12.03 13:47:11 (*)     Pipeline frontend
Info: NIOS: # 2014.12.03 13:47:13 (*)   Generating RTL from CPU objects
Info: NIOS: # 2014.12.03 13:47:15 (*)   Creating encrypted RTL
Info: NIOS: # 2014.12.03 13:47:16 (*) Done Nios II generation
Info: NIOS: Done RTL generation for module 'SoC_NIOS'
Info: NIOS: "SoC" instantiated altera_nios2_qsys "NIOS"
Info: lfsr_0: "SoC" instantiated lfsr "lfsr_0"
Info: NIOS_data_master_translator: "SoC" instantiated altera_merlin_master_translator "NIOS_data_master_translator"
Info: onchip_memory2_0_s1_translator: "SoC" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: NIOS_data_master_translator_avalon_universal_master_0_agent: "SoC" instantiated altera_merlin_master_agent "NIOS_data_master_translator_avalon_universal_master_0_agent"
Info: onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent: "SoC" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
Info: onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "SoC" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "SoC" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "SoC" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "SoC" instantiated altera_merlin_router "id_router"
Info: id_router_001: "SoC" instantiated altera_merlin_router "id_router_001"
Info: limiter: "SoC" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "SoC" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "SoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "SoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "SoC" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "SoC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_001: "SoC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_mux: "SoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/jgonzalez/Desktop/PFC4/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "SoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/jgonzalez/Desktop/PFC4/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "SoC" instantiated altera_irq_mapper "irq_mapper"
Info: SoC: Done SoC" with 25 modules, 71 files, 2059122 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
