{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606097650625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606097650662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 21:14:10 2020 " "Processing started: Sun Nov 22 21:14:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606097650662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097650662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_assign6_Nov19 -c mejia_assign6_Nov19 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_assign6_Nov19 -c mejia_assign6_Nov19" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097650662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606097653356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606097653356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register_nov14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register_nov14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register_Nov14-arch " "Found design unit 1: mejia_register_Nov14-arch" {  } { { "mejia_register_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_register_Nov14.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669799 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register_Nov14 " "Found entity 1: mejia_register_Nov14" {  } { { "mejia_register_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_register_Nov14.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_accumulator_nov14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_accumulator_nov14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_accumulator_Nov14-arch " "Found design unit 1: mejia_accumulator_Nov14-arch" {  } { { "mejia_accumulator_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_accumulator_Nov14.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669849 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_accumulator_Nov14 " "Found entity 1: mejia_accumulator_Nov14" {  } { { "mejia_accumulator_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_accumulator_Nov14.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_accumulator_nov14_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_accumulator_nov14_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_accumulator_Nov14_tb-arch_tb " "Found design unit 1: mejia_accumulator_Nov14_tb-arch_tb" {  } { { "mejia_accumulator_Nov14_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_accumulator_Nov14_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669865 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_accumulator_Nov14_tb " "Found entity 1: mejia_accumulator_Nov14_tb" {  } { { "mejia_accumulator_Nov14_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_accumulator_Nov14_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_addsub_nov14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_addsub_nov14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_addsub_nov14-SYN " "Found design unit 1: mejia_addsub_nov14-SYN" {  } { { "mejia_addsub_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_addsub_Nov14.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669908 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_addsub_Nov14 " "Found entity 1: mejia_addsub_Nov14" {  } { { "mejia_addsub_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_addsub_Nov14.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register32_Nov16-arch " "Found design unit 1: mejia_register32_Nov16-arch" {  } { { "mejia_register32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_register32_Nov16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669909 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register32_Nov16 " "Found entity 1: mejia_register32_Nov16" {  } { { "mejia_register32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_register32_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_regsiter64_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_regsiter64_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register64_Nov16-arch " "Found design unit 1: mejia_register64_Nov16-arch" {  } { { "mejia_regsiter64_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_regsiter64_Nov16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669911 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register64_Nov16 " "Found entity 1: mejia_register64_Nov16" {  } { { "mejia_regsiter64_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_regsiter64_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_and_Nov16-arch " "Found design unit 1: mejia_and_Nov16-arch" {  } { { "mejia_and_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_and_Nov16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669912 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_and_Nov16 " "Found entity 1: mejia_and_Nov16" {  } { { "mejia_and_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_and_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_fulladd_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_fulladd_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_fulladd_Nov16-arch " "Found design unit 1: mejia_fulladd_Nov16-arch" {  } { { "mejia_fulladd_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_fulladd_Nov16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669914 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_fulladd_Nov16 " "Found entity 1: mejia_fulladd_Nov16" {  } { { "mejia_fulladd_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_fulladd_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and32_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and32_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_and32_Nov16-arch " "Found design unit 1: mejia_and32_Nov16-arch" {  } { { "mejia_and32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_and32_Nov16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669915 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_and32_Nov16 " "Found entity 1: mejia_and32_Nov16" {  } { { "mejia_and32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_and32_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_fulladd32_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_fulladd32_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_fulladd32_Nov16-arch " "Found design unit 1: mejia_fulladd32_Nov16-arch" {  } { { "mejia_fulladd32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_fulladd32_Nov16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669916 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_fulladd32_Nov16 " "Found entity 1: mejia_fulladd32_Nov16" {  } { { "mejia_fulladd32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_fulladd32_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_arr_mult_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_arr_mult_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_arr_mult_Nov16-arch " "Found design unit 1: mejia_arr_mult_Nov16-arch" {  } { { "mejia_arr_mult_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_arr_mult_Nov16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669918 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_arr_mult_Nov16 " "Found entity 1: mejia_arr_mult_Nov16" {  } { { "mejia_arr_mult_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_arr_mult_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_arr_mult_nov16_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_arr_mult_nov16_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_arr_mult_Nov16_tb-arch_tb " "Found design unit 1: mejia_arr_mult_Nov16_tb-arch_tb" {  } { { "mejia_arr_mult_Nov16_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_arr_mult_Nov16_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669919 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_arr_mult_Nov16_tb " "Found entity 1: mejia_arr_mult_Nov16_tb" {  } { { "mejia_arr_mult_Nov16_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_arr_mult_Nov16_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_nbadder_nov17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_nbadder_nov17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_nbadder_nov17-SYN " "Found design unit 1: mejia_nbadder_nov17-SYN" {  } { { "mejia_nbadder_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_nbadder_Nov17.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669926 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_nbadder_Nov17 " "Found entity 1: mejia_nbadder_Nov17" {  } { { "mejia_nbadder_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_nbadder_Nov17.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_arr_mult2_nov17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_arr_mult2_nov17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_arr_mult2_Nov17-arch " "Found design unit 1: mejia_arr_mult2_Nov17-arch" {  } { { "mejia_arr_mult2_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_arr_mult2_Nov17.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669928 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_arr_mult2_Nov17 " "Found entity 1: mejia_arr_mult2_Nov17" {  } { { "mejia_arr_mult2_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_arr_mult2_Nov17.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_arr_mult2_nov17_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_arr_mult2_nov17_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_arr_mult2_Nov17_tb-arch_tb " "Found design unit 1: mejia_arr_mult2_Nov17_tb-arch_tb" {  } { { "mejia_arr_mult2_Nov17_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_arr_mult2_Nov17_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669929 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_arr_mult2_Nov17_tb " "Found entity 1: mejia_arr_mult2_Nov17_tb" {  } { { "mejia_arr_mult2_Nov17_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_arr_mult2_Nov17_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_fs_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_fs_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_FS_Nov19-arch " "Found design unit 1: mejia_FS_Nov19-arch" {  } { { "mejia_FS_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_FS_Nov19.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669930 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_FS_Nov19 " "Found entity 1: mejia_FS_Nov19" {  } { { "mejia_FS_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_FS_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_not_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_not_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_not_Nov19-arch " "Found design unit 1: mejia_not_Nov19-arch" {  } { { "mejia_not_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_not_Nov19.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669931 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_not_Nov19 " "Found entity 1: mejia_not_Nov19" {  } { { "mejia_not_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_not_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_mux2to1_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_mux2to1_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_mux2to1_nov19-SYN " "Found design unit 1: mejia_mux2to1_nov19-SYN" {  } { { "mejia_mux2to1_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_mux2to1_Nov19.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669938 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_mux2to1_Nov19 " "Found entity 1: mejia_mux2to1_Nov19" {  } { { "mejia_mux2to1_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_mux2to1_Nov19.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_div_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_div_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_div_Nov19-arch " "Found design unit 1: mejia_div_Nov19-arch" {  } { { "mejia_div_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_div_Nov19.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669939 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_div_Nov19 " "Found entity 1: mejia_div_Nov19" {  } { { "mejia_div_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_div_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_div32_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_div32_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_div32_Nov19-arch " "Found design unit 1: mejia_div32_Nov19-arch" {  } { { "mejia_div32_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_div32_Nov19.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669940 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_div32_Nov19 " "Found entity 1: mejia_div32_Nov19" {  } { { "mejia_div32_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_div32_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_divider_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_divider_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_divider_Nov19-arch " "Found design unit 1: mejia_divider_Nov19-arch" {  } { { "mejia_divider_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider_Nov19.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669942 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_divider_Nov19 " "Found entity 1: mejia_divider_Nov19" {  } { { "mejia_divider_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_divide32_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_divide32_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_divide32_nov19-SYN " "Found design unit 1: mejia_divide32_nov19-SYN" {  } { { "mejia_divide32_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divide32_Nov19.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669951 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_divide32_Nov19 " "Found entity 1: mejia_divide32_Nov19" {  } { { "mejia_divide32_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divide32_Nov19.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_divider2_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_divider2_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_divider2_Nov19-arch " "Found design unit 1: mejia_divider2_Nov19-arch" {  } { { "mejia_divider2_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider2_Nov19.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669968 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_divider2_Nov19 " "Found entity 1: mejia_divider2_Nov19" {  } { { "mejia_divider2_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider2_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_divider2_nov19_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_divider2_nov19_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_divider2_Nov19_tb-arch_tb " "Found design unit 1: mejia_divider2_Nov19_tb-arch_tb" {  } { { "mejia_divider2_Nov19_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider2_Nov19_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669985 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_divider2_Nov19_tb " "Found entity 1: mejia_divider2_Nov19_tb" {  } { { "mejia_divider2_Nov19_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider2_Nov19_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_divider_Nov19 " "Elaborating entity \"mejia_divider_Nov19\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606097670312 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o1 mejia_divider_Nov19.vhd(28) " "VHDL Signal Declaration warning at mejia_divider_Nov19.vhd(28): used explicit default value for signal \"o1\" because signal was never assigned a value" {  } { { "mejia_divider_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider_Nov19.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606097670373 "|mejia_divider_Nov19"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o2 mejia_divider_Nov19.vhd(29) " "VHDL Signal Declaration warning at mejia_divider_Nov19.vhd(29): used explicit default value for signal \"o2\" because signal was never assigned a value" {  } { { "mejia_divider_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider_Nov19.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606097670373 "|mejia_divider_Nov19"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t32 mejia_divider_Nov19.vhd(37) " "Verilog HDL or VHDL warning at mejia_divider_Nov19.vhd(37): object \"t32\" assigned a value but never read" {  } { { "mejia_divider_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider_Nov19.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606097670374 "|mejia_divider_Nov19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_register32_Nov16 mejia_register32_Nov16:REG_A " "Elaborating entity \"mejia_register32_Nov16\" for hierarchy \"mejia_register32_Nov16:REG_A\"" {  } { { "mejia_divider_Nov19.vhd" "REG_A" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider_Nov19.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097670721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_div32_Nov19 mejia_div32_Nov19:row1 " "Elaborating entity \"mejia_div32_Nov19\" for hierarchy \"mejia_div32_Nov19:row1\"" {  } { { "mejia_divider_Nov19.vhd" "row1" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider_Nov19.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097670765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_div_Nov19 mejia_div32_Nov19:row1\|mejia_div_Nov19:div1 " "Elaborating entity \"mejia_div_Nov19\" for hierarchy \"mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\"" {  } { { "mejia_div32_Nov19.vhd" "div1" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_div32_Nov19.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097670787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_FS_Nov19 mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_FS_Nov19:FS " "Elaborating entity \"mejia_FS_Nov19\" for hierarchy \"mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_FS_Nov19:FS\"" {  } { { "mejia_div_Nov19.vhd" "FS" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_div_Nov19.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097670799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_mux2to1_Nov19 mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX " "Elaborating entity \"mejia_mux2to1_Nov19\" for hierarchy \"mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\"" {  } { { "mejia_div_Nov19.vhd" "MUX" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_div_Nov19.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097670815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\|LPM_MUX:LPM_MUX_component\"" {  } { { "mejia_mux2to1_Nov19.vhd" "LPM_MUX_component" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_mux2to1_Nov19.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097670939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\|LPM_MUX:LPM_MUX_component\"" {  } { { "mejia_mux2to1_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_mux2to1_Nov19.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097670957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606097670959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606097670959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606097670959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606097670959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606097670959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606097670959 ""}  } { { "mejia_mux2to1_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_mux2to1_Nov19.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606097670959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_40e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_40e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_40e " "Found entity 1: mux_40e" {  } { { "db/mux_40e.tdf" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/db/mux_40e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097671098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097671098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_40e mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\|LPM_MUX:LPM_MUX_component\|mux_40e:auto_generated " "Elaborating entity \"mux_40e\" for hierarchy \"mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\|LPM_MUX:LPM_MUX_component\|mux_40e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097671098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_not_Nov19 mejia_div32_Nov19:row1\|mejia_not_Nov19:not1 " "Elaborating entity \"mejia_not_Nov19\" for hierarchy \"mejia_div32_Nov19:row1\|mejia_not_Nov19:not1\"" {  } { { "mejia_div32_Nov19.vhd" "not1" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_div32_Nov19.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097671399 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606097695372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606097710859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097710859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2317 " "Implemented 2317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606097712005 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606097712005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2186 " "Implemented 2186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606097712005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606097712005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606097712275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 21:15:12 2020 " "Processing ended: Sun Nov 22 21:15:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606097712275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606097712275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606097712275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097712275 ""}
