# Writing all output to: E:\Documentos\Projeto Eletronica\Principal\Simula????o sem gnd.log
set pad_wire_necking on
bus diagonal
fanout 5
route 50
clean 2
route 50 16
clean 2
filter 5
recorner diagonal
status_file

