Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date             : Tue Apr  8 17:24:56 2025
| Host             : OptiPlex-4440118170 running 64-bit Ubuntu 24.04.2 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.603        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.439        |
| Device Static (W)        | 0.164        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 83.0         |
| Junction Temperature (C) | 27.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.004 |        8 |       --- |             --- |
| Slice Logic              |     0.007 |     2204 |       --- |             --- |
|   LUT as Logic           |     0.006 |      945 |    133800 |            0.71 |
|   Register               |    <0.001 |      745 |    267600 |            0.28 |
|   CARRY4                 |    <0.001 |       27 |     33450 |            0.08 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   F7/F8 Muxes            |    <0.001 |       32 |    133800 |            0.02 |
|   LUT as Distributed RAM |    <0.001 |       24 |     46200 |            0.05 |
|   Others                 |    <0.001 |      111 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       160 |            0.63 |
| Signals                  |     0.025 |     2087 |       --- |             --- |
| Block RAM                |     0.004 |      232 |       365 |           63.56 |
| MMCM                     |     0.062 |        1 |        10 |           10.00 |
| PLL                      |     0.171 |        2 |        10 |           20.00 |
| DSPs                     |     0.002 |        2 |       740 |            0.27 |
| I/O                      |     0.164 |       32 |       285 |           11.23 |
| Static Power             |     0.164 |          |           |                 |
| Total                    |     0.603 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.095 |       0.057 |      0.038 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.169 |       0.139 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.045 |       0.040 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.007 |       0.000 |      0.006 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+---------------------------------+-----------------+
| Clock                | Domain                          | Constraint (ns) |
+----------------------+---------------------------------+-----------------+
| clk                  | clk                             |            10.0 |
| clk_out1_clk_wiz_0   | clk_wiz/inst/clk_out1_clk_wiz_0 |             5.0 |
| clk_out1_clk_wiz_0_1 | clk_wiz/inst/clk_out1_clk_wiz_0 |             5.0 |
| clkfbout_clk_wiz_0   | clk_wiz/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_1 | clk_wiz/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin          | clk                             |            10.0 |
+----------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| top                                  |     0.439 |
|   clk_wiz                            |     0.110 |
|     inst                             |     0.110 |
|   dvi2rgb                            |     0.103 |
|     U0                               |     0.103 |
|       DataDecoders[0].DecoderX       |     0.012 |
|       DataDecoders[1].DecoderX       |     0.012 |
|       DataDecoders[2].DecoderX       |     0.012 |
|       GenerateDDC.DDC_EEPROM         |     0.002 |
|       TMDS_ClockingX                 |     0.065 |
|   rgb2dvi                            |     0.196 |
|     U0                               |     0.196 |
|       ClockGenInternal.ClockGenX     |     0.062 |
|       ClockSerializer                |     0.033 |
|       DataEncoders[0].DataSerializer |     0.033 |
|       DataEncoders[1].DataEncoder    |     0.001 |
|       DataEncoders[1].DataSerializer |     0.033 |
|       DataEncoders[2].DataSerializer |     0.033 |
|   serdes                             |     0.029 |
|     memory                           |     0.027 |
|     rgb_deser                        |     0.002 |
+--------------------------------------+-----------+


