<?xml version="1.0"?>
<cf:model cf:cpu="x86" cf:partition="0" cf:prefix="p_0_" cf:name="dr" xd:type="design" xmlns:xd="http://www.xilinx.com/xd" xmlns:cf="http://www.xilinx.com/connections">
  <cf:block cf:name="hwblk_aes256CbcDecryptKernel">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="inputData" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="outputData" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="swblk_aes256CbcDecryptKernel">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="inputData" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="outputData" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:comp cf:name="shell-v04261818" xd:componentRef="shell-v04261818" xd:clockId="0"/>
  <cf:comp cf:name="aes256CbcDecryptKernel_1" xd:componentRef="aes256CbcDecryptKernel" xd:clockId="0">
    <cf:parameter cf:name="SLR_ASSIGNMENTS" cf:value="SLR0"/>
  </cf:comp>
  <cf:instance cf:name="hwinst_aes256CbcDecryptKernel_1" cf:blockName="hwblk_aes256CbcDecryptKernel" cf:compName="aes256CbcDecryptKernel_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="s_axi_control" xd:register="0x0"/>
    <cf:portMap cf:blockPort="inputData" cf:compPort="m_axi_gmem0_0" cf:ctrlPort="s_axi_control" xd:register="0x10"/>
    <cf:portMap cf:blockPort="outputData" cf:compPort="m_axi_gmem0_1" cf:ctrlPort="s_axi_control" xd:register="0x1C"/>
  </cf:instance>
  <cf:instance cf:name="swinst_aes256CbcDecryptKernel_1" cf:blockName="swblk_aes256CbcDecryptKernel" cf:compName="shell-v04261818">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="slr0/interconnect_axilite_user_0_M01_AXI"/>
    <cf:portMap cf:blockPort="inputData" cf:compPort="memory_subsystem" cf:ctrlPort="slr0/interconnect_axilite_user_0_M01_AXI" cf:sptag="DDR[0]"/>
    <cf:portMap cf:blockPort="outputData" cf:compPort="memory_subsystem" cf:ctrlPort="slr0/interconnect_axilite_user_0_M01_AXI" cf:sptag="DDR[1]"/>
  </cf:instance>
  <cf:connection cf:srcInst="swinst_aes256CbcDecryptKernel_1" cf:srcPort="s_axi_control" cf:dstInst="hwinst_aes256CbcDecryptKernel_1" cf:dstPort="s_axi_control">
    <cf:dataMover cf:compName="shell-v04261818" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_aes256CbcDecryptKernel_1" cf:srcPort="inputData" cf:dstInst="hwinst_aes256CbcDecryptKernel_1" cf:dstPort="inputData">
    <cf:dataMover cf:compName="aes256CbcDecryptKernel_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_aes256CbcDecryptKernel_1" cf:srcPort="outputData" cf:dstInst="hwinst_aes256CbcDecryptKernel_1" cf:dstPort="outputData">
    <cf:dataMover cf:compName="aes256CbcDecryptKernel_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
</cf:model>
