INFO: [VRFC 10-2263] Analyzing SystemVerilog file "J:/ECEN 323 Labs/project_8/project_8.srcs/sources_1/new/riscv_basic_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_basic_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "J:/ECEN 323 Labs/project_8/typepack.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "J:/ECEN 323 Labs/project_8/riscv_sim_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_sim_model
