
///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 14:56:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4372)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4730)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4731)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:493)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:3589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4364)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4807)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4549)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5459)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5460)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[29]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4562)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4841)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4842)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 531 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 433 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 273 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1004, ed: 3181, lv: 7, pw: 1953.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s CPU user time : 26s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 531 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 433 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 2254260KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	992
[EFX-0000 INFO] EFX_FF          : 	944
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 14:56:40
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 53 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 525 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network clk with 513 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 198 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 15s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 142, ed: 451, lv: 3, pw: 2400.69
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 16s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n12 with 525 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 498 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2254260KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	1131
[EFX-0000 INFO] EFX_FF          : 	1022
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 14:58:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4372)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4730)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4731)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:493)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:3589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4364)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4807)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4549)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5459)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5460)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[29]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4562)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4841)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4842)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 531 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 433 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 271 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 16s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 988, ed: 3193, lv: 7, pw: 1970.61
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s CPU user time : 25s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 531 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 433 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 2254452KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	976
[EFX-0000 INFO] EFX_FF          : 	944
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 14:59:19
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2254456KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2254456KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2254456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 53 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254456KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254456KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254456KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254456KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254456KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 525 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network clk with 513 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 194 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 15s CPU sys time : 0s MEM : 2254456KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2254456KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 142, ed: 454, lv: 3, pw: 2385.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 16s CPU sys time : 0s MEM : 2254456KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2254456KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n12 with 525 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 498 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2254456KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2254456KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	1116
[EFX-0000 INFO] EFX_FF          : 	1022
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 15:18:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4372)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4730)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4731)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:493)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:3589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4364)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4807)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4549)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5459)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5460)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[29]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4562)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4841)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4842)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 531 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 433 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 273 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 984, ed: 3166, lv: 7, pw: 1948.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s CPU user time : 25s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 531 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 433 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 3004276KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 25s CPU sys time : 0s MEM : 3004276KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	972
[EFX-0000 INFO] EFX_FF          : 	944
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 15:18:39
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3004280KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3004280KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3004280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3004280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3004280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 53 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004280KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004280KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004280KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3004280KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 3004280KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 525 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network clk with 513 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 195 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 15s CPU sys time : 0s MEM : 3004280KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 3004280KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 142, ed: 454, lv: 3, pw: 2381.61
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 16s CPU sys time : 0s MEM : 3004280KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 3004280KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n12 with 525 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 498 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 3004280KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 3004280KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	1111
[EFX-0000 INFO] EFX_FF          : 	1022
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 15:53:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4372)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4730)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4731)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:493)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:3589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4364)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4807)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4549)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5459)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5460)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[29]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4562)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4841)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4842)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 531 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 433 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 275 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 989, ed: 3209, lv: 7, pw: 1980.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s CPU user time : 25s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 531 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 433 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 3973892KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 3973892KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	977
[EFX-0000 INFO] EFX_FF          : 	944
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 15:53:58
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3973896KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3973896KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3973896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3973896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3973896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 53 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973896KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973896KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973896KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973896KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3973896KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 525 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network clk with 513 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 194 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 15s CPU sys time : 0s MEM : 3973896KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 3973896KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 142, ed: 454, lv: 3, pw: 2386.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 16s CPU sys time : 0s MEM : 3973896KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 3973896KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n12 with 525 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 498 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 3973896KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 3973896KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	1117
[EFX-0000 INFO] EFX_FF          : 	1022
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 16:26:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4372)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4730)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4731)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:493)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:3589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4364)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4807)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4549)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5459)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5460)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[29]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4562)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4841)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4842)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 4735052KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 531 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 16:27:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4372)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4730)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4731)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:493)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:3589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4364)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4807)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4549)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5459)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5460)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[29]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4562)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4841)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4842)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 531 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 433 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 272 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 17s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 17s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 987, ed: 3186, lv: 7, pw: 1987.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s CPU user time : 25s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 531 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 433 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 4735056KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	975
[EFX-0000 INFO] EFX_FF          : 	944
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 16:28:07
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735064KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735064KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 51 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735064KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735064KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735064KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735064KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4735064KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 525 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network clk with 513 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 199 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 15s CPU sys time : 0s MEM : 4735064KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 4735064KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 142, ed: 451, lv: 3, pw: 2381.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 16s CPU sys time : 0s MEM : 4735064KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 4735064KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n11 with 525 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 498 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 4735064KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 4735064KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	1114
[EFX-0000 INFO] EFX_FF          : 	1022
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 16:43:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4372)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4730)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4731)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:493)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:3589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4364)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4807)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4549)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5459)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5460)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[29]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4562)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4841)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4842)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 531 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 433 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 273 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 995, ed: 3184, lv: 7, pw: 1956.34
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s CPU user time : 25s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 531 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 433 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 4987496KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 4987496KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	983
[EFX-0000 INFO] EFX_FF          : 	944
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 16:43:46
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 45 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 525 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network clk with 513 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 197 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 15s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 146, ed: 471, lv: 3, pw: 2400.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 16s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n11 with 525 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 498 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	1127
[EFX-0000 INFO] EFX_FF          : 	1022
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 16:55:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4372)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4730)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4731)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:493)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:3589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4364)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4807)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4549)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5459)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5460)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[29]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4562)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4841)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4842)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 531 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 433 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 273 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1004, ed: 3178, lv: 7, pw: 1931.10
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s CPU user time : 25s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 531 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 433 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 25s CPU sys time : 0s MEM : 5384348KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	992
[EFX-0000 INFO] EFX_FF          : 	944
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 16:55:51
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 45 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 525 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network clk with 513 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 198 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 15s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 146, ed: 451, lv: 3, pw: 2395.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 16s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n11 with 525 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 498 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	1136
[EFX-0000 INFO] EFX_FF          : 	1022
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 17:11:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4372)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4730)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4731)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:493)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:3589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4364)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4807)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4549)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5459)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5460)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[29]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4562)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4841)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4842)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 531 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 433 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 273 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1000, ed: 3194, lv: 7, pw: 1941.41
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s CPU user time : 25s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 531 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 433 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 6593504KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	987
[EFX-0000 INFO] EFX_FF          : 	944
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 17:12:26
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6593516KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6593516KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6593516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6593516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 49 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593516KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593516KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593516KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593516KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6593516KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 525 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network clk with 515 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 198 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 15s CPU sys time : 0s MEM : 6593516KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 6593516KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 129, ed: 384, lv: 4, pw: 2368.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 16s CPU sys time : 0s MEM : 6593516KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 6593516KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n11 with 525 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 500 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 6593516KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 6593516KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	1114
[EFX-0000 INFO] EFX_FF          : 	1024
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 17:30:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4372)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4730)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4731)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:493)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:3589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5453)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5658)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4364)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4807)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4549)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5459)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5460)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:5670)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[29]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4562)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4841)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:4842)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011110,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011110,ADDR_WIDTH=11)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH=2048,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 531 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 433 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 272 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1009, ed: 3227, lv: 7, pw: 1982.18
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s CPU user time : 25s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 531 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 433 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 6726548KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 6726548KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	996
[EFX-0000 INFO] EFX_FF          : 	944
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 17:30:49
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726540KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726540KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 49 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 6726540KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726540KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726540KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726540KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 6726540KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 525 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network clk with 515 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 199 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 15s CPU sys time : 0s MEM : 6726540KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 6726540KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 124, ed: 372, lv: 4, pw: 2373.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 16s CPU sys time : 0s MEM : 6726540KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 6726540KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n11 with 525 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 500 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 6726540KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 6726540KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	1118
[EFX-0000 INFO] EFX_FF          : 	1024
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
