0.7
2020.2
Nov  8 2024
22:36:57
C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/hdl/lab20_axi_3_bd_wrapper.vhd,1742300626,vhdl,,,,lab20_axi_3_bd_wrapper,,,,,,,,
C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_1/sim/bd_cc91_psr_aclk_0.vhd,1742300628,vhdl,,,,bd_cc91_psr_aclk_0,,,,,,,,
C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_rst_mig_7series_0_81M_0/sim/lab20_axi_3_bd_rst_mig_7series_0_81M_0.vhd,1742300444,vhdl,,,,lab20_axi_3_bd_rst_mig_7series_0_81m_0,,,,,,,,
C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/sim/lab20_axi_3_bd.vhd,1742300626,vhdl,,,,lab20_axi_3_bd,,,,,,,,
