#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jan 23 01:10:28 2024
# Process ID: 13168
# Current directory: C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1800 C:\Users\USER\Desktop\IC compete\111_IC_Contest_Preround\Verilog\Laser_Vivado_4\Laser.xpr
# Log file: C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_4/vivado.log
# Journal file: C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_4/Laser.xpr}
INFO: [Project 1-313] Project file moved from 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3' since last save.
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionActiveHdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionActiveHdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPDefaultOutputPath
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name FeatureSet
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name ClassicSocBoot
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
WARNING: [Project 1-231] Project 'Laser.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 787.066 ; gain = 107.016
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
save_project_as project_4 {C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4} -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4'
save_project_as: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 827.680 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/USER/Desktop/IC -notrace
couldn't read file "C:/Users/USER/Desktop/IC": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 23 01:12:12 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 827.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -view {{C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_4/testfixture_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_4/testfixture_behav.wcfg}
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 873.344 ; gain = 40.355
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 873.344 ; gain = 45.664
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   4, optimum =  30
           266949000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  28
           533861000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  29
           800773000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  30
          1067685000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  23
          1334597000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     200188  **
**   Cover total =   6/170   **
*******************************
$finish called at time : 1601500 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 254
current_wave_config {testfixture_behav.wcfg}
testfixture_behav.wcfg
add_wave {{/testfixture/u_LASER/Fir_Circle_Max}} 
current_wave_config {testfixture_behav.wcfg}
testfixture_behav.wcfg
add_wave {{/testfixture/u_LASER/C1X_Old}} {{/testfixture/u_LASER/C1Y_Old}} 
current_wave_config {testfixture_behav.wcfg}
testfixture_behav.wcfg
add_wave {{/testfixture/u_LASER/x_dist}} {{/testfixture/u_LASER/t_dist}} 
current_wave_config {testfixture_behav.wcfg}
testfixture_behav.wcfg
add_wave {{/testfixture/u_LASER/y_dist}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 873.699 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 873.699 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   4, optimum =  30
           266949000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  28
           533861000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  29
           800773000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  30
          1067685000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  23
          1334597000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     200188  **
**   Cover total =   6/170   **
*******************************
$finish called at time : 1601500 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 254
current_wave_config {testfixture_behav.wcfg}
testfixture_behav.wcfg
add_wave {{/testfixture/u_LASER/a1}} {{/testfixture/u_LASER/b1}} 
current_wave_config {testfixture_behav.wcfg}
testfixture_behav.wcfg
add_wave {{/testfixture/u_LASER/a2}} {{/testfixture/u_LASER/b2}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 873.742 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 873.742 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   4, optimum =  30
           266949000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  28
           533861000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  29
           800773000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  30
          1067685000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  23
          1334597000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     200188  **
**   Cover total =   6/170   **
*******************************
$finish called at time : 1601500 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 254
current_wave_config {testfixture_behav.wcfg}
testfixture_behav.wcfg
add_wave {{/testfixture/u_LASER/CI}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 873.742 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 873.742 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 879.734 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 879.734 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 881.051 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 881.051 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 881.629 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 881.629 ; gain = 0.000
current_wave_config {testfixture_behav.wcfg}
testfixture_behav.wcfg
add_wave {{/testfixture/u_LASER/Cmp_1}} {{/testfixture/u_LASER/Cmp_2}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 883.125 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 883.125 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 883.125 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 883.125 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   4, optimum =  30
           266949000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  28
           533861000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  29
           800773000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  30
          1067685000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  23
          1334597000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      33321
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     200188  **
**   Cover total =   6/170   **
*******************************
$finish called at time : 1601500 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 254
current_wave_config {testfixture_behav.wcfg}
testfixture_behav.wcfg
add_wave {{/testfixture/u_LASER/Point_CNT_1}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 883.457 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 883.457 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   4, optimum =  30
           260757000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  28
           521477000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  29
           782197000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  30
          1042917000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  23
          1303637000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     195544  **
**   Cover total =   6/170   **
*******************************
$finish called at time : 1564348 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 254
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 883.457 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 883.457 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   4, optimum =  30
           260757000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  28
           521477000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  29
           782197000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  30
          1042917000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  23
          1303637000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     195544  **
**   Cover total =   6/170   **
*******************************
$finish called at time : 1564348 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 254
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 883.457 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   4, optimum =  30
           260757000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  28
           521477000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  29
           782197000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  30
          1042917000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  23
          1303637000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     195544  **
**   Cover total =   6/170   **
*******************************
$finish called at time : 1564348 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 254
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 884.988 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 884.988 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   4, optimum =  30
           260757000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  28
           521477000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  29
           782197000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  30
          1042917000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  23
          1303637000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     195544  **
**   Cover total =   6/170   **
*******************************
$finish called at time : 1564348 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 254
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 887.855 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 887.855 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   4, optimum =  30
           260757000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  28
           521477000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  29
           782197000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  30
          1042917000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  23
          1303637000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     195544  **
**   Cover total =   6/170   **
*******************************
$finish called at time : 1564348 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 254
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 887.855 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 887.855 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      32570
---- Get Return: C1(15,15),C2(15,15)
---- cover =   4, optimum =  30
           260941000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      32570
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  28
           521845000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      32570
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  29
           782749000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      32570
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  30
          1043653000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      32570
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  23
          1304557000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      32570
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     195682  **
**   Cover total =   6/170   **
*******************************
$finish called at time : 1565452 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 254
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.855 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 887.855 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 887.855 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   4, optimum =  30
           260757000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  28
           521477000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  29
           782197000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  30
          1042917000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  23
          1303637000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     195544  **
**   Cover total =   6/170   **
*******************************
$finish called at time : 1564348 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 254
current_wave_config {testfixture_behav.wcfg}
testfixture_behav.wcfg
add_wave {{/testfixture/u_LASER/RX}} {{/testfixture/u_LASER/RY}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 887.855 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   4, optimum =  30
           260757000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  28
           521477000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  29
           782197000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  30
          1042917000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  23
          1303637000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     195544  **
**   Cover total =   6/170   **
*******************************
$finish called at time : 1564348 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 254
current_wave_config {testfixture_behav.wcfg}
testfixture_behav.wcfg
add_wave {{/testfixture/u_LASER/ol_object}} 
current_wave_config {testfixture_behav.wcfg}
testfixture_behav.wcfg
add_wave {{/testfixture/u_LASER/object_x}} {{/testfixture/u_LASER/object_y}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 887.855 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   4, optimum =  30
           260757000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  28
           521477000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  29
           782197000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  30
          1042917000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  23
          1303637000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     195544  **
**   Cover total =   6/170   **
*******************************
$finish called at time : 1564348 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 254
run 500 ms
== PATTERN img6.pattern
---- Used Cycle:      32547
---- Get Return: C1( 0, 0),C2( 0, 0)
---- cover =   2, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     195545  **
**   Cover total =   8/200   **
*******************************
$finish called at time : 1564356 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 254
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 903.012 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   4, optimum =  30
           260757000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  28
           521477000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  29
           782197000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  30
          1042917000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   0, optimum =  23
          1303637000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      32547
---- Get Return: C1(15,15),C2(15,15)
---- cover =   1, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     195544  **
**   Cover total =   6/170   **
*******************************
$finish called at time : 1564348 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 254
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 903.012 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      43396
---- Get Return: C1( 4,10),C2(11,12)
---- cover =  30, optimum =  30
           347549000 , please pull down signal DONE
== PATTERN img2.pattern
-- Max cycle pre pattern reached, force output result C1( 6, 9),C2(11, 6)
---- cover =  25, optimum =  28
           747925000 , please pull down signal DONE
           747933000 , please pull down signal DONE
== PATTERN img3.pattern
-- Max cycle pre pattern reached, force output result C1( 6, 9),C2(10, 5)
---- cover =  29, optimum =  29
          1148309000 , please pull down signal DONE
          1148317000 , please pull down signal DONE
== PATTERN img4.pattern
-- Max cycle pre pattern reached, force output result C1(10, 5),C2( 5, 5)
---- cover =  30, optimum =  30
          1548693000 , please pull down signal DONE
          1548701000 , please pull down signal DONE
== PATTERN img5.pattern
-- Max cycle pre pattern reached, force output result C1( 8, 9),C2( 3, 9)
---- cover =  18, optimum =  23
          1949077000 , please pull down signal DONE
          1949085000 , please pull down signal DONE
== PATTERN img6.pattern
-- Max cycle pre pattern reached, force output result C1( 9, 9),C2(13, 2)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     293679  **
**   Cover total = 162/170   **
*******************************
$finish called at time : 2349428 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 227
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a77cc28e2b414e9ab0ff906bca74f5c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 903.012 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      43396
---- Get Return: C1( 4,10),C2(11,12)
---- cover =  30, optimum =  30
           347549000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      54245
---- Get Return: C1( 5,11),C2(11, 6)
---- cover =  28, optimum =  28
           781853000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      65094
---- Get Return: C1(10, 5),C2( 5,10)
---- cover =  29, optimum =  29
          1302949000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      75943
---- Get Return: C1(10, 5),C2( 4, 9)
---- cover =  30, optimum =  30
          1910837000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      75943
---- Get Return: C1( 8,12),C2( 2,10)
---- cover =  23, optimum =  23
          2518725000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      65094
---- Get Return: C1(13, 2),C2( 9, 9)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     379977  **
**   Cover total = 170/170   **
*******************************
$finish called at time : 3039812 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/project_4/project_4.srcs/sim_1/new/tb.sv" Line 254
