/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Mon May 17 21:46:47 KST 2021
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCsrFile.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkRFile.h"
#include "module_exec.h"
#include "module_decode.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkCsrFile INST_csrf;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Reg<tUWide> INST_d2e_data_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_empty_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_2;
  MOD_Reg<tUInt8> INST_d2e_enqP_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_full_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_full_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_wires_2;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt32> INST_execRedirect_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_2;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Reg<tUWide> INST_f2d_data_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_empty_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_2;
  MOD_Reg<tUInt8> INST_f2d_enqP_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_full_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_full_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_wires_2;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUInt32> INST_pc;
  MOD_mkRFile INST_rf;
  MOD_Reg<tUInt8> INST_stat;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_ehrReg;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_statRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_statRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_statRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_statRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_statRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_statRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_statRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_statRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_full_wires_2;
  MOD_module_exec INST_instance_exec_1;
  MOD_module_decode INST_instance_decode_0;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_EN_dMemInit_request_put;
  tUInt8 PORT_EN_iMemInit_request_put;
  tUWide PORT_dMemInit_request_put;
  tUWide PORT_iMemInit_request_put;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_dMemInit_request_put;
  tUInt8 DEF_WILL_FIRE_iMemInit_request_put;
  tUInt8 DEF_dMem_RDY_init_request_put____d124;
  tUInt8 DEF_iMem_RDY_init_request_put____d123;
  tUInt8 DEF_x__h25460;
  tUInt8 DEF_exec_93_BIT_1___d394;
  tUInt8 DEF_d2e_deqP_virtual_reg_0_read____d287;
  tUInt8 DEF_x__h22232;
  tUInt8 DEF_f2d_deqP_virtual_reg_0_read____d198;
  tUInt8 DEF_execRedirect_empty_virtual_reg_2_read__33_OR_e_ETC___d139;
  tUInt8 DEF_execRedirect_empty_virtual_reg_2_read____d133;
  tUInt8 DEF_execRedirect_empty_virtual_reg_1_read____d134;
  tUWide DEF_exec___d393;
  tUWide DEF_SEL_ARR_d2e_data_0_82_BITS_139_TO_136_95_d2e_d_ETC___d372;
  tUInt32 DEF_rVal1__h25710;
  tUInt32 DEF_rVal2__h25711;
  tUInt32 DEF_pc__h24993;
  tUInt32 DEF_ppc__h24994;
  tUInt32 DEF_csrVal__h25712;
  tUWide DEF_d2e_data_1___d284;
  tUWide DEF_d2e_data_0___d282;
  tUWide DEF_f2d_data_1___d195;
  tUWide DEF_f2d_data_0___d193;
  tUInt32 DEF_x__h26495;
  tUInt32 DEF_idx__h26492;
  tUInt32 DEF_x__h26434;
  tUInt8 DEF_rindx__h26431;
  tUInt32 DEF_x__h26377;
  tUInt8 DEF_rindx__h26374;
  tUInt8 DEF_d2e_full_wires_0_whas____d117;
  tUInt8 DEF_d2e_full_wires_0_wget____d118;
  tUInt8 DEF_d2e_full_ehrReg__h17182;
  tUInt8 DEF_d2e_empty_ehrReg__h16059;
  tUInt8 DEF_d2e_deqP_virtual_reg_1_read____d270;
  tUInt8 DEF_f2d_full_wires_0_whas____d83;
  tUInt8 DEF_f2d_full_wires_0_wget____d84;
  tUInt8 DEF_f2d_full_ehrReg__h13119;
  tUInt8 DEF_f2d_empty_ehrReg__h11996;
  tUInt8 DEF_f2d_deqP_virtual_reg_1_read____d181;
  tUInt8 DEF_execRedirect_full_ehrReg__h9056;
  tUInt8 DEF_execRedirect_empty_wires_0_whas____d39;
  tUInt8 DEF_execRedirect_empty_wires_0_wget____d40;
  tUInt8 DEF_execRedirect_empty_ehrReg__h7933;
  tUInt8 DEF_statRedirect_empty_wires_0_whas____d12;
  tUInt8 DEF_statRedirect_empty_wires_0_wget____d13;
  tUInt8 DEF_statRedirect_empty_ehrReg__h3520;
  tUInt8 DEF_eEpoch__h22488;
  tUInt8 DEF_csrf_started____d148;
  tUInt8 DEF_dMem_init_done____d128;
  tUInt8 DEF_iMem_init_done____d126;
  tUInt32 DEF_x__h26325;
  tUInt32 DEF__read_pc__h25686;
  tUInt32 DEF__read_ppc__h25687;
  tUInt32 DEF_x__h26328;
  tUInt32 DEF__read_pc__h25694;
  tUInt32 DEF__read_ppc__h25695;
  tUInt32 DEF_x__h26221;
  tUInt32 DEF_x__h26224;
  tUInt8 DEF_x__h25907;
  tUInt8 DEF_x__h26010;
  tUInt8 DEF_x__h26113;
  tUInt8 DEF_x__h25910;
  tUInt8 DEF_x__h26013;
  tUInt8 DEF_x__h26116;
  tUInt8 DEF_n__read__h25244;
  tUInt32 DEF_SEL_ARR_d2e_data_0_82_BITS_96_TO_65_64_d2e_dat_ETC___d367;
  tUInt8 DEF_n__read__h22016;
  tUInt32 DEF_SEL_ARR_d2e_data_0_82_BITS_109_TO_98_52_d2e_da_ETC___d355;
  tUInt8 DEF_SEL_ARR_d2e_data_0_82_BITS_115_TO_111_39_d2e_d_ETC___d342;
  tUInt8 DEF_SEL_ARR_d2e_data_0_82_BITS_127_TO_123_14_d2e_d_ETC___d317;
  tUInt8 DEF_SEL_ARR_d2e_data_0_82_BITS_121_TO_117_27_d2e_d_ETC___d330;
  tUInt8 DEF_SEL_ARR_d2e_data_0_82_BITS_139_TO_136_95_d2e_d_ETC___d298;
  tUInt8 DEF_SEL_ARR_d2e_data_0_82_BITS_135_TO_132_99_d2e_d_ETC___d302;
  tUInt8 DEF_SEL_ARR_d2e_data_0_82_BITS_131_TO_129_03_d2e_d_ETC___d306;
  tUInt8 DEF_SEL_ARR_NOT_d2e_data_0_82_BIT_97_57_58_NOT_d2e_ETC___d362;
  tUInt8 DEF_SEL_ARR_NOT_d2e_data_0_82_BIT_110_45_46_NOT_d2_ETC___d350;
  tUInt8 DEF_SEL_ARR_NOT_d2e_data_0_82_BIT_116_32_33_NOT_d2_ETC___d337;
  tUInt8 DEF_SEL_ARR_NOT_d2e_data_0_82_BIT_122_20_21_NOT_d2_ETC___d325;
  tUInt8 DEF_SEL_ARR_NOT_d2e_data_0_82_BIT_128_07_08_NOT_d2_ETC___d312;
  tUInt8 DEF_SEL_ARR_d2e_data_0_82_BIT_64_83_d2e_data_1_84__ETC___d291;
  tUInt8 DEF_SEL_ARR_f2d_data_0_93_BIT_0_94_f2d_data_1_95_B_ETC___d202;
  tUInt8 DEF_SEL_ARR_d2e_data_0_82_BIT_64_83_d2e_data_1_84__ETC___d292;
  tUInt8 DEF_SEL_ARR_f2d_data_0_93_BIT_0_94_f2d_data_1_95_B_ETC___d204;
  tUInt8 DEF_NOT_d2e_deqP_virtual_reg_1_read__70___d271;
  tUInt8 DEF_NOT_f2d_deqP_virtual_reg_1_read__81___d182;
  tUWide DEF_SEL_ARR_d2e_data_0_82_BITS_131_TO_129_03_d2e_d_ETC___d371;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_d2e_deqP_wires_0_whas__8_THEN_d2e_deqP_wire_ETC___d101;
  tUInt8 DEF_IF_d2e_enqP_wires_0_whas__1_THEN_d2e_enqP_wire_ETC___d94;
  tUInt8 DEF_def__h24481;
  tUInt8 DEF_d2e_enqP_virtual_reg_0_read____d222;
  tUInt8 DEF_NOT_d2e_enqP_virtual_reg_1_read__20_21_AND_NOT_ETC___d225;
  tUInt8 DEF_IF_f2d_deqP_wires_0_whas__4_THEN_f2d_deqP_wire_ETC___d67;
  tUInt8 DEF_IF_f2d_enqP_wires_0_whas__7_THEN_f2d_enqP_wire_ETC___d60;
  tUInt8 DEF_IF_execRedirect_empty_wires_0_whas__9_THEN_exe_ETC___d42;
  tUInt8 DEF_def__h21207;
  tUInt8 DEF_f2d_enqP_virtual_reg_0_read____d162;
  tUInt8 DEF_NOT_f2d_enqP_virtual_reg_1_read__60_61_AND_NOT_ETC___d165;
  tUWide DEF_decode___d232;
  tUInt32 DEF_x__h26893;
  tUInt8 DEF_statRedirect_data_0_ehrReg__h1205;
  tUInt8 DEF_d2e_enqP_virtual_reg_1_read____d220;
  tUInt8 DEF_f2d_enqP_virtual_reg_1_read____d160;
  tUInt8 DEF_statRedirect_full_ehrReg__h4643;
  tUInt32 DEF_IF_execRedirect_data_0_wires_0_whas__0_THEN_ex_ETC___d33;
  tUInt8 DEF_IF_statRedirect_data_0_wires_0_whas_THEN_statR_ETC___d6;
  tUInt8 DEF_IF_d2e_full_wires_0_whas__17_THEN_d2e_full_wir_ETC___d120;
  tUInt8 DEF_IF_d2e_empty_wires_0_whas__07_THEN_d2e_empty_w_ETC___d110;
  tUInt8 DEF_IF_f2d_full_wires_0_whas__3_THEN_f2d_full_wire_ETC___d86;
  tUInt8 DEF_IF_f2d_empty_wires_0_whas__3_THEN_f2d_empty_wi_ETC___d76;
  tUInt8 DEF_IF_execRedirect_full_wires_0_whas__9_THEN_exec_ETC___d52;
  tUInt8 DEF_IF_statRedirect_full_wires_0_whas__2_THEN_stat_ETC___d25;
  tUInt8 DEF_IF_statRedirect_empty_wires_0_whas__2_THEN_sta_ETC___d15;
  tUInt8 DEF_NOT_d2e_deqP_virtual_reg_1_read__70_71_AND_IF__ETC___d272;
  tUInt8 DEF_NOT_f2d_deqP_virtual_reg_1_read__81_82_AND_IF__ETC___d183;
  tUInt8 DEF_NOT_d2e_enqP_virtual_reg_1_read__20___d221;
  tUInt8 DEF_NOT_f2d_enqP_virtual_reg_1_read__60___d161;
  tUWide DEF_decode_32_BITS_74_TO_64_33_CONCAT_decode_32_BI_ETC___d263;
  tUWide DEF_iMem_req_pc_55_72_CONCAT_pc_55_CONCAT_pc_55_PL_ETC___d174;
  tUWide DEF__1_CONCAT_DONTCARE___d132;
  tUWide DEF_dMemInit_request_put_BIT_64_62_CONCAT_IF_dMemI_ETC___d465;
  tUWide DEF_NOT_exec_93_BITS_88_TO_85_15_EQ_2_16_20_CONCAT_ETC___d426;
  tUWide DEF_iMemInit_request_put_BIT_64_58_CONCAT_IF_iMemI_ETC___d461;
 
 /* Rules */
 public:
  void RL_statRedirect_data_0_canonicalize();
  void RL_statRedirect_empty_canonicalize();
  void RL_statRedirect_full_canonicalize();
  void RL_execRedirect_data_0_canonicalize();
  void RL_execRedirect_empty_canonicalize();
  void RL_execRedirect_full_canonicalize();
  void RL_f2d_enqP_canonicalize();
  void RL_f2d_deqP_canonicalize();
  void RL_f2d_empty_canonicalize();
  void RL_f2d_full_canonicalize();
  void RL_d2e_enqP_canonicalize();
  void RL_d2e_deqP_canonicalize();
  void RL_d2e_empty_canonicalize();
  void RL_d2e_full_canonicalize();
  void RL_test();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doRest();
  void RL_upd_Stat();
 
 /* Methods */
 public:
  tUInt64 METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
  void METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put);
  tUInt8 METH_RDY_iMemInit_request_put();
  tUInt8 METH_iMemInit_done();
  tUInt8 METH_RDY_iMemInit_done();
  void METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put);
  tUInt8 METH_RDY_dMemInit_request_put();
  tUInt8 METH_dMemInit_done();
  tUInt8 METH_RDY_dMemInit_done();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
