# V30MZ core

My first HDL project, a V30MZ core written in SystemVerilog.

# TODO

* Implement mov sreg -> rm, mov rm -> sreg.
* Implement alu and microinstruction handling.
* Implement microassembler.
* Implement pipelining by decoupling the execution state.
