Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 24 15:52:55 2022
| Host         : DESKTOP-NN01VN7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file network_clock_wrapper_control_sets_placed.rpt
| Design       : network_clock_wrapper
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   791 |
|    Minimum number of control sets                        |   677 |
|    Addition due to synthesis replication                 |   114 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2575 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   791 |
| >= 0 to < 4        |   138 |
| >= 4 to < 6        |   148 |
| >= 6 to < 8        |    55 |
| >= 8 to < 10       |   108 |
| >= 10 to < 12      |    38 |
| >= 12 to < 14      |    31 |
| >= 14 to < 16      |    10 |
| >= 16              |   263 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3219 |          950 |
| No           | No                    | Yes                    |             410 |          103 |
| No           | Yes                   | No                     |            3020 |          976 |
| Yes          | No                    | No                     |            3859 |         1195 |
| Yes          | No                    | Yes                    |             115 |           30 |
| Yes          | Yes                   | No                     |            5378 |         1704 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                         Clock Signal                                         |                                                                                                                                     Enable Signal                                                                                                                                    |                                                                                                                       Set/Reset Signal                                                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                          |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                   |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                         |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                                                                                                           | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[1]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/CAPTURE_i_1_n_0                                                                                                                                                                                                | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[5]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                   |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int6                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[5]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out4                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/sync_stats_reset/async_rst4                                                                                                                                                                  |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[5]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                         |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[5]                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[3]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                   |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[3]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[3]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                         |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[3]                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0                                                                                                                                                           | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                            |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                                                                                   |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                                                                       |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                  |                1 |              1 |         1.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
| ~network_clock_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | network_clock_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                               | network_clock_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |                1 |              1 |         1.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                 |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[1]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                   |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[1]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[1]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                         |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[1]                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
| ~network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                   |                                                                                                                                                                                                                                                                                      | network_clock_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                   | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                             | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                          |                1 |              1 |         1.00 |
|  network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                   | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                             | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                             |                1 |              1 |         1.00 |
|  network_clock_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                               | network_clock_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                   | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                             | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_0                                                                                                            |                1 |              1 |         1.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                          |                1 |              1 |         1.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps[5]_i_1_n_0                                                                                 | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                          |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int6                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int5q                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                          |                1 |              1 |         1.00 |
|  network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                   | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                             | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                                                                                                                                   |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int5q                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[6]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                   |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[6]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[6]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                         |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[6]                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[7]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                            |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[7]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                   |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[7]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                         |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[7]                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                |                1 |              1 |         1.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                                                                       |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[2]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                   |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                                                                                   |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[4]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                   |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4                                                                                                            |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                                                                                            |                1 |              1 |         1.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                          |                1 |              1 |         1.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                                                                                                                                                   |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                  |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[2]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[4]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/gmii_mii_rx_gen/sfd_enable                                                                                                                                                                   |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[2]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                         |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[4]                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                         |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[2]                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[4]                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                   | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                             | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                  |                1 |              2 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                               |                1 |              2 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                              |                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int4q                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__1_0                                                                                                                                                            | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                            |                2 |              2 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[0]                                                                                                                                                        | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                                            |                1 |              2 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                                                                                           |                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                                                                                                                                                 | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out4                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                                                                                                    |                1 |              2 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__1_0                                                                                                                                                            | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[1]                                                                                                                                                        | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                            |                1 |              2 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[1]                                                                                                                                                        | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                                                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                                                                                           | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                            |                1 |              2 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                                  |                1 |              2 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0                                                                                                                                                           | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/REG0_OUT2                                                                                                                                                                              |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                               |                1 |              2 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                    |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                 |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                 |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                    |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                 |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                    |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                 |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                    |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                 |                1 |              2 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0                                                                                                                                                           |                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                 |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                 |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                 |                1 |              2 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int4q                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                 |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                 |                1 |              2 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[1]                                                                                                                                                        | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                                            |                1 |              3 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  network_clock_i/seg7_display_0/inst/pulse                                                   |                                                                                                                                                                                                                                                                                      | network_clock_i/fpga_sys_reset/U0/peripheral_reset[0]                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                          |                1 |              3 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                   |                1 |              3 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                      |                2 |              3 |         1.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                    |                1 |              3 |         3.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                                                                                               | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                                                                                                           | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                                                                                               | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                   |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0                                                                                                                                                           | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_2[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                      |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out3                                                     | network_clock_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI                                                                                                                                                                                                           |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out3                                                     | network_clock_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/D[0]                                                                                                                                                                                                         | network_clock_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                    |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                    |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                            |                2 |              4 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                                | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                           |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/cpu_sys_reset/U0/EXT_LPF/lpf_int                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                              | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                            |                2 |              4 |         2.00 |
| ~network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                   |                                                                                                                                                                                                                                                                                      | network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                 | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                         |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0                                                                                                                                                            | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                             |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                          | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep_0                                                                                                                                                               | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  network_clock_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | network_clock_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                                    | network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                                                    | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                            | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                                |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_bm_end_r_reg_0                                                                                             |                2 |              4 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_bm_end_r_reg_0                                                                                             |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out2                                                     | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                           | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pre_bm_end_r_reg_0                                                                                             |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_bm_end_r_reg_0                                                                                             |                2 |              4 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                    | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                   |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                                                             |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                    |                2 |              4 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                       |                2 |              4 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg_0                                                                                                                                            |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/rx_enable                                                                                                                                                                                                                               | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/configurable_match_cap                                                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/rx_reset_reg                                                                                                                                                                           |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                     | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                              |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                             | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                       |                3 |              4 |         1.33 |
|  network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                   | network_clock_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                         | network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_1                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                             | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                           |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                 | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                       |                3 |              4 |         1.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                    |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/cacheline_cnt_reg[0][0]                                                                                                      |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/SR[0]                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                       |                4 |              4 |         1.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                       |                4 |              4 |         1.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[1]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[6]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__32_0[1]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__18_0[1]                                                                                                                                                        | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[9]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[4]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[1]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[8]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[5]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[0]                                                                                                                                                        | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                             |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[2]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__18_0[0]                                                                                                                                                        | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[4]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__32_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[0]                                                                                                                                                        | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[3]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[2]                                                                                                                                                        | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                 | network_clock_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[7]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                               | network_clock_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[2]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[3]                                                                                                                                                        | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                    |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                 | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_1_n_0                                                                                         |                3 |              4 |         1.33 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__15_0                                                                                                                                                           | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/REG0_OUT2                                                                                                                                                                              |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__16_0                                                                                                                                                           | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/REG0_OUT2                                                                                                                                                                              |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | network_clock_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                                          | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                                 | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/E[0]                                                                                                                                                 | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                             | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/read_data_counter0                                                                                                                                   | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                                       | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_FPGA.Native_i_31_0[0]                                                                                                                          | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[3]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                                  | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1__0_n_0                                                                                                          | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                                | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/SR[0]                                                                                                                                           |                2 |              4 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                   | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                       | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                2 |              4 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                 | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                2 |              4 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                     | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                          | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                2 |              4 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__2_0                                                                                                                                                            | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                    | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |                2 |              4 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__30_0                                                                                                                                                           | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__69_1                                                                                                                                   |                1 |              4 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                             |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                              | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                      |                1 |              4 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0                                                                                                                                                           | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__69_1                                                                                                                                   |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                    |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                    |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out3                                                     | network_clock_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/Q[0]                                                                                                                                                                                                                                | network_clock_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                                                |                2 |              5 |         2.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | network_clock_i/axi_mem_interconnect/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                    |                2 |              5 |         2.50 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/ClkARst                                                                                                                                       |                1 |              5 |         5.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out4                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out4                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                |                1 |              5 |         5.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                |                1 |              5 |         5.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                         |                1 |              5 |         5.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                    | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                      |                1 |              5 |         5.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0            | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                    |                2 |              5 |         2.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0               | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                    |                1 |              5 |         5.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out2                                                     |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                           |                4 |              5 |         1.25 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                4 |              5 |         1.25 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                2 |              5 |         2.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                   | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                            |                2 |              5 |         2.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                          |                1 |              5 |         5.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                          |                1 |              5 |         5.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                2 |              5 |         2.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/fpga_sys_reset/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                 | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                         |                1 |              5 |         5.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                           | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                  |                1 |              5 |         5.00 |
|  network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                   | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                             |                                                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                    |                1 |              5 |         5.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                     |                1 |              5 |         5.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                       | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                      |                2 |              5 |         2.50 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                                                                                       |                1 |              5 |         5.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                         | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                             |                2 |              5 |         2.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                 | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                         |                1 |              5 |         5.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                 | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                         |                2 |              5 |         2.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                       |                2 |              5 |         2.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                 | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                         |                1 |              5 |         5.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                 | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                         |                1 |              5 |         5.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                                                                         | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                                                                                       |                1 |              5 |         5.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                                                                                                          |                1 |              5 |         5.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                2 |              5 |         2.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                 | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                         |                1 |              5 |         5.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                 | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                         |                1 |              5 |         5.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                          | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                          |                2 |              6 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_1                                                                                                                                                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/s_axi_rready_0[0]      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |                2 |              6 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                |                1 |              6 |         6.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                                              | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                1 |              6 |         6.00 |
|  network_clock_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                            | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |                2 |              6 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/fpga_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                     | network_clock_i/fpga_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  network_clock_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[6]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                |                1 |              6 |         6.00 |
|  network_clock_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | network_clock_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out3                                                     | network_clock_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/tx_in_reg_en                                                                                                                                                                                                                        | network_clock_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                   | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                       |                1 |              6 |         6.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                           | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                       |                2 |              6 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/cpu_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                      | network_clock_i/cpu_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                    | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                       |                1 |              6 |         6.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                           | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                   |                1 |              6 |         6.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                          | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                  |                1 |              6 |         6.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                       |                3 |              6 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                          | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                 |                3 |              6 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/writing_out_data_hold                                                                                                                      |                2 |              6 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out4                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                                                 | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/next_count_read[6]_i_1_n_0                                                                                                                                   |                1 |              6 |         6.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                       |                2 |              6 |         3.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/flow/rx/data_count                                                                                                                                                                                                   | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/SR[0]                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                    |                2 |              6 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                       | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                                     |                2 |              6 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                          | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                                        |                3 |              6 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                        | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                  |                2 |              6 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                            | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                          |                2 |              6 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                   | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                       |                1 |              6 |         6.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                 | network_clock_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps[5]_i_1_n_0                                                                                 | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                       |                2 |              6 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                    |                2 |              6 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                       |                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                               | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                          |                2 |              6 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_1_n_0                                                                                         | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                          |                3 |              6 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                         | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                       |                4 |              6 |         1.50 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                                                                                    |                2 |              6 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/read_req_granted                                                                                                                                     |                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/man_block.managen/conf/SR[0]                                                                                                                                                                 |                2 |              6 |         3.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                                                                                                              | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                                                         |                1 |              7 |         7.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out3                                                     |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/man_block.managen/conf/int_ma_miim_enable14_out                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                3 |              7 |         2.33 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/vector_decode_inst/tx_stats_valid                                                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/last_outstanding_write                                                                                                                               | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                              |                3 |              7 |         2.33 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                   | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                       |                4 |              7 |         1.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                2 |              7 |         3.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                            | network_clock_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                    |                1 |              7 |         7.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                                                                                 |                2 |              7 |         3.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                    |                3 |              7 |         2.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | network_clock_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                2 |              7 |         3.50 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int2q                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int1q                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int3q                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/CRC_CE                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                   |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1                                                                                                               |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1                                                                                                             |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tdata_d1[7]_i_1_n_0                                                                                                                                                                                          | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_reset_out                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[15]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_2_n_0                                                                                                                                                          | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_1_n_0                                                                                                                                  |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[7]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0                                                                                                                                                          | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_1_n_0                                                                                                                                  |                1 |              8 |         8.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/flow/rx/pause_value[15]_i_1__0_n_0                                                                                                                                                                                   | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_reset_out                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                                                                                                | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/SR[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                                                                                       | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_reset_out                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                                                            | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_reset_out                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int3q                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int1q                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int2q                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[7]_i_1_n_0                                                                                                                                                                           | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_0                                                                                                                                                |                3 |              8 |         2.67 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/CRC_CE                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                               | network_clock_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                            | network_clock_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                 | network_clock_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |                1 |              8 |         8.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                                    | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                 | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                4 |              8 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                        | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                3 |              8 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                        | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                3 |              8 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                        | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                3 |              8 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                         | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                4 |              8 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                2 |              8 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                3 |              8 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                5 |              8 |         1.60 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[8][0]                                | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                4 |              8 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[9][0]                                | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                4 |              8 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[14][0]                               | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                3 |              8 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15][0]                               | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                3 |              8 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[13][0]                               | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                3 |              8 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[12][0]                               | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                3 |              8 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[10][0]                               | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                4 |              8 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[11][0]                               | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                3 |              8 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[12]                                                                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt[7]_i_2_n_0                                                                                                                                            | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt0                                                                                                                              |                3 |              8 |         2.67 |
|  network_clock_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | network_clock_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  network_clock_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                                      |                                                                                                                                                                                                                                                              |                7 |              8 |         1.14 |
|  network_clock_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                                      |                                                                                                                                                                                                                                                              |                7 |              8 |         1.14 |
|  network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                   | network_clock_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                6 |              8 |         1.33 |
| ~network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                   | network_clock_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                   |                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                           |                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                    |                2 |              8 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0           | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                    |                2 |              8 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                    | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                 |                3 |              8 |         2.67 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |         8.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0        | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                    |                3 |              8 |         2.67 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                    |                3 |              8 |         2.67 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0        | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                    |                3 |              8 |         2.67 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                    |                2 |              8 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0        | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                    |                2 |              8 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                    |                2 |              8 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/s_axi_arvalid_0[0]                                                                                                                                     | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |                3 |              8 |         2.67 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/s_axi_awvalid_0[0]                                                                                                                                     | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |                4 |              8 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                       | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                            |                2 |              8 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                   |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                                             | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd                                                                                                                                                                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[0]                                                                                                                                                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[1]                                                                                                                                                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                                                                                                    | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_171_in                                                                                                               | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                3 |              9 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0                                                                                                                                                            | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                               |                3 |              9 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                               | network_clock_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                              |                3 |              9 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_cmb                                                                                                                                                                   | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                               |                3 |              9 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_cmb                                                                                                                                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                               |                4 |              9 |         2.25 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                             | network_clock_i/axi_mem_interconnect/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                    |                4 |              9 |         2.25 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean                                                                                                                                                       | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                               |                2 |              9 |         4.50 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_1                                                                                                                                                   |                                                                                                                                                                                                                                                              |                4 |              9 |         2.25 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/SR[0]                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                             | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                3 |              9 |         3.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[8]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                              |                5 |              9 |         1.80 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                             |                3 |              9 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                  | network_clock_i/axi_mem_interconnect/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                    |                6 |              9 |         1.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                      |                2 |              9 |         4.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                      |                3 |              9 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[9]                                                                                                                                                                                                          | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                |                2 |              9 |         4.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                5 |              9 |         1.80 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                           | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                      |                2 |              9 |         4.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                           | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                      |                3 |              9 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | network_clock_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                3 |              9 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_1_cmb                                                                                                                                                                 | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                               |                3 |              9 |         3.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_0                                                                                                                                                                                           | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  network_clock_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | network_clock_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                               |                                                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int                                                                                                                                                     |                3 |             10 |         3.33 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr3_d1                                                                                                                                                                                        | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/rx_enable                                                                                                                                                                                                                               | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/REG0_OUT2                                                                                                                                                                              |                2 |             10 |         5.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0                                                                                                                                                                              | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                |                3 |             10 |         3.33 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr[9]_i_1__0_n_0                                                                                                                                                          | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_reset_out                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_2                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                              |                2 |             10 |         5.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_10                                                                                                                                                        | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                              |                3 |             10 |         3.33 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                          | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                       |                4 |             10 |         2.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                              |                3 |             10 |         3.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr[9]_i_1_n_0                                                                                                                                          | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                              |                3 |             10 |         3.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr_10                                                                                                                                                  | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                              |                2 |             10 |         5.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0                                                                                                          |                3 |             10 |         3.33 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |         3.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_next_available4write_ptr_1_cmb                                                                                                                                                                 | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                               |                4 |             10 |         2.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/FSM_onehot_rxd_axistream_current_state_reg[5][0]                                                                                                                                          | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_3[0]                                                                                                                                                                             |                4 |             10 |         2.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/FSM_sequential_rxs_axistream_current_state_reg[3][0]                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                               |                3 |             10 |         3.33 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/vector_decode_inst/rx_stats_valid__0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/FSM_sequential_rxs_axistream_current_state_reg[4][0]                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                               |                4 |             11 |         2.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                              | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                       |                3 |             11 |         3.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                             | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                           |                3 |             11 |         3.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                4 |             11 |         2.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out2                                                     | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                               | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                     |                3 |             11 |         3.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/Axi_Str_TxC_AReset                                                                                                                                                                                    |                5 |             11 |         2.20 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                           |                4 |             11 |         2.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                   | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                           |                4 |             11 |         2.75 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER                                                                                                                                                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER[10]_i_1_n_0                                                                                                                                                 |                3 |             11 |         3.67 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0     | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                    |                5 |             12 |         2.40 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out4                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count                                                                                                                                                                                                        | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                     |                3 |             12 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0  | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                    |                5 |             12 |         2.40 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                              |               12 |             12 |         1.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                       |                4 |             12 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |                6 |             12 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_end_dly1                                                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out2                                                     | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                   | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                |                3 |             12 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                                                                                              | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_4[0]                                                                                                                                                          |                4 |             12 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                              |                3 |             12 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                   |                3 |             12 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/man_block.managen/conf/int_ma_mdio_regad[4]_i_1_n_0                                                                                                                                                                  | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                4 |             12 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |                5 |             12 |         2.40 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                    | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                              |                3 |             12 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                4 |             12 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                   |                4 |             12 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1_n_0                                                                                                                                                                                  | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                            | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                              |                3 |             12 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                                      | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_ESR0                                                                                                                                                            |                3 |             12 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                       |                7 |             13 |         1.86 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                   | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                |                5 |             13 |         2.60 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[14]                                                                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                |                4 |             13 |         3.25 |
|  network_clock_i/clk_wiz_0/inst/clk_out2                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                |                3 |             13 |         4.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                                             |                5 |             13 |         2.60 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                            |                5 |             13 |         2.60 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset2_out                                                                                                                                                                 |                5 |             13 |         2.60 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                              |                7 |             14 |         2.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                                                                                             | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                                                                         |                7 |             14 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                           |                5 |             14 |         2.80 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                                                                                                                                                               | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                            |                5 |             14 |         2.80 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoWrEn                                                                                                                                                                                               | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt[0]_i_1_n_0                                                                                                                                                        |                4 |             15 |         3.75 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0]_1                                                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                            |                3 |             15 |         5.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                5 |             15 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out2                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                       |                4 |             15 |         3.75 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER                                                                                                                                                                                    | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_0                                                                                                                                                |                4 |             15 |         3.75 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                        | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                            |                4 |             16 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/ClkASignalToggleSyncReg_reg                                                                                                                                                                          | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                |                2 |             16 |         8.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/flow/tx/sample_int_re                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/flow/tx/E[0]                                                                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/ipic_mux_inst/E[0]                                                                                                                                                                                                   | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                4 |             16 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                                                                                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes[0]_i_1_n_0                                                                                                                                    |                4 |             16 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes                                                                                                                                                                       | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_reset_out                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[2].ram_compare_wr_reg_n_0_[2]                                                                                                                                      |                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[3].ram_field_wr_reg_n_0_[3]                                                                                                                                        |                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[1].ram_field_wr_reg_n_0_[1]                                                                                                                                        |                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out4                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/wepa                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[0].ram_field_wr_reg_n_0_[0]                                                                                                                                        |                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[2].ram_field_wr_reg_n_0_[2]                                                                                                                                        |                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[0].ram_compare_wr_reg_n_0_[0]                                                                                                                                      |                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0                                                                                                                                                               | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                4 |             16 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/man_block.managen/conf/int_tx_frame_length[14]_i_1_n_0                                                                                                                                                               | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                5 |             16 |         3.20 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[13]                                                                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                |                5 |             16 |         3.20 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                    |                3 |             16 |         5.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[5]                                                                                                                                                                                                          | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                |                6 |             16 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[1].ram_compare_wr_reg_n_0_[1]                                                                                                                                      |                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/man_block.managen/mdio_enabled.phy/gen_mdio.ma_miim_ready_d1_int_reg[0]                                                                                                                                              | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                3 |             16 |         5.33 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/rx_enable_int_reg[0]                                                                                                                                                                                           | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_reset_out                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__66_1[0]                                                                                                                                                        | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                            |                2 |             16 |         8.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[3].ram_compare_wr_reg_n_0_[3]                                                                                                                                      |                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/E[0]                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                |                3 |             17 |         5.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                       |                3 |             17 |         5.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                                      | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                       |                4 |             17 |         4.25 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                 | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |                7 |             17 |         2.43 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[17]_i_1_n_0                                                                                                                                                                          | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                3 |             17 |         5.67 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                            |                7 |             18 |         2.57 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                       |                6 |             18 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                   | network_clock_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                5 |             19 |         3.80 |
|  network_clock_i/clk_wiz_0/inst/clk_out4                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/p_0_in                                                                                                                                                                                                                 | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                     |                3 |             19 |         6.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/mm2s_cntrl_reset_out_n                                                                                                                                                                                |                4 |             20 |         5.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                                                                                        |                4 |             20 |         5.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_hold_0                                                                                                                                                    | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                              |                6 |             20 |         3.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                        | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                7 |             20 |         2.86 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                            | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                6 |             20 |         3.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n                                                                                                                                 |                4 |             20 |         5.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_1                                                                                                                                                   | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_reset_out                                                                                                                                                                                 |                8 |             20 |         2.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | network_clock_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                         |                5 |             21 |         4.20 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                                                                                                            | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                                                   |                4 |             21 |         5.25 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                       |               10 |             21 |         2.10 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                              |                6 |             22 |         3.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                              |                6 |             22 |         3.67 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD[14]_i_1_n_0                                                                                                                                                                              | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_reset_out                                                                                                                                                                                 |                7 |             22 |         3.14 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                       |               11 |             22 |         2.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                          |               11 |             22 |         2.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_0                                                                                                                                                                        | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                6 |             22 |         3.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                              |                9 |             22 |         2.44 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                               | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |               22 |             22 |         1.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                      |               12 |             23 |         1.92 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[34]_i_2_n_0                                                                 | network_clock_i/axi_mem_interconnect/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                    |                7 |             23 |         3.29 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                7 |             23 |         3.29 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/E[0]                                                                                                                       | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                6 |             23 |         3.83 |
|  network_clock_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              |                                                                                                                                                                                                                                                                                      | network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                   |                4 |             23 |         5.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                              |                7 |             23 |         3.29 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/SR[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                7 |             23 |         3.29 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                  | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                            |               13 |             23 |         1.77 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count                                                                       |                6 |             24 |         4.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                    | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                       |                9 |             24 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |                8 |             24 |         3.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                           |               14 |             25 |         1.79 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_1                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                               |                9 |             25 |         2.78 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                       |               10 |             25 |         2.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                     |                7 |             25 |         3.57 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                            | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                     |                7 |             25 |         3.57 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                            |                7 |             25 |         3.57 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                           | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |                7 |             25 |         3.57 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                              |                9 |             26 |         2.89 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                       |               12 |             26 |         2.17 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector_3                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_reset_out                                                                                                                                                                                 |                5 |             26 |         5.20 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                              |                9 |             26 |         2.89 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                              |                6 |             26 |         4.33 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                              |                6 |             26 |         4.33 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/rx_statistics_valid                                                                                                                                                                                            | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i[26]_i_1_n_0                                                                                                                                                               |                5 |             26 |         5.20 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/fpga_sys_reset/U0/peripheral_reset[0]                                                                                                                                                                                                        |                7 |             27 |         3.86 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63_1[0]                                                                                                                                                        | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                                                                                                                            |                8 |             28 |         3.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out4                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                                               | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/sync_stats_reset/SR[0]                                                                                                                                                                       |               10 |             28 |         2.80 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                            | network_clock_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                              |                8 |             28 |         3.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg[0]                                                                                                                                           |                6 |             28 |         4.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                  |               15 |             28 |         1.87 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                              |                8 |             29 |         3.62 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                     |                6 |             29 |         4.83 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_wr_addr_1                                                                                                                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                              |               10 |             30 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/lopt_4                                                                                                                                        |                                                                                                                                                                                                                                                              |               12 |             30 |         2.50 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                      |                7 |             30 |         4.29 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                   |                9 |             31 |         3.44 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                              |               12 |             31 |         2.58 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                                                                                                                   |                8 |             31 |         3.88 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                         | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  network_clock_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                          |                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                              | network_clock_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                           |                8 |             32 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/ip2bus_rdack_reg_0[0]                                                                                                                                                                | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/man_reset.int_mgmt_host_reset_reg[0]                                                                                                                         |               10 |             32 |         3.20 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Perf_4.WB_DCache_Valid_Read_data[0]_i_1_n_0                                                                                                                                                          |               11 |             32 |         2.91 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/man_block.managen/conf/int_rx_pause_ad[31]_i_1_n_0                                                                                                                                                                   | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                7 |             32 |         4.57 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                  |                7 |             32 |         4.57 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                   | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |               10 |             32 |         3.20 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                   | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |               12 |             32 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/icache_miss_hold_reg                                                                                                       | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Not_Using_TLBS.instr_Addr_1_reg[29][0]                                                                                                                                  | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                                      | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_EAR0                                                                                                                                                            |                6 |             32 |         5.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                                      | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_3[0]                                                                                                                                              |                9 |             32 |         3.56 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                                      | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                                                              |               10 |             32 |         3.20 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                                      | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                                              |                7 |             32 |         4.57 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                      |                6 |             32 |         5.33 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_reset_out                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                                      | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                                              |                7 |             32 |         4.57 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                       | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                     |                8 |             32 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/block_bypass_read_reg[0]                                                                                                                             | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                                                                                                                                                 | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                       |               10 |             32 |         3.20 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/write_wt_data_valid_reg                                                                                        |                                                                                                                                                                                                                                                              |                4 |             32 |         8.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SHR_reg_0[0]                                                                                                                                                              | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SLR_reg_0[0]                                                                                                                                                              | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                                                                                              | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0[0]                                                                                                                                                   | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                               | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                             | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                |               13 |             32 |         2.46 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                                       | network_clock_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                              |                5 |             32 |         6.40 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                             | network_clock_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                              |                5 |             32 |         6.40 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                        | network_clock_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                              |               10 |             32 |         3.20 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                          | network_clock_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                       | network_clock_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                      | network_clock_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | network_clock_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                            | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                        |                8 |             32 |         4.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/FCS_CHECK/CALC[24]_i_1_n_0                                                                                                                                                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/FCS_CHECK_i_1_n_0                                                                                                                                                                      |               11 |             32 |         2.91 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0[0]                                                                                                                                                         | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset2_out                                                                                                                                                                 |               10 |             32 |         3.20 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/ipic_mux_inst/SR[0]                                                                                                                                                                          |               18 |             32 |         1.78 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__3_n_0                                                                                                                               |                5 |             32 |         6.40 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                                                                                                                                                       | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |               11 |             32 |         2.91 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |               10 |             32 |         3.20 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/p_44_in                                                                                                                                                               |                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[7]                                                                                                                                                                                                          | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                |               10 |             32 |         3.20 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[8]                                                                                                                                                                                                          | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                |                8 |             32 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[3]                                                                                                                                                                                                          | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                |               10 |             32 |         3.20 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[6]                                                                                                                                                                                                          | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                |                9 |             32 |         3.56 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[4]                                                                                                                                                                                                          | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                |               11 |             32 |         2.91 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                    | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |               10 |             33 |         3.30 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                                         | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                |                9 |             33 |         3.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out4                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                9 |             33 |         3.67 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                            | network_clock_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |               12 |             33 |         2.75 |
|  network_clock_i/clk_wiz_0/inst/clk_out4                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                     |                7 |             33 |         4.71 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                 | network_clock_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                   |               11 |             33 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                                      |                                                                                                                                                                                                                                                              |               10 |             34 |         3.40 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                9 |             34 |         3.78 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                                         | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[9]                                                                                                                                                              |                6 |             35 |         5.83 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |               16 |             35 |         2.19 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/cacheline_cnt_reg[0][0]                                                                                                                              | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                9 |             35 |         3.89 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                   | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                           |               13 |             36 |         2.77 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                7 |             36 |         5.14 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                             |                                                                                                                                                                                                                                                              |                6 |             36 |         6.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                                          |               16 |             36 |         2.25 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                             | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                            |               12 |             36 |         3.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                    | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |               10 |             37 |         3.70 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                       |               15 |             37 |         2.47 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                         | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                8 |             38 |         4.75 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                              |                9 |             38 |         4.22 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                              |               10 |             38 |         3.80 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_Perf_1.mem_first_cycle_reg                                                                                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               13 |             38 |         2.92 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                              |                9 |             38 |         4.22 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                              |                9 |             38 |         4.22 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                              |                9 |             38 |         4.22 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                              |                9 |             38 |         4.22 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/rx_enable                                                                                                                                                                                                                               | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rxgen/rx_reset_reg_0                                                                                                                                                                         |                7 |             38 |         5.43 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n                                                                                                                                  |                8 |             40 |         5.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                         | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |               12 |             41 |         3.42 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                              |                7 |             41 |         5.86 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                              |               13 |             41 |         3.15 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                              |               13 |             42 |         3.23 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg_0                                                                                                  |                                                                                                                                                                                                                                                              |                7 |             42 |         6.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                       |               18 |             48 |         2.67 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                       |               15 |             48 |         3.20 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_2                                                                                                                                                               | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_reset_out                                                                                                                                                                                 |               14 |             48 |         3.43 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                       |               19 |             48 |         2.53 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                              |                6 |             48 |         8.00 |
|  network_clock_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | network_clock_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |               15 |             49 |         3.27 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                     |               14 |             49 |         3.50 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |               15 |             50 |         3.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_i_31[0]                                                                                                                                          | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               19 |             56 |         2.95 |
|  network_clock_i/clk_wiz_0/inst/clk_out3                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                                                |               14 |             57 |         4.07 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                                      | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               17 |             59 |         3.47 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                       |               18 |             61 |         3.39 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                             | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                           |               27 |             63 |         2.33 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                              |               15 |             64 |         4.27 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                     |                                                                                                                                                                                                                                                              |               20 |             64 |         3.20 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                            |                                                                                                                                                                                                                                                              |               21 |             64 |         3.05 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                                                                                               |                                                                                                                                                                                                                                                              |                8 |             64 |         8.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array[1]_0                                                                                                                                                                 | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_reset_out                                                                                                                                                                                 |               15 |             65 |         4.33 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                       | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_reset_out                                                                                                                                                                                 |               19 |             68 |         3.58 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                               |               27 |             69 |         2.56 |
|  network_clock_i/clk_wiz_0/inst/clk_out4                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/enb                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |               21 |             72 |         3.43 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                        |                                                                                                                                                                                                                                                              |               11 |             76 |         6.91 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                              |               10 |             80 |         8.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                              |               10 |             80 |         8.00 |
|  network_clock_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |               26 |             85 |         3.27 |
|  network_clock_i/clk_wiz_0/inst/clk_out4                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/sync_stats_reset/sync_rst1                                                                                                                                                                   |               23 |             86 |         3.74 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                              |               11 |             88 |         8.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                                                              |               11 |             88 |         8.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                 |                                                                                                                                                                                                                                                              |               12 |             96 |         8.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out4                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                                               |                                                                                                                                                                                                                                                              |               40 |             96 |         2.40 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/rx_enable                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |               23 |            103 |         4.48 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                            |                                                                                                                                                                                                                                                              |               13 |            104 |         8.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                            |                                                                                                                                                                                                                                                              |               13 |            104 |         8.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                            |                                                                                                                                                                                                                                                              |               13 |            104 |         8.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     | network_clock_i/axi_ethernet_0/inst/mac/inst/rx_enable                                                                                                                                                                                                                               | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_reset_out                                                                                                                                                                                 |               46 |            125 |         2.72 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               55 |            128 |         2.33 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                              |               16 |            128 |         8.00 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_data_en             |                                                                                                                                                                                                                                                              |               34 |            128 |         3.76 |
|  network_clock_i/clk_wiz_0/inst/clk_out4                                                     | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/stats_block.statistics_counters/WE                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |               32 |            128 |         4.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_valid_i_reg[0]                                                                                                         |                                                                                                                                                                                                                                                              |               42 |            130 |         3.10 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     |                                                                                                                                                                                                                                                              |               42 |            130 |         3.10 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                              |               49 |            130 |         2.65 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                              |               53 |            130 |         2.45 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                             |                                                                                                                                                                                                                                                              |               28 |            131 |         4.68 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                              |               35 |            131 |         3.74 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                              |               34 |            131 |         3.85 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                              |               29 |            131 |         4.52 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                              |               52 |            144 |         2.77 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                              |               42 |            144 |         3.43 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                              |               35 |            144 |         4.11 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                         |                                                                                                                                                                                                                                                              |               38 |            144 |         3.79 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/tx_reset_out                                                                                                                                                                                 |               46 |            147 |         3.20 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |               44 |            162 |         3.68 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |               51 |            175 |         3.43 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                              |               22 |            176 |         8.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                             | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               59 |            182 |         3.08 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk | network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                  |                                                                                                                                                                                                                                                              |               24 |            192 |         8.00 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_clk_0                     |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |               58 |            195 |         3.36 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                              |               25 |            200 |         8.00 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                             | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               95 |            252 |         2.65 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |              104 |            258 |         2.48 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                |               49 |            287 |         5.86 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     | network_clock_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                            |                                                                                                                                                                                                                                                              |              131 |            356 |         2.72 |
|  network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_rx_clk_0                     |                                                                                                                                                                                                                                                                                      | network_clock_i/axi_ethernet_0/inst/mac/inst/bd_ae0d_mac_0_core/rx_reset_out                                                                                                                                                                                 |               85 |            388 |         4.56 |
|  network_clock_i/clk_wiz_0/inst/clk_out4                                                     |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |               80 |            398 |         4.97 |
|  network_clock_i/clk_wiz_0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |              251 |            710 |         2.83 |
|  network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/clk |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |              496 |           1722 |         3.47 |
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


