{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701503657603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701503657603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 15:54:17 2023 " "Processing started: Sat Dec 02 15:54:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701503657603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701503657603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SD -c SD " "Command: quartus_map --read_settings_files=on --write_settings_files=off SD -c SD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701503657603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1701503657759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SD " "Found entity 1: SD" {  } { { "SD.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_1/SD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701503657791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701503657791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SD " "Elaborating entity \"SD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701503657791 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/dff_1.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/dff_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_1 " "Found entity 1: DFF_1" {  } { { "dff_1.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_1/ntuee_logicdesign_lib/elements/dff_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701503657806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701503657806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_1 DFF_1:inst2 " "Elaborating entity \"DFF_1\" for hierarchy \"DFF_1:inst2\"" {  } { { "SD.bdf" "inst2" { Schematic "C:/altera/13.1/Lab2/Lab2_1/SD.bdf" { { 96 656 752 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701503657806 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/or_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/or_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or_2.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_1/ntuee_logicdesign_lib/elements/or_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701503657806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701503657806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 or_2:inst23 " "Elaborating entity \"or_2\" for hierarchy \"or_2:inst23\"" {  } { { "SD.bdf" "inst23" { Schematic "C:/altera/13.1/Lab2/Lab2_1/SD.bdf" { { 40 440 536 136 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701503657806 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/and_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/and_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and_2.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_1/ntuee_logicdesign_lib/elements/and_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701503657806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701503657806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2 and_2:inst8 " "Elaborating entity \"and_2\" for hierarchy \"and_2:inst8\"" {  } { { "SD.bdf" "inst8" { Schematic "C:/altera/13.1/Lab2/Lab2_1/SD.bdf" { { -16 208 304 80 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701503657806 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/not_1.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/not_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 not_1 " "Found entity 1: not_1" {  } { { "not_1.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_1/ntuee_logicdesign_lib/elements/not_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701503657822 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701503657822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_1 not_1:inst " "Elaborating entity \"not_1\" for hierarchy \"not_1:inst\"" {  } { { "SD.bdf" "inst" { Schematic "C:/altera/13.1/Lab2/Lab2_1/SD.bdf" { { 560 232 328 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701503657822 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/and_3.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/and_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "and_3.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_1/ntuee_logicdesign_lib/elements/and_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701503657822 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701503657822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_3 and_3:inst26 " "Elaborating entity \"and_3\" for hierarchy \"and_3:inst26\"" {  } { { "SD.bdf" "inst26" { Schematic "C:/altera/13.1/Lab2/Lab2_1/SD.bdf" { { 416 144 240 512 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701503657822 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/or_3.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/or_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_3 " "Found entity 1: or_3" {  } { { "or_3.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_1/ntuee_logicdesign_lib/elements/or_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701503657822 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701503657822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_3 or_3:inst24 " "Elaborating entity \"or_3\" for hierarchy \"or_3:inst24\"" {  } { { "SD.bdf" "inst24" { Schematic "C:/altera/13.1/Lab2/Lab2_1/SD.bdf" { { 224 440 536 320 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701503657822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1701503658166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701503658298 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701503658298 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701503658314 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701503658314 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701503658314 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701503658314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "395 " "Peak virtual memory: 395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701503658330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 15:54:18 2023 " "Processing ended: Sat Dec 02 15:54:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701503658330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701503658330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701503658330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701503658330 ""}
