Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_filter_tb_behav xil_defaultlib.fir_filter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'previous_tap_in' [D:/Vivado_projects/Fir_filter/Fir_filter.srcs/sources_1/new/fir_filter.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.fir_tap(IS_HEAD_TAP=1'b1)
Compiling module xil_defaultlib.fir_tap(IS_HEAD_TAP=1'b0)
Compiling module xil_defaultlib.fir_tap_default
Compiling module xil_defaultlib.fir_filter_default
Compiling module xil_defaultlib.fir_filter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_filter_tb_behav
