cocci_test_suite() {
	void __iomem *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c 95 */;
	struct msm_dsi_dphy_timing *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c 94 */;
	const u32 cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c 92 */;
	u32 cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c 91 */;
	struct msm_dsi_phy_clk_request *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c 88 */;
	int cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c 87 */;
	u8 cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c 42 */[];
	const struct msm_dsi_phy_cfg cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c 230 */;
	bool cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c 22 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c 199 */;
	struct msm_dsi_phy *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c 193 */;
	void cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c 193 */;
}
