// Seed: 3725819808
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  logic [7:0] id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15 = id_15;
  assign id_5[1'h0] = 1;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output wand id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    input  wand id_4,
    input  tri0 id_5
);
  assign id_1 = 1'h0;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
