strict digraph "compose( ,  )" {
	node [label="\N"];
	"208:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5d273edc10>",
		fillcolor=turquoise,
		label="208:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"Leaf_207:AL"	 [def_var="['pacc']",
		label="Leaf_207:AL"];
	"208:BL" -> "Leaf_207:AL"	 [cond="[]",
		lineno=None];
	"169:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d273c4550>",
		def_var="['br']",
		fillcolor=deepskyblue,
		label="169:AS
br[0] = ibr[0] & ~bg[0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ibr', 'bg']"];
	"284:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d276e0990>",
		def_var="['acc2']",
		fillcolor=deepskyblue,
		label="284:AS
acc2 = accx[2];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['accx']"];
	"186:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d273e9910>",
		def_var="['paccx']",
		fillcolor=deepskyblue,
		label="186:AS
paccx = pacc[sel];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['pacc', 'sel']"];
	"Leaf_207:AL" -> "186:AS";
	"203:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d273eda90>",
		def_var="['accTran']",
		fillcolor=deepskyblue,
		label="203:AS
accTran = pacc[sel] != acc[23:12];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['pacc', 'sel', 'acc']"];
	"Leaf_207:AL" -> "203:AS";
	"212:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d273eb590>",
		fillcolor=springgreen,
		label="212:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"213:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273eb750>",
		fillcolor=firebrick,
		label="213:NS
pacc[sel] <= acc[23:12];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273eb750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"212:IF" -> "213:NS"	 [cond="['cnt']",
		label="(cnt < 8'd4)",
		lineno=212];
	"u2.64:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d27af6e10>",
		fillcolor=springgreen,
		label="u2.64:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"u2.66:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5d27af6d90>",
		fillcolor=turquoise,
		label="u2.66:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"u2.64:IF" -> "u2.66:BL"	 [cond="['e']",
		label="!((!e))",
		lineno=64];
	"u2.65:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d27af6dd0>",
		fillcolor=firebrick,
		label="u2.65:NS
z <= { WID{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d27af6dd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"u2.64:IF" -> "u2.65:NS"	 [cond="['e']",
		label="(!e)",
		lineno=64];
	"Leaf_188:AL"	 [def_var="['pxacc']",
		label="Leaf_188:AL"];
	"190:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d273e9ed0>",
		def_var="['pxacc23']",
		fillcolor=deepskyblue,
		label="190:AS
pxacc23 = pxacc[23];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['pxacc']"];
	"Leaf_188:AL" -> "190:AS";
	"u3.64:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d27af6e10>",
		fillcolor=springgreen,
		label="u3.64:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"u3.65:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d27af6dd0>",
		fillcolor=firebrick,
		label="u3.65:NS
z <= { WID{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d27af6dd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"u3.64:IF" -> "u3.65:NS"	 [cond="['e']",
		label="(!e)",
		lineno=64];
	"u3.66:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5d27af6d90>",
		fillcolor=turquoise,
		label="u3.66:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"u3.64:IF" -> "u3.66:BL"	 [cond="['e']",
		label="!((!e))",
		lineno=64];
	"u2.71:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e6d0>",
		fillcolor=firebrick,
		label="u2.71:NS
z <= i3;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e6d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"u2.Leaf_63:AL"	 [def_var="['z']",
		label="u2.Leaf_63:AL"];
	"u2.71:NS" -> "u2.Leaf_63:AL"	 [cond="[]",
		lineno=None];
	"188:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5d273e9990>",
		clk_sens=False,
		fillcolor=gold,
		label="188:AL",
		sens="['sel']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['sel', 'accx']"];
	"189:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e9c50>",
		fillcolor=firebrick,
		label="189:NS
pxacc <= accx[sel - 1];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e9c50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"188:AL" -> "189:NS"	 [cond="[]",
		lineno=None];
	"u3.67:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f5d2742e490>",
		fillcolor=linen,
		label="u3.67:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"u3.68:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5d276c3fd0>",
		fillcolor=lightcyan,
		label="u3.68:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"u3.67:CS" -> "u3.68:CA"	 [cond="['s']",
		label=s,
		lineno=67];
	"u3.70:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5d2742e3d0>",
		fillcolor=lightcyan,
		label="u3.70:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"u3.67:CS" -> "u3.70:CA"	 [cond="['s']",
		label=s,
		lineno=67];
	"u3.71:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5d2742e5d0>",
		fillcolor=lightcyan,
		label="u3.71:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"u3.67:CS" -> "u3.71:CA"	 [cond="['s']",
		label=s,
		lineno=67];
	"u3.69:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5d2742e210>",
		fillcolor=lightcyan,
		label="u3.69:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"u3.67:CS" -> "u3.69:CA"	 [cond="['s']",
		label=s,
		lineno=67];
	"261:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276de610>",
		fillcolor=firebrick,
		label="261:NS
accx[sel] <= acc + freqx;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276de610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_251:AL"	 [def_var="['accx']",
		label="Leaf_251:AL"];
	"261:NS" -> "Leaf_251:AL"	 [cond="[]",
		lineno=None];
	"170:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d273c48d0>",
		def_var="['br']",
		fillcolor=deepskyblue,
		label="170:AS
br[1] = ibr[1] & ~bg[1];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ibr', 'bg']"];
	"219:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d273ebf90>",
		fillcolor=springgreen,
		label="219:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"223:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d273e70d0>",
		fillcolor=springgreen,
		label="223:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"219:IF" -> "223:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=219];
	"219:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5d273eb4d0>",
		fillcolor=turquoise,
		label="219:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"219:IF" -> "219:BL"	 [cond="['rst']",
		label=rst,
		lineno=219];
	"189:NS" -> "Leaf_188:AL"	 [cond="[]",
		lineno=None];
	"235:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d273e7ad0>",
		fillcolor=springgreen,
		label="235:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"236:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e7a90>",
		fillcolor=firebrick,
		label="236:NS
ibr[sel] <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e7a90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"235:IF" -> "236:NS"	 [cond="['accTran', 'vtx']",
		label="(accTran & vtx[4])",
		lineno=235];
	"240:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e7c90>",
		fillcolor=firebrick,
		label="240:NS
ibr[bgn] <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e7c90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"235:IF" -> "240:NS"	 [cond="['accTran', 'vtx']",
		label="!((accTran & vtx[4]))",
		lineno=235];
	"u4.119:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d277fa090>",
		def_var="['o4']",
		fillcolor=deepskyblue,
		label="u4.119:AS
o4 = (s[1])? b : { WID{ 1'b1 } };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['s', 'b']"];
	"u4.122:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d277fa750>",
		def_var="['o']",
		fillcolor=deepskyblue,
		label="u4.122:AS
o = o1 & o2 & o3 & o4 & o5;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['o1', 'o2', 'o3', 'o4', 'o5']"];
	"u4.119:AS" -> "u4.122:AS";
	"Leaf_228:AL"	 [def_var="['ibr']",
		label="Leaf_228:AL"];
	"236:NS" -> "Leaf_228:AL"	 [cond="[]",
		lineno=None];
	"185:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d273e9610>",
		def_var="['lfsrx']",
		fillcolor=deepskyblue,
		label="185:AS
lfsrx = lfsr[sel];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['lfsr', 'sel']"];
	"276:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d276dab10>",
		def_var="['outputN']",
		fillcolor=deepskyblue,
		label="276:AS
outputN = lfsrx[11:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['lfsrx']"];
	"185:AS" -> "276:AS";
	"245:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5d273e7850>",
		clk_sens=True,
		fillcolor=gold,
		label="245:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['acc', 'cnt', 'paccx', 'lfsrx']"];
	"185:AS" -> "245:AL";
	"u4.116:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d27806650>",
		def_var="['o1']",
		fillcolor=deepskyblue,
		label="u4.116:AS
o1 = (s[4])? e : { WID{ 1'b1 } };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['s', 'e']"];
	"u4.116:AS" -> "u4.122:AS";
	"u3.68:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e0d0>",
		fillcolor=firebrick,
		label="u3.68:NS
z <= i0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e0d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"u3.Leaf_63:AL"	 [def_var="['z']",
		label="u3.Leaf_63:AL"];
	"u3.68:NS" -> "u3.Leaf_63:AL"	 [cond="[]",
		lineno=None];
	"224:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e7210>",
		fillcolor=firebrick,
		label="224:NS
outputW[bgn] <= wave;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e7210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_218:AL"	 [def_var="['outputW']",
		label="Leaf_218:AL"];
	"224:NS" -> "Leaf_218:AL"	 [cond="[]",
		lineno=None];
	"240:NS" -> "Leaf_228:AL"	 [cond="[]",
		lineno=None];
	"232:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d273e7690>",
		fillcolor=springgreen,
		label="232:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"232:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5d273e76d0>",
		fillcolor=turquoise,
		label="232:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"232:IF" -> "232:BL"	 [cond="['cnt']",
		label="(cnt < 8'd4)",
		lineno=232];
	"256:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5d276d1e90>",
		fillcolor=turquoise,
		label="256:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"257:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d276de5d0>",
		fillcolor=springgreen,
		label="257:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"256:BL" -> "257:IF"	 [cond="[]",
		lineno=None];
	"228:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5d273e7250>",
		clk_sens=True,
		fillcolor=gold,
		label="228:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'vtx', 'cnt', 'accTran']"];
	"u3.Leaf_63:AL" -> "228:AL";
	"280:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d276e0450>",
		def_var="['o']",
		fillcolor=deepskyblue,
		label="280:AS
o = out;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['out']"];
	"u4.122:AS" -> "280:AS";
	"264:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276de790>",
		fillcolor=firebrick,
		label="264:NS
accx[sel] <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276de790>]",
		style=filled,
		typ=NonblockingSubstitution];
	"264:NS" -> "Leaf_251:AL"	 [cond="[]",
		lineno=None];
	"195:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d273ed250>",
		fillcolor=springgreen,
		label="195:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"196:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273ed390>",
		fillcolor=firebrick,
		label="196:NS
pxacc23x[sel] <= pxacc23;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273ed390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"195:IF" -> "196:NS"	 [cond="['cnt']",
		label="(cnt < 8'd4)",
		lineno=195];
	"194:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5d273ed110>",
		clk_sens=True,
		fillcolor=gold,
		label="194:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['cnt', 'pxacc23']"];
	"194:AL" -> "195:IF"	 [cond="[]",
		lineno=None];
	"u2.67:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f5d2742e490>",
		fillcolor=linen,
		label="u2.67:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"u2.66:BL" -> "u2.67:CS"	 [cond="[]",
		lineno=None];
	"207:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5d273edc90>",
		clk_sens=True,
		fillcolor=gold,
		label="207:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'acc', 'cnt']"];
	"208:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d273eb410>",
		fillcolor=springgreen,
		label="208:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"207:AL" -> "208:IF"	 [cond="[]",
		lineno=None];
	"u3.69:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e310>",
		fillcolor=firebrick,
		label="u3.69:NS
z <= i1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e310>]",
		style=filled,
		typ=NonblockingSubstitution];
	"u3.69:NS" -> "u3.Leaf_63:AL"	 [cond="[]",
		lineno=None];
	"u1.66:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5d27af6d90>",
		fillcolor=turquoise,
		label="u1.66:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"u1.67:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f5d2742e490>",
		fillcolor=linen,
		label="u1.67:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"u1.66:BL" -> "u1.67:CS"	 [cond="[]",
		lineno=None];
	"Leaf_228:AL" -> "169:AS";
	"Leaf_228:AL" -> "170:AS";
	"172:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d273c4fd0>",
		def_var="['br']",
		fillcolor=deepskyblue,
		label="172:AS
br[3] = ibr[3] & ~bg[3];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ibr', 'bg']"];
	"Leaf_228:AL" -> "172:AS";
	"171:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d273c4c50>",
		def_var="['br']",
		fillcolor=deepskyblue,
		label="171:AS
br[2] = ibr[2] & ~bg[2];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ibr', 'bg']"];
	"Leaf_228:AL" -> "171:AS";
	"u2.69:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5d2742e210>",
		fillcolor=lightcyan,
		label="u2.69:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"u2.69:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e310>",
		fillcolor=firebrick,
		label="u2.69:NS
z <= i1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e310>]",
		style=filled,
		typ=NonblockingSubstitution];
	"u2.69:CA" -> "u2.69:NS"	 [cond="[]",
		lineno=None];
	"u1.69:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e310>",
		fillcolor=firebrick,
		label="u1.69:NS
z <= i1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e310>]",
		style=filled,
		typ=NonblockingSubstitution];
	"u1.Leaf_63:AL"	 [def_var="['z']",
		label="u1.Leaf_63:AL"];
	"u1.69:NS" -> "u1.Leaf_63:AL"	 [cond="[]",
		lineno=None];
	"269:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d276dea50>",
		def_var="['msb']",
		fillcolor=deepskyblue,
		label="269:AS
msb = (ringmod[sel])? acc[23] ^ pxacc23 : acc[23];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ringmod', 'sel', 'acc', 'pxacc23', 'acc']"];
	"270:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5d276dead0>",
		clk_sens=False,
		fillcolor=gold,
		label="270:AL",
		sens="['acc', 'msb']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['acc', 'msb']"];
	"269:AS" -> "270:AL";
	"177:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273c1410>",
		fillcolor=firebrick,
		label="177:NS
acc <= accx[sel];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273c1410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_176:AL"	 [def_var="['acc']",
		label="Leaf_176:AL"];
	"177:NS" -> "Leaf_176:AL"	 [cond="[]",
		lineno=None];
	"u2.70:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5d2742e3d0>",
		fillcolor=lightcyan,
		label="u2.70:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"u2.70:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e4d0>",
		fillcolor=firebrick,
		label="u2.70:NS
z <= i2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"u2.70:CA" -> "u2.70:NS"	 [cond="[]",
		lineno=None];
	"257:IF" -> "264:NS"	 [cond="['test', 'sel']",
		label="!((~test[sel]))",
		lineno=257];
	"257:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5d276de0d0>",
		fillcolor=turquoise,
		label="257:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"257:IF" -> "257:BL"	 [cond="['test', 'sel']",
		label="(~test[sel])",
		lineno=257];
	"u4.117:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d27806990>",
		def_var="['o2']",
		fillcolor=deepskyblue,
		label="u4.117:AS
o2 = (s[3])? d : { WID{ 1'b1 } };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['s', 'd']"];
	"276:AS" -> "u4.117:AS";
	"190:AS" -> "194:AL";
	"190:AS" -> "269:AS";
	"198:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d273ed710>",
		def_var="['synca']",
		fillcolor=deepskyblue,
		label="198:AS
synca = ~pxacc23x[sel] & pxacc23 & sync[sel];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['pxacc23x', 'sel', 'pxacc23', 'sync', 'sel']"];
	"190:AS" -> "198:AS";
	"u4.118:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d27806cd0>",
		def_var="['o3']",
		fillcolor=deepskyblue,
		label="u4.118:AS
o3 = (s[2])? c : { WID{ 1'b1 } };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['s', 'c']"];
	"u4.118:AS" -> "u4.122:AS";
	"Leaf_194:AL"	 [def_var="['pxacc23x']",
		label="Leaf_194:AL"];
	"Leaf_194:AL" -> "198:AS";
	"u1.70:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5d2742e3d0>",
		fillcolor=lightcyan,
		label="u1.70:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"u1.70:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e4d0>",
		fillcolor=firebrick,
		label="u1.70:NS
z <= i2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"u1.70:CA" -> "u1.70:NS"	 [cond="[]",
		lineno=None];
	"246:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d276d1050>",
		fillcolor=springgreen,
		label="246:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"245:AL" -> "246:IF"	 [cond="[]",
		lineno=None];
	"u3.71:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e6d0>",
		fillcolor=firebrick,
		label="u3.71:NS
z <= i3;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e6d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"u3.71:NS" -> "u3.Leaf_63:AL"	 [cond="[]",
		lineno=None];
	"u2.68:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e0d0>",
		fillcolor=firebrick,
		label="u2.68:NS
z <= i0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e0d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"u2.68:NS" -> "u2.Leaf_63:AL"	 [cond="[]",
		lineno=None];
	"271:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276def10>",
		fillcolor=firebrick,
		label="271:NS
outputT <= (msb)? ~acc[22:11] : acc[22:11];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276def10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_270:AL"	 [def_var="['outputT']",
		label="Leaf_270:AL"];
	"271:NS" -> "Leaf_270:AL"	 [cond="[]",
		lineno=None];
	"275:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d276da7d0>",
		def_var="['outputS']",
		fillcolor=deepskyblue,
		label="275:AS
outputS = acc[23:12];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['acc']"];
	"275:AS" -> "u4.119:AS";
	"Leaf_251:AL" -> "284:AS";
	"Leaf_251:AL" -> "188:AL";
	"283:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d276e07d0>",
		def_var="['acc1']",
		fillcolor=deepskyblue,
		label="283:AS
acc1 = accx[1];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['accx']"];
	"Leaf_251:AL" -> "283:AS";
	"285:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d276e0b50>",
		def_var="['acc3']",
		fillcolor=deepskyblue,
		label="285:AS
acc3 = accx[3];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['accx']"];
	"Leaf_251:AL" -> "285:AS";
	"176:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5d273c11d0>",
		clk_sens=False,
		fillcolor=gold,
		label="176:AL",
		sens="['sel']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['sel', 'accx']"];
	"Leaf_251:AL" -> "176:AL";
	"282:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d276e0610>",
		def_var="['acc0']",
		fillcolor=deepskyblue,
		label="282:AS
acc0 = accx[0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['accx']"];
	"Leaf_251:AL" -> "282:AS";
	"223:IF" -> "224:NS"	 [cond="['ack']",
		label=ack,
		lineno=223];
	"u1.63:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5d27bb7810>",
		clk_sens=False,
		fillcolor=gold,
		label="u1.63:AL",
		sens="['e', 's', 'i0', 'i1', 'i2', 'i3']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['e', 'i1', 'i0', 'i3', 'i2', 's']"];
	"u1.64:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d27af6e10>",
		fillcolor=springgreen,
		label="u1.64:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"u1.63:AL" -> "u1.64:IF"	 [cond="[]",
		lineno=None];
	"251:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5d276d1610>",
		clk_sens=True,
		fillcolor=gold,
		label="251:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['acc', 'cnt', 'freqx', 'test', 'rst', 'sel', 'synca']"];
	"u1.Leaf_63:AL" -> "251:AL";
	"165:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d27803c90>",
		def_var="['sel']",
		fillcolor=deepskyblue,
		label="165:AS
sel = cnt[1:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['cnt']"];
	"165:AS" -> "188:AL";
	"165:AS" -> "185:AS";
	"165:AS" -> "269:AS";
	"165:AS" -> "176:AL";
	"165:AS" -> "186:AS";
	"165:AS" -> "203:AS";
	"165:AS" -> "198:AS";
	"165:AS" -> "251:AL";
	"u1.67:CS" -> "u1.70:CA"	 [cond="['s']",
		label=s,
		lineno=67];
	"u1.71:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5d2742e5d0>",
		fillcolor=lightcyan,
		label="u1.71:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"u1.67:CS" -> "u1.71:CA"	 [cond="['s']",
		label=s,
		lineno=67];
	"u1.68:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5d276c3fd0>",
		fillcolor=lightcyan,
		label="u1.68:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"u1.67:CS" -> "u1.68:CA"	 [cond="['s']",
		label=s,
		lineno=67];
	"u1.69:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5d2742e210>",
		fillcolor=lightcyan,
		label="u1.69:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"u1.67:CS" -> "u1.69:CA"	 [cond="['s']",
		label=s,
		lineno=67];
	"196:NS" -> "Leaf_194:AL"	 [cond="[]",
		lineno=None];
	"270:AL" -> "271:NS"	 [cond="[]",
		lineno=None];
	"u1.71:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e6d0>",
		fillcolor=firebrick,
		label="u1.71:NS
z <= i3;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e6d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"u1.71:CA" -> "u1.71:NS"	 [cond="[]",
		lineno=None];
	"274:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d276da450>",
		def_var="['outputP']",
		fillcolor=deepskyblue,
		label="274:AS
outputP = { 12{ acc[23:12] < pwx } };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['acc', 'pwx']"];
	"u2.Leaf_63:AL" -> "274:AS";
	"u4.120:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d277fa410>",
		def_var="['o5']",
		fillcolor=deepskyblue,
		label="u4.120:AS
o5 = (s[0])? a : { WID{ 1'b1 } };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['s', 'a']"];
	"Leaf_270:AL" -> "u4.120:AS";
	"259:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276de390>",
		fillcolor=firebrick,
		label="259:NS
accx[sel] <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276de390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"259:NS" -> "Leaf_251:AL"	 [cond="[]",
		lineno=None];
	"u1.68:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e0d0>",
		fillcolor=firebrick,
		label="u1.68:NS
z <= i0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e0d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"u1.68:CA" -> "u1.68:NS"	 [cond="[]",
		lineno=None];
	"u2.68:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5d276c3fd0>",
		fillcolor=lightcyan,
		label="u2.68:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"u2.68:CA" -> "u2.68:NS"	 [cond="[]",
		lineno=None];
	"229:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5d273e7450>",
		fillcolor=turquoise,
		label="229:BL
ibr <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d273e7490>]",
		style=filled,
		typ=Block];
	"229:BL" -> "Leaf_228:AL"	 [cond="[]",
		lineno=None];
	"u3.68:CA" -> "u3.68:NS"	 [cond="[]",
		lineno=None];
	"u3.65:NS" -> "u3.Leaf_63:AL"	 [cond="[]",
		lineno=None];
	"218:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5d273eb790>",
		clk_sens=True,
		fillcolor=gold,
		label="218:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ack', 'rst', 'wave']"];
	"218:AL" -> "219:IF"	 [cond="[]",
		lineno=None];
	"229:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d273e7510>",
		fillcolor=springgreen,
		label="229:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"228:AL" -> "229:IF"	 [cond="[]",
		lineno=None];
	"256:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d276d1e50>",
		fillcolor=springgreen,
		label="256:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"256:IF" -> "256:BL"	 [cond="['cnt']",
		label="(cnt < 8'd4)",
		lineno=256];
	"258:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d276de450>",
		fillcolor=springgreen,
		label="258:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"258:IF" -> "261:NS"	 [cond="['synca']",
		label="!(synca)",
		lineno=258];
	"258:IF" -> "259:NS"	 [cond="['synca']",
		label=synca,
		lineno=258];
	"247:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276d1590>",
		fillcolor=firebrick,
		label="247:NS
lfsr[sel] <= { lfsrx[21:0], ~(lfsrx[22] ^ lfsrx[17]) };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d276d1590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"246:IF" -> "247:NS"	 [cond="['cnt', 'paccx', 'acc']",
		label="((cnt < 8'd4) && (paccx[2] != acc[18]))",
		lineno=246];
	"u1.64:IF" -> "u1.66:BL"	 [cond="['e']",
		label="!((!e))",
		lineno=64];
	"u1.65:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d27af6dd0>",
		fillcolor=firebrick,
		label="u1.65:NS
z <= { WID{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d27af6dd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"u1.64:IF" -> "u1.65:NS"	 [cond="['e']",
		label="(!e)",
		lineno=64];
	"u3.63:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5d27bb7810>",
		clk_sens=False,
		fillcolor=gold,
		label="u3.63:AL",
		sens="['e', 's', 'i0', 'i1', 'i2', 'i3']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['e', 'i1', 'i0', 'i3', 'i2', 's']"];
	"u3.63:AL" -> "u3.64:IF"	 [cond="[]",
		lineno=None];
	"u1.65:NS" -> "u1.Leaf_63:AL"	 [cond="[]",
		lineno=None];
	"252:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d276d1d50>",
		fillcolor=springgreen,
		label="252:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"252:IF" -> "256:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=252];
	"252:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5d276d1290>",
		fillcolor=turquoise,
		label="252:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"252:IF" -> "252:BL"	 [cond="['rst']",
		label=rst,
		lineno=252];
	"u1.71:NS" -> "u1.Leaf_63:AL"	 [cond="[]",
		lineno=None];
	"176:AL" -> "177:NS"	 [cond="[]",
		lineno=None];
	"u4.120:AS" -> "u4.122:AS";
	"274:AS" -> "u4.118:AS";
	"Leaf_245:AL"	 [def_var="['lfsr']",
		label="Leaf_245:AL"];
	"Leaf_245:AL" -> "185:AS";
	"u3.70:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e4d0>",
		fillcolor=firebrick,
		label="u3.70:NS
z <= i2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2742e4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"u3.70:NS" -> "u3.Leaf_63:AL"	 [cond="[]",
		lineno=None];
	"257:BL" -> "258:IF"	 [cond="[]",
		lineno=None];
	"u2.71:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5d2742e5d0>",
		fillcolor=lightcyan,
		label="u2.71:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"u2.71:CA" -> "u2.71:NS"	 [cond="[]",
		lineno=None];
	"186:AS" -> "245:AL";
	"219:BL" -> "Leaf_218:AL"	 [cond="[]",
		lineno=None];
	"252:BL" -> "Leaf_251:AL"	 [cond="[]",
		lineno=None];
	"232:BL" -> "235:IF"	 [cond="[]",
		lineno=None];
	"Leaf_176:AL" -> "207:AL";
	"Leaf_176:AL" -> "269:AS";
	"Leaf_176:AL" -> "245:AL";
	"Leaf_176:AL" -> "275:AS";
	"Leaf_176:AL" -> "270:AL";
	"Leaf_176:AL" -> "274:AS";
	"Leaf_176:AL" -> "203:AS";
	"Leaf_176:AL" -> "251:AL";
	"u2.70:NS" -> "u2.Leaf_63:AL"	 [cond="[]",
		lineno=None];
	"u2.69:NS" -> "u2.Leaf_63:AL"	 [cond="[]",
		lineno=None];
	"u1.69:CA" -> "u1.69:NS"	 [cond="[]",
		lineno=None];
	"u1.70:NS" -> "u1.Leaf_63:AL"	 [cond="[]",
		lineno=None];
	"u3.70:CA" -> "u3.70:NS"	 [cond="[]",
		lineno=None];
	"u3.71:CA" -> "u3.71:NS"	 [cond="[]",
		lineno=None];
	"247:NS" -> "Leaf_245:AL"	 [cond="[]",
		lineno=None];
	"203:AS" -> "228:AL";
	"u2.67:CS" -> "u2.69:CA"	 [cond="['s']",
		label=s,
		lineno=67];
	"u2.67:CS" -> "u2.70:CA"	 [cond="['s']",
		label=s,
		lineno=67];
	"u2.67:CS" -> "u2.68:CA"	 [cond="['s']",
		label=s,
		lineno=67];
	"u2.67:CS" -> "u2.71:CA"	 [cond="['s']",
		label=s,
		lineno=67];
	"208:IF" -> "208:BL"	 [cond="['rst']",
		label=rst,
		lineno=208];
	"208:IF" -> "212:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=208];
	"u1.68:NS" -> "u1.Leaf_63:AL"	 [cond="[]",
		lineno=None];
	"198:AS" -> "251:AL";
	"u4.117:AS" -> "u4.122:AS";
	"251:AL" -> "252:IF"	 [cond="[]",
		lineno=None];
	"u3.69:CA" -> "u3.69:NS"	 [cond="[]",
		lineno=None];
	"229:IF" -> "232:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=229];
	"229:IF" -> "229:BL"	 [cond="['rst']",
		label=rst,
		lineno=229];
	"Leaf_218:AL" -> "u4.116:AS";
	"u2.65:NS" -> "u2.Leaf_63:AL"	 [cond="[]",
		lineno=None];
	"u3.66:BL" -> "u3.67:CS"	 [cond="[]",
		lineno=None];
	"213:NS" -> "Leaf_207:AL"	 [cond="[]",
		lineno=None];
	"u2.63:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5d27bb7810>",
		clk_sens=False,
		fillcolor=gold,
		label="u2.63:AL",
		sens="['e', 's', 'i0', 'i1', 'i2', 'i3']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['e', 'i1', 'i0', 'i3', 'i2', 's']"];
	"u2.63:AL" -> "u2.64:IF"	 [cond="[]",
		lineno=None];
}
