vsim -gui work.processor
add wave -position insertpoint  \
sim:/processor/CLK \
sim:/processor/Register_RST \
sim:/processor/Interrupt
add wave -position insertpoint  \
sim:/processor/Register1_OUTPUT \
sim:/processor/Enable_Reg1_Decode_out \
sim:/processor/Enable_Reg2_Decode_out \
sim:/processor/IR1_FD_out \
sim:/processor/IR2_FD_out \
sim:/processor/ALU1_Operand1_Decode_out \
sim:/processor/ALU1_Operand2_Decode_out 
mem load -i E:/Projects/VHDL/Pipelined-Processor/Output.mem /processor/Fetch_Stage/Instruction_Memory/instruction_memory
force -freeze sim:/processor/CLK 0 0, 1 {50 ps} -r 100
force -freeze sim:/processor/Register_RST 1 0
run
force -freeze sim:/processor/Register_RST 0 0