{"vcs1":{"timestamp_begin":1684349264.359165970, "rt":1.43, "ut":0.38, "st":0.21}}
{"vcselab":{"timestamp_begin":1684349265.875632697, "rt":1.30, "ut":0.43, "st":0.16}}
{"link":{"timestamp_begin":1684349267.245244439, "rt":0.49, "ut":0.23, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684349263.718260693}
{"VCS_COMP_START_TIME": 1684349263.718260693}
{"VCS_COMP_END_TIME": 1684349270.044639530}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330608}}
{"stitch_vcselab": {"peak_mem": 211892}}
