/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* VBH */
#define VBH_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define VBH_0_INBUF_ENABLED 0u
#define VBH_0_INIT_DRIVESTATE 1u
#define VBH_0_INIT_MUXSEL 0u
#define VBH_0_INPUT_SYNC 2u
#define VBH_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define VBH_0_NUM 3u
#define VBH_0_PORT GPIO_PRT10
#define VBH_0_SLEWRATE CY_GPIO_SLEW_FAST
#define VBH_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define VBH_DRIVEMODE CY_GPIO_DM_ANALOG
#define VBH_INBUF_ENABLED 0u
#define VBH_INIT_DRIVESTATE 1u
#define VBH_INIT_MUXSEL 0u
#define VBH_INPUT_SYNC 2u
#define VBH_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define VBH_NUM 3u
#define VBH_PORT GPIO_PRT10
#define VBH_SLEWRATE CY_GPIO_SLEW_FAST
#define VBH_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* VBL */
#define VBL_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define VBL_0_INBUF_ENABLED 0u
#define VBL_0_INIT_DRIVESTATE 1u
#define VBL_0_INIT_MUXSEL 0u
#define VBL_0_INPUT_SYNC 2u
#define VBL_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define VBL_0_NUM 2u
#define VBL_0_PORT GPIO_PRT10
#define VBL_0_SLEWRATE CY_GPIO_SLEW_FAST
#define VBL_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define VBL_DRIVEMODE CY_GPIO_DM_ANALOG
#define VBL_INBUF_ENABLED 0u
#define VBL_INIT_DRIVESTATE 1u
#define VBL_INIT_MUXSEL 0u
#define VBL_INPUT_SYNC 2u
#define VBL_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define VBL_NUM 2u
#define VBL_PORT GPIO_PRT10
#define VBL_SLEWRATE CY_GPIO_SLEW_FAST
#define VBL_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* VCH */
#define VCH_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define VCH_0_INBUF_ENABLED 0u
#define VCH_0_INIT_DRIVESTATE 1u
#define VCH_0_INIT_MUXSEL 0u
#define VCH_0_INPUT_SYNC 2u
#define VCH_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define VCH_0_NUM 0u
#define VCH_0_PORT GPIO_PRT10
#define VCH_0_SLEWRATE CY_GPIO_SLEW_FAST
#define VCH_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define VCH_DRIVEMODE CY_GPIO_DM_ANALOG
#define VCH_INBUF_ENABLED 0u
#define VCH_INIT_DRIVESTATE 1u
#define VCH_INIT_MUXSEL 0u
#define VCH_INPUT_SYNC 2u
#define VCH_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define VCH_NUM 0u
#define VCH_PORT GPIO_PRT10
#define VCH_SLEWRATE CY_GPIO_SLEW_FAST
#define VCH_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* VCL */
#define VCL_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define VCL_0_INBUF_ENABLED 0u
#define VCL_0_INIT_DRIVESTATE 1u
#define VCL_0_INIT_MUXSEL 0u
#define VCL_0_INPUT_SYNC 2u
#define VCL_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define VCL_0_NUM 1u
#define VCL_0_PORT GPIO_PRT10
#define VCL_0_SLEWRATE CY_GPIO_SLEW_FAST
#define VCL_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define VCL_DRIVEMODE CY_GPIO_DM_ANALOG
#define VCL_INBUF_ENABLED 0u
#define VCL_INIT_DRIVESTATE 1u
#define VCL_INIT_MUXSEL 0u
#define VCL_INPUT_SYNC 2u
#define VCL_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define VCL_NUM 1u
#define VCL_PORT GPIO_PRT10
#define VCL_SLEWRATE CY_GPIO_SLEW_FAST
#define VCL_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* IDAC_IB */
#define IDAC_IB_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define IDAC_IB_0_INBUF_ENABLED 0u
#define IDAC_IB_0_INIT_DRIVESTATE 1u
#define IDAC_IB_0_INIT_MUXSEL 4u
#define IDAC_IB_0_INPUT_SYNC 2u
#define IDAC_IB_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define IDAC_IB_0_NUM 0u
#define IDAC_IB_0_PORT GPIO_PRT9
#define IDAC_IB_0_SLEWRATE CY_GPIO_SLEW_FAST
#define IDAC_IB_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define IDAC_IB_DRIVEMODE CY_GPIO_DM_ANALOG
#define IDAC_IB_INBUF_ENABLED 0u
#define IDAC_IB_INIT_DRIVESTATE 1u
#define IDAC_IB_INIT_MUXSEL 4u
#define IDAC_IB_INPUT_SYNC 2u
#define IDAC_IB_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define IDAC_IB_NUM 0u
#define IDAC_IB_PORT GPIO_PRT9
#define IDAC_IB_SLEWRATE CY_GPIO_SLEW_FAST
#define IDAC_IB_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_rx */
#define UART_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_0_INBUF_ENABLED 1u
#define UART_rx_0_INIT_DRIVESTATE 1u
#define UART_rx_0_INIT_MUXSEL 18u
#define UART_rx_0_INPUT_SYNC 2u
#define UART_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_0_NUM 0u
#define UART_rx_0_PORT GPIO_PRT5
#define UART_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_INBUF_ENABLED 1u
#define UART_rx_INIT_DRIVESTATE 1u
#define UART_rx_INIT_MUXSEL 18u
#define UART_rx_INPUT_SYNC 2u
#define UART_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_NUM 0u
#define UART_rx_PORT GPIO_PRT5
#define UART_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_tx */
#define UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_0_INBUF_ENABLED 0u
#define UART_tx_0_INIT_DRIVESTATE 1u
#define UART_tx_0_INIT_MUXSEL 18u
#define UART_tx_0_INPUT_SYNC 2u
#define UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_0_NUM 1u
#define UART_tx_0_PORT GPIO_PRT5
#define UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_INBUF_ENABLED 0u
#define UART_tx_INIT_DRIVESTATE 1u
#define UART_tx_INIT_MUXSEL 18u
#define UART_tx_INPUT_SYNC 2u
#define UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_NUM 1u
#define UART_tx_PORT GPIO_PRT5
#define UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* VDAC_VC */
#define VDAC_VC_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define VDAC_VC_0_INBUF_ENABLED 0u
#define VDAC_VC_0_INIT_DRIVESTATE 1u
#define VDAC_VC_0_INIT_MUXSEL 0u
#define VDAC_VC_0_INPUT_SYNC 2u
#define VDAC_VC_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define VDAC_VC_0_NUM 2u
#define VDAC_VC_0_PORT GPIO_PRT9
#define VDAC_VC_0_SLEWRATE CY_GPIO_SLEW_FAST
#define VDAC_VC_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define VDAC_VC_DRIVEMODE CY_GPIO_DM_ANALOG
#define VDAC_VC_INBUF_ENABLED 0u
#define VDAC_VC_INIT_DRIVESTATE 1u
#define VDAC_VC_INIT_MUXSEL 0u
#define VDAC_VC_INPUT_SYNC 2u
#define VDAC_VC_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define VDAC_VC_NUM 2u
#define VDAC_VC_PORT GPIO_PRT9
#define VDAC_VC_SLEWRATE CY_GPIO_SLEW_FAST
#define VDAC_VC_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
