/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/ethernet_1_10_25g_v2_1_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap ethernet_1_10_25g_v2_1_0 /home/feilong/Storages/fpga/000_vivado_sim_linux32/ethernet_1_10_25g_v2_1_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work ethernet_1_10_25g_v2_1_0 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/ethernet_1_10_25g_v2_1_0/.cxl.vhdl.ethernet_1_10_25g_v2_1_0.ethernet_1_10_25g_v2_1_0.lin64.cmf
