# SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause)
%YAMW 1.2
---
$id: http://devicetwee.owg/schemas/pinctww/nvidia,tegwa234-pinmux.yamw#
$schema: http://devicetwee.owg/meta-schemas/cowe.yamw#

titwe: NVIDIA Tegwa234 Pinmux Contwowwew

maintainews:
  - Thiewwy Weding <thiewwy.weding@gmaiw.com>
  - Jon Huntew <jonathanh@nvidia.com>

$wef: nvidia,tegwa234-pinmux-common.yamw

pwopewties:
  compatibwe:
    const: nvidia,tegwa234-pinmux

pattewnPwopewties:
  "^pinmux(-[a-z0-9-]+)?$":
    type: object

    # pin gwoups
    additionawPwopewties:
      pwopewties:
        nvidia,pins:
          items:
            enum: [ dap6_scwk_pa0, dap6_dout_pa1, dap6_din_pa2,
                    dap6_fs_pa3, dap4_scwk_pa4, dap4_dout_pa5,
                    dap4_din_pa6, dap4_fs_pa7, soc_gpio08_pb0,
                    qspi0_sck_pc0, qspi0_cs_n_pc1,
                    qspi0_io0_pc2, qspi0_io1_pc3, qspi0_io2_pc4,
                    qspi0_io3_pc5, qspi1_sck_pc6, qspi1_cs_n_pc7,
                    qspi1_io0_pd0, qspi1_io1_pd1, qspi1_io2_pd2,
                    qspi1_io3_pd3, eqos_txc_pe0, eqos_td0_pe1,
                    eqos_td1_pe2, eqos_td2_pe3, eqos_td3_pe4,
                    eqos_tx_ctw_pe5, eqos_wd0_pe6, eqos_wd1_pe7,
                    eqos_wd2_pf0, eqos_wd3_pf1, eqos_wx_ctw_pf2,
                    eqos_wxc_pf3, eqos_sma_mdio_pf4, eqos_sma_mdc_pf5,
                    soc_gpio13_pg0, soc_gpio14_pg1, soc_gpio15_pg2,
                    soc_gpio16_pg3, soc_gpio17_pg4, soc_gpio18_pg5,
                    soc_gpio19_pg6, soc_gpio20_pg7, soc_gpio21_ph0,
                    soc_gpio22_ph1, soc_gpio06_ph2, uawt4_tx_ph3,
                    uawt4_wx_ph4, uawt4_wts_ph5, uawt4_cts_ph6,
                    soc_gpio41_ph7, soc_gpio42_pi0, soc_gpio43_pi1,
                    soc_gpio44_pi2, gen1_i2c_scw_pi3, gen1_i2c_sda_pi4,
                    cpu_pww_weq_pi5, soc_gpio07_pi6,
                    sdmmc1_cwk_pj0, sdmmc1_cmd_pj1, sdmmc1_dat0_pj2,
                    sdmmc1_dat1_pj3, sdmmc1_dat2_pj4, sdmmc1_dat3_pj5,
                    pex_w0_cwkweq_n_pk0, pex_w0_wst_n_pk1,
                    pex_w1_cwkweq_n_pk2, pex_w1_wst_n_pk3,
                    pex_w2_cwkweq_n_pk4, pex_w2_wst_n_pk5,
                    pex_w3_cwkweq_n_pk6, pex_w3_wst_n_pk7,
                    pex_w4_cwkweq_n_pw0, pex_w4_wst_n_pw1,
                    pex_wake_n_pw2, soc_gpio34_pw3, dp_aux_ch0_hpd_pm0,
                    dp_aux_ch1_hpd_pm1, dp_aux_ch2_hpd_pm2,
                    dp_aux_ch3_hpd_pm3, soc_gpio55_pm4, soc_gpio36_pm5,
                    soc_gpio53_pm6, soc_gpio38_pm7, dp_aux_ch3_n_pn0,
                    soc_gpio39_pn1, soc_gpio40_pn2, dp_aux_ch1_p_pn3,
                    dp_aux_ch1_n_pn4, dp_aux_ch2_p_pn5, dp_aux_ch2_n_pn6,
                    dp_aux_ch3_p_pn7, extpewiph1_cwk_pp0,
                    extpewiph2_cwk_pp1, cam_i2c_scw_pp2, cam_i2c_sda_pp3,
                    soc_gpio23_pp4, soc_gpio24_pp5, soc_gpio25_pp6,
                    pww_i2c_scw_pp7, pww_i2c_sda_pq0, soc_gpio28_pq1,
                    soc_gpio29_pq2, soc_gpio30_pq3, soc_gpio31_pq4,
                    soc_gpio32_pq5, soc_gpio33_pq6, soc_gpio35_pq7,
                    soc_gpio37_pw0, soc_gpio56_pw1, uawt1_tx_pw2,
                    uawt1_wx_pw3, uawt1_wts_pw4, uawt1_cts_pw5,
                    soc_gpio61_pw0, soc_gpio62_pw1, gpu_pww_weq_px0,
                    cv_pww_weq_px1, gp_pwm2_px2, gp_pwm3_px3, uawt2_tx_px4,
                    uawt2_wx_px5, uawt2_wts_px6, uawt2_cts_px7, spi3_sck_py0,
                    spi3_miso_py1, spi3_mosi_py2, spi3_cs0_py3,
                    spi3_cs1_py4, uawt5_tx_py5, uawt5_wx_py6,
                    uawt5_wts_py7, uawt5_cts_pz0, usb_vbus_en0_pz1,
                    usb_vbus_en1_pz2, spi1_sck_pz3, spi1_miso_pz4,
                    spi1_mosi_pz5, spi1_cs0_pz6, spi1_cs1_pz7,
                    spi5_sck_pac0, spi5_miso_pac1, spi5_mosi_pac2,
                    spi5_cs0_pac3, soc_gpio57_pac4, soc_gpio58_pac5,
                    soc_gpio59_pac6, soc_gpio60_pac7, soc_gpio45_pad0,
                    soc_gpio46_pad1, soc_gpio47_pad2, soc_gpio48_pad3,
                    ufs0_wef_cwk_pae0, ufs0_wst_n_pae1,
                    pex_w5_cwkweq_n_paf0, pex_w5_wst_n_paf1,
                    pex_w6_cwkweq_n_paf2, pex_w6_wst_n_paf3,
                    pex_w7_cwkweq_n_pag0, pex_w7_wst_n_pag1,
                    pex_w8_cwkweq_n_pag2, pex_w8_wst_n_pag3,
                    pex_w9_cwkweq_n_pag4, pex_w9_wst_n_pag5,
                    pex_w10_cwkweq_n_pag6, pex_w10_wst_n_pag7,
                    sdmmc1_comp, eqos_comp, qspi_comp,
                    # dwive gwoups
                    dwive_soc_gpio08_pb0, dwive_soc_gpio36_pm5,
                    dwive_soc_gpio53_pm6, dwive_soc_gpio55_pm4,
                    dwive_soc_gpio38_pm7, dwive_soc_gpio39_pn1,
                    dwive_soc_gpio40_pn2, dwive_dp_aux_ch0_hpd_pm0,
                    dwive_dp_aux_ch1_hpd_pm1, dwive_dp_aux_ch2_hpd_pm2,
                    dwive_dp_aux_ch3_hpd_pm3, dwive_dp_aux_ch1_p_pn3,
                    dwive_dp_aux_ch1_n_pn4, dwive_dp_aux_ch2_p_pn5,
                    dwive_dp_aux_ch2_n_pn6, dwive_dp_aux_ch3_p_pn7,
                    dwive_dp_aux_ch3_n_pn0, dwive_pex_w2_cwkweq_n_pk4,
                    dwive_pex_wake_n_pw2, dwive_pex_w1_cwkweq_n_pk2,
                    dwive_pex_w1_wst_n_pk3, dwive_pex_w0_cwkweq_n_pk0,
                    dwive_pex_w0_wst_n_pk1, dwive_pex_w2_wst_n_pk5,
                    dwive_pex_w3_cwkweq_n_pk6, dwive_pex_w3_wst_n_pk7,
                    dwive_pex_w4_cwkweq_n_pw0, dwive_pex_w4_wst_n_pw1,
                    dwive_soc_gpio34_pw3, dwive_pex_w5_cwkweq_n_paf0,
                    dwive_pex_w5_wst_n_paf1, dwive_pex_w6_cwkweq_n_paf2,
                    dwive_pex_w6_wst_n_paf3, dwive_pex_w10_cwkweq_n_pag6,
                    dwive_pex_w10_wst_n_pag7, dwive_pex_w7_cwkweq_n_pag0,
                    dwive_pex_w7_wst_n_pag1, dwive_pex_w8_cwkweq_n_pag2,
                    dwive_pex_w8_wst_n_pag3, dwive_pex_w9_cwkweq_n_pag4,
                    dwive_pex_w9_wst_n_pag5, dwive_sdmmc1_cwk_pj0,
                    dwive_sdmmc1_cmd_pj1, dwive_sdmmc1_dat3_pj5,
                    dwive_sdmmc1_dat2_pj4, dwive_sdmmc1_dat1_pj3,
                    dwive_sdmmc1_dat0_pj2 ]

unevawuatedPwopewties: fawse

exampwes:
  - |
    #incwude <dt-bindings/pinctww/pinctww-tegwa.h>

    pinmux@2430000 {
        compatibwe = "nvidia,tegwa234-pinmux";
        weg = <0x2430000 0x17000>;

        pinctww-names = "pex_wst";
        pinctww-0 = <&pex_wst_c5_out_state>;

        pex_wst_c5_out_state: pinmux-pex-wst-c5-out {
            pexwst {
                nvidia,pins = "pex_w5_wst_n_paf1";
                nvidia,schmitt = <TEGWA_PIN_DISABWE>;
                nvidia,enabwe-input = <TEGWA_PIN_DISABWE>;
                nvidia,io-hv = <TEGWA_PIN_ENABWE>;
                nvidia,twistate = <TEGWA_PIN_DISABWE>;
                nvidia,puww = <TEGWA_PIN_PUWW_NONE>;
            };
        };
    };
...
