Analysis & Synthesis report for pre
Wed Mar 28 22:07:13 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: simple_reg:inst6
 13. Parameter Settings for User Entity Instance: mux_2to1:inst119
 14. Parameter Settings for User Entity Instance: demultiplexer1_2:inst44
 15. Parameter Settings for User Entity Instance: alu:inst
 16. Parameter Settings for User Entity Instance: mux_2to1:inst8
 17. Parameter Settings for User Entity Instance: constant_value_generator:inst111
 18. Parameter Settings for User Entity Instance: constant_value_generator:inst244
 19. Parameter Settings for User Entity Instance: simple_reg:inst7
 20. Parameter Settings for User Entity Instance: constant_value_generator:inst1
 21. Parameter Settings for User Entity Instance: constant_value_generator:inst2
 22. Parameter Settings for User Entity Instance: shift_reg:inst9
 23. Parameter Settings for User Entity Instance: shift_reg:inst5
 24. Parameter Settings for User Entity Instance: constant_value_generator:inst3
 25. Parameter Settings for User Entity Instance: constant_value_generator:inst11
 26. Parameter Settings for User Entity Instance: constant_value_generator:inst4
 27. Parameter Settings for User Entity Instance: constant_value_generator:inst10
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 28 22:07:13 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; pre                                         ;
; Top-level Entity Name              ; datapath                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 34                                          ;
;     Total combinational functions  ; 34                                          ;
;     Dedicated logic registers      ; 25                                          ;
; Total registers                    ; 25                                          ;
; Total pins                         ; 14                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; datapath           ; pre                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+---------+
; constant_value_generator.v       ; yes             ; User Verilog HDL File              ; C:/Users/user/Desktop/archlab1/lab1/constant_value_generator.v ;         ;
; mux_2to1.v                       ; yes             ; User Verilog HDL File              ; C:/Users/user/Desktop/archlab1/lab1/mux_2to1.v                 ;         ;
; alu.v                            ; yes             ; User Verilog HDL File              ; C:/Users/user/Desktop/archlab1/lab1/alu.v                      ;         ;
; simple_reg.v                     ; yes             ; User Verilog HDL File              ; C:/Users/user/Desktop/archlab1/lab1/simple_reg.v               ;         ;
; shift_reg.v                      ; yes             ; User Verilog HDL File              ; C:/Users/user/Desktop/archlab1/lab1/shift_reg.v                ;         ;
; demultiplexer1_2.v               ; yes             ; User Verilog HDL File              ; C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v         ;         ;
; datapath.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/archlab1/lab1/datapath.bdf               ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 34          ;
;                                             ;             ;
; Total combinational functions               ; 34          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 0           ;
;     -- 3 input functions                    ; 21          ;
;     -- <=2 input functions                  ; 13          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 34          ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 25          ;
;     -- Dedicated logic registers            ; 25          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 14          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 25          ;
; Total fan-out                               ; 168         ;
; Average fan-out                             ; 1.93        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                           ;
+------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------+------------------+--------------+
; Compilation Hierarchy Node   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name               ; Entity Name      ; Library Name ;
+------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------+------------------+--------------+
; |datapath                    ; 34 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 14   ; 0            ; |datapath                         ; datapath         ; work         ;
;    |alu:inst|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:inst                ; alu              ; work         ;
;    |demultiplexer1_2:inst44| ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|demultiplexer1_2:inst44 ; demultiplexer1_2 ; work         ;
;    |shift_reg:inst5|         ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|shift_reg:inst5         ; shift_reg        ; work         ;
;    |shift_reg:inst9|         ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|shift_reg:inst9         ; shift_reg        ; work         ;
;    |simple_reg:inst6|        ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|simple_reg:inst6        ; simple_reg       ; work         ;
;    |simple_reg:inst7|        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|simple_reg:inst7        ; simple_reg       ; work         ;
+------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; demultiplexer1_2:inst44|dout1[3]                   ; aluoutselect        ; yes                    ;
; demultiplexer1_2:inst44|dout1[2]                   ; aluoutselect        ; yes                    ;
; demultiplexer1_2:inst44|dout1[1]                   ; aluoutselect        ; yes                    ;
; demultiplexer1_2:inst44|dout1[0]                   ; aluoutselect        ; yes                    ;
; demultiplexer1_2:inst44|dout2[3]                   ; aluoutselect        ; yes                    ;
; demultiplexer1_2:inst44|dout2[2]                   ; aluoutselect        ; yes                    ;
; demultiplexer1_2:inst44|dout2[1]                   ; aluoutselect        ; yes                    ;
; demultiplexer1_2:inst44|dout2[0]                   ; aluoutselect        ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; simple_reg:inst7|out[3..7]            ; Stuck at GND due to stuck port data_in ;
; simple_reg:inst7|out[1,2]             ; Merged with simple_reg:inst7|out[0]    ;
; Total Number of Removed Registers = 7 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 25    ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |datapath|simple_reg:inst6|out[7] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |datapath|simple_reg:inst6|out[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |datapath|shift_reg:inst5|out[7]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |datapath|shift_reg:inst5|out[3]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_reg:inst6 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; W              ; 8     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:inst119 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; W              ; 8     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demultiplexer1_2:inst44 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; W              ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:inst ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; W              ; 8     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:inst8 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; W              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constant_value_generator:inst111 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; W              ; 8     ; Signed Integer                                       ;
; D              ; 0     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constant_value_generator:inst244 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; W              ; 8     ; Signed Integer                                       ;
; D              ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_reg:inst7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; W              ; 8     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constant_value_generator:inst1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; W              ; 8     ; Signed Integer                                     ;
; D              ; 7     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constant_value_generator:inst2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; W              ; 3     ; Signed Integer                                     ;
; D              ; 0     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_reg:inst9 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; W              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_reg:inst5 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; W              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constant_value_generator:inst3 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; W              ; 1     ; Signed Integer                                     ;
; D              ; 0     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constant_value_generator:inst11 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; W              ; 1     ; Signed Integer                                      ;
; D              ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constant_value_generator:inst4 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; W              ; 1     ; Signed Integer                                     ;
; D              ; 0     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constant_value_generator:inst10 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; W              ; 1     ; Signed Integer                                      ;
; D              ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 14                          ;
; cycloneiii_ff         ; 25                          ;
;     SCLR              ; 8                           ;
;     plain             ; 17                          ;
; cycloneiii_lcell_comb ; 34                          ;
;     normal            ; 34                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 21                          ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Mar 28 22:06:56 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pre -c pre
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file constant_value_generator.v
    Info (12023): Found entity 1: constant_value_generator File: C:/Users/user/Desktop/archlab1/lab1/constant_value_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_2to4.v
    Info (12023): Found entity 1: decoder_2to4 File: C:/Users/user/Desktop/archlab1/lab1/decoder_2to4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1.v
    Info (12023): Found entity 1: mux_2to1 File: C:/Users/user/Desktop/archlab1/lab1/mux_2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4to1.v
    Info (12023): Found entity 1: mux_4to1 File: C:/Users/user/Desktop/archlab1/lab1/mux_4to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/user/Desktop/archlab1/lab1/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file simple_reg.v
    Info (12023): Found entity 1: simple_reg File: C:/Users/user/Desktop/archlab1/lab1/simple_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file simple_reg_we.v
    Info (12023): Found entity 1: simple_reg_we File: C:/Users/user/Desktop/archlab1/lab1/simple_reg_we.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_reg.v
    Info (12023): Found entity 1: shift_reg File: C:/Users/user/Desktop/archlab1/lab1/shift_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/user/Desktop/archlab1/lab1/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.bdf
    Info (12023): Found entity 1: registerfile
Info (12021): Found 1 design units, including 1 entities, in source file demultiplexer1_4.v
    Info (12023): Found entity 1: demultiplexer1_4 File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file demultiplexer1_2.v
    Info (12023): Found entity 1: demultiplexer1_2 File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.bdf
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file test_decoder_2to4.v
    Info (12023): Found entity 1: test_decoder_2to4 File: C:/Users/user/Desktop/archlab1/lab1/test_decoder_2to4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_mux_2to1.v
    Info (12023): Found entity 1: test_mux_2to1 File: C:/Users/user/Desktop/archlab1/lab1/test_mux_2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_mux_4to1.v
    Info (12023): Found entity 1: test_mux_4to1 File: C:/Users/user/Desktop/archlab1/lab1/test_mux_4to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_alu.v
    Info (12023): Found entity 1: test_alu File: C:/Users/user/Desktop/archlab1/lab1/test_alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_reg1.v
    Info (12023): Found entity 1: test_reg1 File: C:/Users/user/Desktop/archlab1/lab1/test_reg1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_reg2.v
    Info (12023): Found entity 1: test_reg2 File: C:/Users/user/Desktop/archlab1/lab1/test_reg2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_shiftreg.v
    Info (12023): Found entity 1: test_shiftreg File: C:/Users/user/Desktop/archlab1/lab1/test_shiftreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_registerfile.v
    Info (12023): Found entity 1: test_registerfile File: C:/Users/user/Desktop/archlab1/lab1/test_registerfile.v Line: 1
Warning (12019): Can't analyze file -- file registerfile.v is missing
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Info (12128): Elaborating entity "simple_reg" for hierarchy "simple_reg:inst6"
Info (12128): Elaborating entity "mux_2to1" for hierarchy "mux_2to1:inst119"
Info (12128): Elaborating entity "demultiplexer1_2" for hierarchy "demultiplexer1_2:inst44"
Warning (10240): Verilog HDL Always Construct warning at demultiplexer1_2.v(13): inferring latch(es) for variable "dout2", which holds its previous value in one or more paths through the always construct File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at demultiplexer1_2.v(13): inferring latch(es) for variable "dout1", which holds its previous value in one or more paths through the always construct File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (10041): Inferred latch for "dout1[0]" at demultiplexer1_2.v(13) File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (10041): Inferred latch for "dout1[1]" at demultiplexer1_2.v(13) File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (10041): Inferred latch for "dout1[2]" at demultiplexer1_2.v(13) File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (10041): Inferred latch for "dout1[3]" at demultiplexer1_2.v(13) File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (10041): Inferred latch for "dout1[4]" at demultiplexer1_2.v(13) File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (10041): Inferred latch for "dout1[5]" at demultiplexer1_2.v(13) File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (10041): Inferred latch for "dout1[6]" at demultiplexer1_2.v(13) File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (10041): Inferred latch for "dout1[7]" at demultiplexer1_2.v(13) File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (10041): Inferred latch for "dout2[0]" at demultiplexer1_2.v(13) File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (10041): Inferred latch for "dout2[1]" at demultiplexer1_2.v(13) File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (10041): Inferred latch for "dout2[2]" at demultiplexer1_2.v(13) File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (10041): Inferred latch for "dout2[3]" at demultiplexer1_2.v(13) File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (10041): Inferred latch for "dout2[4]" at demultiplexer1_2.v(13) File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (10041): Inferred latch for "dout2[5]" at demultiplexer1_2.v(13) File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (10041): Inferred latch for "dout2[6]" at demultiplexer1_2.v(13) File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (10041): Inferred latch for "dout2[7]" at demultiplexer1_2.v(13) File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (12128): Elaborating entity "alu" for hierarchy "alu:inst"
Warning (10230): Verilog HDL assignment warning at alu.v(15): truncated value with size 32 to match size of target (1) File: C:/Users/user/Desktop/archlab1/lab1/alu.v Line: 15
Warning (10230): Verilog HDL assignment warning at alu.v(30): truncated value with size 32 to match size of target (9) File: C:/Users/user/Desktop/archlab1/lab1/alu.v Line: 30
Warning (10230): Verilog HDL assignment warning at alu.v(31): truncated value with size 32 to match size of target (1) File: C:/Users/user/Desktop/archlab1/lab1/alu.v Line: 31
Warning (10230): Verilog HDL assignment warning at alu.v(46): truncated value with size 32 to match size of target (9) File: C:/Users/user/Desktop/archlab1/lab1/alu.v Line: 46
Warning (10230): Verilog HDL assignment warning at alu.v(47): truncated value with size 32 to match size of target (1) File: C:/Users/user/Desktop/archlab1/lab1/alu.v Line: 47
Warning (10230): Verilog HDL assignment warning at alu.v(65): truncated value with size 32 to match size of target (1) File: C:/Users/user/Desktop/archlab1/lab1/alu.v Line: 65
Warning (10230): Verilog HDL assignment warning at alu.v(77): truncated value with size 32 to match size of target (1) File: C:/Users/user/Desktop/archlab1/lab1/alu.v Line: 77
Warning (10230): Verilog HDL assignment warning at alu.v(89): truncated value with size 32 to match size of target (1) File: C:/Users/user/Desktop/archlab1/lab1/alu.v Line: 89
Warning (10230): Verilog HDL assignment warning at alu.v(101): truncated value with size 32 to match size of target (1) File: C:/Users/user/Desktop/archlab1/lab1/alu.v Line: 101
Warning (10230): Verilog HDL assignment warning at alu.v(113): truncated value with size 32 to match size of target (1) File: C:/Users/user/Desktop/archlab1/lab1/alu.v Line: 113
Info (12128): Elaborating entity "constant_value_generator" for hierarchy "constant_value_generator:inst111"
Warning (10230): Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (8) File: C:/Users/user/Desktop/archlab1/lab1/constant_value_generator.v Line: 3
Info (12128): Elaborating entity "constant_value_generator" for hierarchy "constant_value_generator:inst244"
Warning (10230): Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (8) File: C:/Users/user/Desktop/archlab1/lab1/constant_value_generator.v Line: 3
Info (12128): Elaborating entity "constant_value_generator" for hierarchy "constant_value_generator:inst1"
Warning (10230): Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (8) File: C:/Users/user/Desktop/archlab1/lab1/constant_value_generator.v Line: 3
Info (12128): Elaborating entity "constant_value_generator" for hierarchy "constant_value_generator:inst2"
Warning (10230): Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (3) File: C:/Users/user/Desktop/archlab1/lab1/constant_value_generator.v Line: 3
Info (12128): Elaborating entity "shift_reg" for hierarchy "shift_reg:inst9"
Info (12128): Elaborating entity "constant_value_generator" for hierarchy "constant_value_generator:inst3"
Warning (10230): Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (1) File: C:/Users/user/Desktop/archlab1/lab1/constant_value_generator.v Line: 3
Info (12128): Elaborating entity "constant_value_generator" for hierarchy "constant_value_generator:inst10"
Warning (10230): Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (1) File: C:/Users/user/Desktop/archlab1/lab1/constant_value_generator.v Line: 3
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "demultiplexer1_2:inst44|dout1[1]" merged with LATCH primitive "demultiplexer1_2:inst44|dout1[2]" File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
    Info (13026): Duplicate LATCH primitive "demultiplexer1_2:inst44|dout2[1]" merged with LATCH primitive "demultiplexer1_2:inst44|dout2[2]" File: C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/user/Desktop/archlab1/lab1/output_files/pre.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 48 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 34 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 599 megabytes
    Info: Processing ended: Wed Mar 28 22:07:13 2018
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/user/Desktop/archlab1/lab1/output_files/pre.map.smsg.


