############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode axis -register -register_mode both -depth 1 "Filter" DataIn
set_directive_interface -mode ap_ctrl_none "Filter"
set_directive_interface -mode axis -register -register_mode both -depth 1 "Filter" DataOut
