<stg><name>nms_Pipeline_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i11 0, i11 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %memset.loop29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
memset.loop29:0 %p_load = load i11 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop29:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
memset.loop29:2 %exitcond1278 = icmp_eq  i11 %p_load, i11 1536

]]></Node>
<StgValue><ssdm name="exitcond1278"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop29:3 %empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1536, i64 1536, i64 1536

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
memset.loop29:4 %empty_31 = add i11 %p_load, i11 1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop29:5 %br_ln0 = br i1 %exitcond1278, void %memset.loop29.split, void %split.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="11">
<![CDATA[
memset.loop29.split:0 %empty_32 = trunc i11 %p_load

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="9">
<![CDATA[
memset.loop29.split:1 %p_cast15 = zext i9 %empty_32

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop29.split:2 %tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %p_load, i32 9, i32 10

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop29.split:3 %line_buf_value_addr = getelementptr i24 %line_buf_value, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="line_buf_value_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop29.split:4 %line_buf_grad_addr = getelementptr i24 %line_buf_grad, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="line_buf_grad_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
memset.loop29.split:5 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_value

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="2">
<![CDATA[
memset.loop29.split:6 %empty_33 = zext i2 %tmp_8

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
memset.loop29.split:7 %mask = shl i3 1, i3 %empty_33

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
memset.loop29.split:8 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_value_addr, i24 0, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
memset.loop29.split:9 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_grad

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
memset.loop29.split:10 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_grad_addr, i24 0, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop29.split:11 %store_ln0 = store i11 %empty_31, i11 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
memset.loop29.split:12 %br_ln0 = br void %memset.loop29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
split.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="line_buf_value" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="line_buf_value"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="line_buf_grad" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="line_buf_grad"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="StgValue_35" to="empty" fromId="35" toId="4">
</dataflow>
<dataflow id="38" from="StgValue_37" to="store_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="39" from="empty" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="40" from="empty" to="p_load" fromId="4" toId="7">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="41" toId="8">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specpipeline_ln0" fromId="45" toId="8">
</dataflow>
<dataflow id="47" from="StgValue_35" to="specpipeline_ln0" fromId="35" toId="8">
</dataflow>
<dataflow id="48" from="StgValue_45" to="specpipeline_ln0" fromId="45" toId="8">
</dataflow>
<dataflow id="50" from="p_str" to="specpipeline_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="51" from="p_load" to="exitcond1278" fromId="7" toId="9">
</dataflow>
<dataflow id="53" from="StgValue_52" to="exitcond1278" fromId="52" toId="9">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecLoopTripCount" to="empty_30" fromId="54" toId="10">
</dataflow>
<dataflow id="57" from="StgValue_56" to="empty_30" fromId="56" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_56" to="empty_30" fromId="56" toId="10">
</dataflow>
<dataflow id="59" from="StgValue_56" to="empty_30" fromId="56" toId="10">
</dataflow>
<dataflow id="60" from="p_load" to="empty_31" fromId="7" toId="11">
</dataflow>
<dataflow id="62" from="StgValue_61" to="empty_31" fromId="61" toId="11">
</dataflow>
<dataflow id="63" from="exitcond1278" to="br_ln0" fromId="9" toId="12">
</dataflow>
<dataflow id="64" from="p_load" to="empty_32" fromId="7" toId="13">
</dataflow>
<dataflow id="65" from="empty_32" to="p_cast15" fromId="13" toId="14">
</dataflow>
<dataflow id="67" from="_ssdm_op_PartSelect.i2.i11.i32.i32" to="tmp_8" fromId="66" toId="15">
</dataflow>
<dataflow id="68" from="p_load" to="tmp_8" fromId="7" toId="15">
</dataflow>
<dataflow id="70" from="StgValue_69" to="tmp_8" fromId="69" toId="15">
</dataflow>
<dataflow id="72" from="StgValue_71" to="tmp_8" fromId="71" toId="15">
</dataflow>
<dataflow id="73" from="line_buf_value" to="line_buf_value_addr" fromId="33" toId="16">
</dataflow>
<dataflow id="75" from="StgValue_74" to="line_buf_value_addr" fromId="74" toId="16">
</dataflow>
<dataflow id="76" from="p_cast15" to="line_buf_value_addr" fromId="14" toId="16">
</dataflow>
<dataflow id="77" from="line_buf_grad" to="line_buf_grad_addr" fromId="34" toId="17">
</dataflow>
<dataflow id="78" from="StgValue_74" to="line_buf_grad_addr" fromId="74" toId="17">
</dataflow>
<dataflow id="79" from="p_cast15" to="line_buf_grad_addr" fromId="14" toId="17">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="80" toId="18">
</dataflow>
<dataflow id="82" from="line_buf_value" to="specbramwithbyteenable_ln0" fromId="33" toId="18">
</dataflow>
<dataflow id="83" from="tmp_8" to="empty_33" fromId="15" toId="19">
</dataflow>
<dataflow id="85" from="StgValue_84" to="mask" fromId="84" toId="20">
</dataflow>
<dataflow id="86" from="empty_33" to="mask" fromId="19" toId="20">
</dataflow>
<dataflow id="88" from="_ssdm_op_Write.bram.i24" to="store_ln0" fromId="87" toId="21">
</dataflow>
<dataflow id="89" from="line_buf_value_addr" to="store_ln0" fromId="16" toId="21">
</dataflow>
<dataflow id="91" from="StgValue_90" to="store_ln0" fromId="90" toId="21">
</dataflow>
<dataflow id="92" from="mask" to="store_ln0" fromId="20" toId="21">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="80" toId="22">
</dataflow>
<dataflow id="94" from="line_buf_grad" to="specbramwithbyteenable_ln0" fromId="34" toId="22">
</dataflow>
<dataflow id="95" from="_ssdm_op_Write.bram.i24" to="store_ln0" fromId="87" toId="23">
</dataflow>
<dataflow id="96" from="line_buf_grad_addr" to="store_ln0" fromId="17" toId="23">
</dataflow>
<dataflow id="97" from="StgValue_90" to="store_ln0" fromId="90" toId="23">
</dataflow>
<dataflow id="98" from="mask" to="store_ln0" fromId="20" toId="23">
</dataflow>
<dataflow id="99" from="empty_31" to="store_ln0" fromId="11" toId="24">
</dataflow>
<dataflow id="100" from="empty" to="store_ln0" fromId="4" toId="24">
</dataflow>
<dataflow id="101" from="exitcond1278" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
