Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 21 17:16:13 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file System_timing_summary_routed.rpt -pb System_timing_summary_routed.pb -rpx System_timing_summary_routed.rpx -warn_on_violation
| Design       : System
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.199        0.000                      0                  372        0.154        0.000                      0                  372        3.500        0.000                       0                   200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.199        0.000                      0                  372        0.154        0.000                      0                  372        3.500        0.000                       0                   200  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 Inst_LCD/Inst_i2c_master/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 2.351ns (49.270%)  route 2.421ns (50.730%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.752     5.386    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  Inst_LCD/Inst_i2c_master/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.419     5.805 r  Inst_LCD/Inst_i2c_master/count_reg[5]/Q
                         net (fo=2, routed)           0.517     6.322    Inst_LCD/Inst_i2c_master/count[5]
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     7.154 r  Inst_LCD/Inst_i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.154    Inst_LCD/Inst_i2c_master/count_reg[7]_i_2_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.469 f  Inst_LCD/Inst_i2c_master/count_reg[11]_i_3/O[3]
                         net (fo=7, routed)           1.158     8.627    Inst_LCD/Inst_i2c_master/data0[11]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.335     8.962 r  Inst_LCD/Inst_i2c_master/data_clk_i_4/O
                         net (fo=2, routed)           0.446     9.408    Inst_LCD/Inst_i2c_master/data_clk_i_4_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.326     9.734 r  Inst_LCD/Inst_i2c_master/data_clk_i_5/O
                         net (fo=1, routed)           0.300    10.034    Inst_LCD/Inst_i2c_master/data_clk_i_5_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.158 r  Inst_LCD/Inst_i2c_master/data_clk_i_1/O
                         net (fo=1, routed)           0.000    10.158    Inst_LCD/Inst_i2c_master/data_clk_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  Inst_LCD/Inst_i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.574    12.932    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  Inst_LCD/Inst_i2c_master/data_clk_reg/C
                         clock pessimism              0.429    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.031    13.357    Inst_LCD/Inst_i2c_master/data_clk_reg
  -------------------------------------------------------------------
                         required time                         13.357    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 1.215ns (26.509%)  route 3.368ns (73.491%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.919 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.738     5.372    Inst_keyboard/ps2_keyboard_0/clock_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[2]/Q
                         net (fo=61, routed)          2.145     7.973    Inst_keyboard/ps2_keyboard_0/ps2_code[2]
    SLICE_X38Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.097 r  Inst_keyboard/ps2_keyboard_0/ascii[1]_i_10/O
                         net (fo=1, routed)           0.000     8.097    Inst_keyboard/ps2_keyboard_0/ascii[1]_i_10_n_0
    SLICE_X38Y25         MUXF7 (Prop_muxf7_I1_O)      0.214     8.311 r  Inst_keyboard/ps2_keyboard_0/ascii_reg[1]_i_6/O
                         net (fo=1, routed)           0.802     9.113    Inst_keyboard/ps2_keyboard_0/ascii_reg[1]_i_6_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.297     9.410 r  Inst_keyboard/ps2_keyboard_0/ascii[1]_i_3/O
                         net (fo=1, routed)           0.422     9.832    Inst_keyboard/ps2_keyboard_0/ascii[1]_i_3_n_0
    SLICE_X39Y24         LUT4 (Prop_lut4_I3_O)        0.124     9.956 r  Inst_keyboard/ps2_keyboard_0/ascii[1]_i_1/O
                         net (fo=1, routed)           0.000     9.956    Inst_keyboard/ascii[1]
    SLICE_X39Y24         FDRE                                         r  Inst_keyboard/ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.561    12.919    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  Inst_keyboard/ascii_reg[1]/C
                         clock pessimism              0.391    13.310    
                         clock uncertainty           -0.035    13.275    
    SLICE_X39Y24         FDRE (Setup_fdre_C_D)        0.032    13.307    Inst_keyboard/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 Inst_LCD/pause_max_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/pause_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.254ns (31.334%)  route 2.748ns (68.666%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.673     5.307    Inst_LCD/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  Inst_LCD/pause_max_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  Inst_LCD/pause_max_reg[24]/Q
                         net (fo=10, routed)          1.133     6.896    Inst_LCD/pause_max_reg_n_0_[24]
    SLICE_X35Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.020 r  Inst_LCD/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.020    Inst_LCD/i__carry__1_i_7_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 f  Inst_LCD/byteSel1_inferred__0/i__carry__1/CO[3]
                         net (fo=5, routed)           0.771     8.341    Inst_LCD/byteSel1_inferred__0/i__carry__1_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.465 r  Inst_LCD/pause_cnt[25]_i_1/O
                         net (fo=26, routed)          0.844     9.309    Inst_LCD/pause_cnt[25]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  Inst_LCD/pause_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.497    12.855    Inst_LCD/clock_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  Inst_LCD/pause_cnt_reg[1]/C
                         clock pessimism              0.391    13.246    
                         clock uncertainty           -0.035    13.211    
    SLICE_X34Y34         FDRE (Setup_fdre_C_R)       -0.524    12.687    Inst_LCD/pause_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 Inst_LCD/pause_max_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/pause_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.254ns (31.334%)  route 2.748ns (68.666%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.673     5.307    Inst_LCD/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  Inst_LCD/pause_max_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  Inst_LCD/pause_max_reg[24]/Q
                         net (fo=10, routed)          1.133     6.896    Inst_LCD/pause_max_reg_n_0_[24]
    SLICE_X35Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.020 r  Inst_LCD/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.020    Inst_LCD/i__carry__1_i_7_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 f  Inst_LCD/byteSel1_inferred__0/i__carry__1/CO[3]
                         net (fo=5, routed)           0.771     8.341    Inst_LCD/byteSel1_inferred__0/i__carry__1_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.465 r  Inst_LCD/pause_cnt[25]_i_1/O
                         net (fo=26, routed)          0.844     9.309    Inst_LCD/pause_cnt[25]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  Inst_LCD/pause_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.497    12.855    Inst_LCD/clock_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  Inst_LCD/pause_cnt_reg[2]/C
                         clock pessimism              0.391    13.246    
                         clock uncertainty           -0.035    13.211    
    SLICE_X34Y34         FDRE (Setup_fdre_C_R)       -0.524    12.687    Inst_LCD/pause_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 Inst_LCD/pause_max_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/pause_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.254ns (31.334%)  route 2.748ns (68.666%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.673     5.307    Inst_LCD/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  Inst_LCD/pause_max_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  Inst_LCD/pause_max_reg[24]/Q
                         net (fo=10, routed)          1.133     6.896    Inst_LCD/pause_max_reg_n_0_[24]
    SLICE_X35Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.020 r  Inst_LCD/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.020    Inst_LCD/i__carry__1_i_7_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 f  Inst_LCD/byteSel1_inferred__0/i__carry__1/CO[3]
                         net (fo=5, routed)           0.771     8.341    Inst_LCD/byteSel1_inferred__0/i__carry__1_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.465 r  Inst_LCD/pause_cnt[25]_i_1/O
                         net (fo=26, routed)          0.844     9.309    Inst_LCD/pause_cnt[25]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  Inst_LCD/pause_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.497    12.855    Inst_LCD/clock_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  Inst_LCD/pause_cnt_reg[3]/C
                         clock pessimism              0.391    13.246    
                         clock uncertainty           -0.035    13.211    
    SLICE_X34Y34         FDRE (Setup_fdre_C_R)       -0.524    12.687    Inst_LCD/pause_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 Inst_LCD/pause_max_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/pause_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.254ns (31.334%)  route 2.748ns (68.666%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.673     5.307    Inst_LCD/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  Inst_LCD/pause_max_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  Inst_LCD/pause_max_reg[24]/Q
                         net (fo=10, routed)          1.133     6.896    Inst_LCD/pause_max_reg_n_0_[24]
    SLICE_X35Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.020 r  Inst_LCD/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.020    Inst_LCD/i__carry__1_i_7_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 f  Inst_LCD/byteSel1_inferred__0/i__carry__1/CO[3]
                         net (fo=5, routed)           0.771     8.341    Inst_LCD/byteSel1_inferred__0/i__carry__1_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.465 r  Inst_LCD/pause_cnt[25]_i_1/O
                         net (fo=26, routed)          0.844     9.309    Inst_LCD/pause_cnt[25]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  Inst_LCD/pause_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.497    12.855    Inst_LCD/clock_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  Inst_LCD/pause_cnt_reg[4]/C
                         clock pessimism              0.391    13.246    
                         clock uncertainty           -0.035    13.211    
    SLICE_X34Y34         FDRE (Setup_fdre_C_R)       -0.524    12.687    Inst_LCD/pause_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.344ns (29.914%)  route 3.149ns (70.086%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.919 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.738     5.372    Inst_keyboard/ps2_keyboard_0/clock_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          2.080     7.908    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.032 r  Inst_keyboard/ps2_keyboard_0/ascii[0]_i_13/O
                         net (fo=1, routed)           0.000     8.032    Inst_keyboard/ps2_keyboard_0/ascii[0]_i_13_n_0
    SLICE_X37Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.249 r  Inst_keyboard/ps2_keyboard_0/ascii_reg[0]_i_9/O
                         net (fo=1, routed)           0.436     8.686    Inst_keyboard/ps2_keyboard_0/ascii_reg[0]_i_9_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.299     8.985 r  Inst_keyboard/ps2_keyboard_0/ascii[0]_i_6/O
                         net (fo=1, routed)           0.294     9.279    Inst_keyboard/ps2_keyboard_0/ascii[0]_i_6_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.403 r  Inst_keyboard/ps2_keyboard_0/ascii[0]_i_3/O
                         net (fo=1, routed)           0.338     9.741    Inst_keyboard/ps2_keyboard_0/ascii[0]_i_3_n_0
    SLICE_X39Y24         LUT4 (Prop_lut4_I3_O)        0.124     9.865 r  Inst_keyboard/ps2_keyboard_0/ascii[0]_i_1/O
                         net (fo=1, routed)           0.000     9.865    Inst_keyboard/ascii[0]
    SLICE_X39Y24         FDRE                                         r  Inst_keyboard/ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.561    12.919    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  Inst_keyboard/ascii_reg[0]/C
                         clock pessimism              0.391    13.310    
                         clock uncertainty           -0.035    13.275    
    SLICE_X39Y24         FDRE (Setup_fdre_C_D)        0.031    13.306    Inst_keyboard/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         13.306    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 Inst_LCD/pause_max_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/pause_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.254ns (31.895%)  route 2.678ns (68.105%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.673     5.307    Inst_LCD/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  Inst_LCD/pause_max_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  Inst_LCD/pause_max_reg[24]/Q
                         net (fo=10, routed)          1.133     6.896    Inst_LCD/pause_max_reg_n_0_[24]
    SLICE_X35Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.020 r  Inst_LCD/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.020    Inst_LCD/i__carry__1_i_7_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 f  Inst_LCD/byteSel1_inferred__0/i__carry__1/CO[3]
                         net (fo=5, routed)           0.771     8.341    Inst_LCD/byteSel1_inferred__0/i__carry__1_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.465 r  Inst_LCD/pause_cnt[25]_i_1/O
                         net (fo=26, routed)          0.774     9.239    Inst_LCD/pause_cnt[25]_i_1_n_0
    SLICE_X34Y37         FDRE                                         r  Inst_LCD/pause_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.499    12.857    Inst_LCD/clock_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  Inst_LCD/pause_cnt_reg[13]/C
                         clock pessimism              0.391    13.248    
                         clock uncertainty           -0.035    13.213    
    SLICE_X34Y37         FDRE (Setup_fdre_C_R)       -0.524    12.689    Inst_LCD/pause_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 Inst_LCD/pause_max_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/pause_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.254ns (31.895%)  route 2.678ns (68.105%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.673     5.307    Inst_LCD/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  Inst_LCD/pause_max_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  Inst_LCD/pause_max_reg[24]/Q
                         net (fo=10, routed)          1.133     6.896    Inst_LCD/pause_max_reg_n_0_[24]
    SLICE_X35Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.020 r  Inst_LCD/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.020    Inst_LCD/i__carry__1_i_7_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 f  Inst_LCD/byteSel1_inferred__0/i__carry__1/CO[3]
                         net (fo=5, routed)           0.771     8.341    Inst_LCD/byteSel1_inferred__0/i__carry__1_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.465 r  Inst_LCD/pause_cnt[25]_i_1/O
                         net (fo=26, routed)          0.774     9.239    Inst_LCD/pause_cnt[25]_i_1_n_0
    SLICE_X34Y37         FDRE                                         r  Inst_LCD/pause_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.499    12.857    Inst_LCD/clock_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  Inst_LCD/pause_cnt_reg[14]/C
                         clock pessimism              0.391    13.248    
                         clock uncertainty           -0.035    13.213    
    SLICE_X34Y37         FDRE (Setup_fdre_C_R)       -0.524    12.689    Inst_LCD/pause_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 Inst_LCD/pause_max_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/pause_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.254ns (31.895%)  route 2.678ns (68.105%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.673     5.307    Inst_LCD/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  Inst_LCD/pause_max_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  Inst_LCD/pause_max_reg[24]/Q
                         net (fo=10, routed)          1.133     6.896    Inst_LCD/pause_max_reg_n_0_[24]
    SLICE_X35Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.020 r  Inst_LCD/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.020    Inst_LCD/i__carry__1_i_7_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 f  Inst_LCD/byteSel1_inferred__0/i__carry__1/CO[3]
                         net (fo=5, routed)           0.771     8.341    Inst_LCD/byteSel1_inferred__0/i__carry__1_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.465 r  Inst_LCD/pause_cnt[25]_i_1/O
                         net (fo=26, routed)          0.774     9.239    Inst_LCD/pause_cnt[25]_i_1_n_0
    SLICE_X34Y37         FDRE                                         r  Inst_LCD/pause_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.499    12.857    Inst_LCD/clock_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  Inst_LCD/pause_cnt_reg[15]/C
                         clock pessimism              0.391    13.248    
                         clock uncertainty           -0.035    13.213    
    SLICE_X34Y37         FDRE (Setup_fdre_C_R)       -0.524    12.689    Inst_LCD/pause_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  3.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Inst_uart/Inst_uart/tx_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/Inst_uart/tx_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.582     1.460    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  Inst_uart/Inst_uart/tx_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  Inst_uart/Inst_uart/tx_count_reg[0]/Q
                         net (fo=5, routed)           0.073     1.674    Inst_uart/Inst_uart/tx_count_reg[0]
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.719 r  Inst_uart/Inst_uart/tx_state_i_1/O
                         net (fo=1, routed)           0.000     1.719    Inst_uart/Inst_uart/tx_state_i_1_n_0
    SLICE_X41Y23         FDCE                                         r  Inst_uart/Inst_uart/tx_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.848     1.973    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  Inst_uart/Inst_uart/tx_state_reg/C
                         clock pessimism             -0.500     1.473    
    SLICE_X41Y23         FDCE (Hold_fdce_C_D)         0.092     1.565    Inst_uart/Inst_uart/tx_state_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Inst_LCD/i2c_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/data_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.761%)  route 0.112ns (44.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.590     1.468    Inst_LCD/clock_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  Inst_LCD/i2c_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Inst_LCD/i2c_data_reg[0]/Q
                         net (fo=2, routed)           0.112     1.721    Inst_LCD/Inst_i2c_master/Q[0]
    SLICE_X39Y39         FDRE                                         r  Inst_LCD/Inst_i2c_master/data_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.859     1.984    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  Inst_LCD/Inst_i2c_master/data_tx_reg[0]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.070     1.554    Inst_LCD/Inst_i2c_master/data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            send_uart_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.679%)  route 0.116ns (38.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.582     1.460    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  Inst_keyboard/ascii_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  Inst_keyboard/ascii_new_reg/Q
                         net (fo=3, routed)           0.116     1.717    Inst_keyboard/keyboard_valid_prev
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.762 r  Inst_keyboard/send_uart_i_1/O
                         net (fo=1, routed)           0.000     1.762    Inst_keyboard_n_1
    SLICE_X42Y25         FDRE                                         r  send_uart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.847     1.972    clock_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  send_uart_reg/C
                         clock pessimism             -0.500     1.472    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.121     1.593    send_uart_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/scl_ena_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.591     1.469    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X41Y37         FDCE                                         r  Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.121     1.731    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X42Y37         LUT5 (Prop_lut5_I4_O)        0.045     1.776 r  Inst_LCD/Inst_i2c_master/scl_ena_i_1/O
                         net (fo=1, routed)           0.000     1.776    Inst_LCD/Inst_i2c_master/scl_ena_i_1_n_0
    SLICE_X42Y37         FDCE                                         r  Inst_LCD/Inst_i2c_master/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.859     1.984    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X42Y37         FDCE                                         r  Inst_LCD/Inst_i2c_master/scl_ena_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.120     1.604    Inst_LCD/Inst_i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.194%)  route 0.114ns (44.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.579     1.457    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  Inst_keyboard/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  Inst_keyboard/ascii_reg[1]/Q
                         net (fo=1, routed)           0.114     1.712    Inst_keyboard/ascii_reg_n_0_[1]
    SLICE_X40Y24         FDRE                                         r  Inst_keyboard/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.847     1.972    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  Inst_keyboard/ascii_code_reg[1]/C
                         clock pessimism             -0.480     1.492    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.047     1.539    Inst_keyboard/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_uart/Inst_uart/tx_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/Inst_uart/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.584     1.462    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  Inst_uart/Inst_uart/tx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Inst_uart/Inst_uart/tx_buffer_reg[0]/Q
                         net (fo=2, routed)           0.121     1.724    Inst_uart/Inst_uart/tx_buffer_reg_n_0_[0]
    SLICE_X43Y21         FDPE                                         r  Inst_uart/Inst_uart/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.851     1.976    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X43Y21         FDPE                                         r  Inst_uart/Inst_uart/tx_reg/C
                         clock pessimism             -0.500     1.476    
    SLICE_X43Y21         FDPE (Hold_fdpe_C_D)         0.070     1.546    Inst_uart/Inst_uart/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_LCD/i2c_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/Inst_i2c_master/data_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.160%)  route 0.115ns (44.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.589     1.467    Inst_LCD/clock_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  Inst_LCD/i2c_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Inst_LCD/i2c_data_reg[5]/Q
                         net (fo=2, routed)           0.115     1.723    Inst_LCD/Inst_i2c_master/Q[3]
    SLICE_X38Y37         FDRE                                         r  Inst_LCD/Inst_i2c_master/data_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.857     1.982    Inst_LCD/Inst_i2c_master/clock_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  Inst_LCD/Inst_i2c_master/data_tx_reg[5]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.052     1.534    Inst_LCD/Inst_i2c_master/data_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_new_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.582     1.460    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_keyboard/ascii_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  Inst_keyboard/ascii_reg[7]/Q
                         net (fo=3, routed)           0.110     1.711    Inst_keyboard/ps2_keyboard_0/ascii_new_reg
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.756 r  Inst_keyboard/ps2_keyboard_0/ascii_new_i_1/O
                         net (fo=1, routed)           0.000     1.756    Inst_keyboard/ps2_keyboard_0_n_5
    SLICE_X41Y26         FDRE                                         r  Inst_keyboard/ascii_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.848     1.973    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  Inst_keyboard/ascii_new_reg/C
                         clock pessimism             -0.500     1.473    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.092     1.565    Inst_keyboard/ascii_new_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Inst_keyboard/ps2_keyboard_0/sync_ffs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.586     1.464    Inst_keyboard/ps2_keyboard_0/clock_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/sync_ffs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Inst_keyboard/ps2_keyboard_0/sync_ffs_reg[0]/Q
                         net (fo=1, routed)           0.121     1.726    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/Q[0]
    SLICE_X40Y30         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.853     1.978    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/clock_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.070     1.534    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keyboard_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.114%)  route 0.120ns (45.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.582     1.460    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  Inst_keyboard/ascii_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  Inst_keyboard/ascii_new_reg/Q
                         net (fo=3, routed)           0.120     1.721    keyboard_valid_prev
    SLICE_X42Y25         FDRE                                         r  keyboard_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.847     1.972    clock_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  keyboard_valid_reg/C
                         clock pessimism             -0.500     1.472    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.052     1.524    keyboard_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y40    Inst_LCD/EN_sig_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X41Y37    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y37    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y38    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y38    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y37    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y37    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y34    Inst_LCD/Inst_i2c_master/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y35    Inst_LCD/Inst_i2c_master/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y34    Inst_LCD/pause_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y34    Inst_LCD/pause_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y34    Inst_LCD/pause_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y34    Inst_LCD/pause_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y34    Inst_LCD/pause_cnt_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X41Y37    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y37    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y37    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y37    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y34    Inst_LCD/Inst_i2c_master/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y40    Inst_LCD/EN_sig_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y40    Inst_LCD/EN_sig_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X41Y37    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y37    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y38    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y38    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y37    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y37    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y35    Inst_LCD/Inst_i2c_master/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y35    Inst_LCD/Inst_i2c_master/count_reg[4]/C



