Archive member included to satisfy reference by file (symbol)

../SDRAMtes_bsp/\libhal_bsp.a(alt_load.o)
                              ../SDRAMtes_bsp//obj/HAL/src/crt0.o (alt_load)
../SDRAMtes_bsp/\libhal_bsp.a(alt_main.o)
                              ../SDRAMtes_bsp//obj/HAL/src/crt0.o (alt_main)
../SDRAMtes_bsp/\libhal_bsp.a(alt_sys_init.o)
                              ../SDRAMtes_bsp/\libhal_bsp.a(alt_main.o) (alt_irq_init)
../SDRAMtes_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
                              ../SDRAMtes_bsp/\libhal_bsp.a(alt_load.o) (alt_dcache_flush_all)
../SDRAMtes_bsp/\libhal_bsp.a(alt_do_ctors.o)
                              ../SDRAMtes_bsp/\libhal_bsp.a(alt_main.o) (_do_ctors)
../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
                              ../SDRAMtes_bsp/\libhal_bsp.a(alt_load.o) (alt_icache_flush_all)
../SDRAMtes_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
                              ../SDRAMtes_bsp/\libhal_bsp.a(alt_sys_init.o) (altera_nios2_gen2_irq_init)
../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush.o)
                              ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush_all.o) (alt_icache_flush)

Memory Configuration

Name             Origin             Length             Attributes
new_sdram_controller_0 0x0000000002000000 0x0000000002000000
reset            0x0000000004008000 0x0000000000000020
onchip_memory2_0 0x0000000004008020 0x0000000000007fe0
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map

LOAD ../SDRAMtes_bsp//obj/HAL/src/crt0.o
LOAD obj/default/hello_world_small.o
LOAD c:/intelfpga_lite/17.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-mingw32/nios2-elf/lib\libstdc++.a
LOAD c:/intelfpga_lite/17.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-mingw32/nios2-elf/lib\libm.a
LOAD c:/intelfpga_lite/17.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/5.3.0\libgcc.a
START GROUP
LOAD c:/intelfpga_lite/17.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-mingw32/nios2-elf/lib\libsmallc.a
LOAD c:/intelfpga_lite/17.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/5.3.0\libgcc.a
LOAD ../SDRAMtes_bsp/\libhal_bsp.a
LOAD c:/intelfpga_lite/17.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-mingw32/nios2-elf/lib\libm.a
END GROUP
LOAD c:/intelfpga_lite/17.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/5.3.0\libgcc.a
                0x0000000002000000                __alt_mem_new_sdram_controller_0 = 0x2000000
                0x0000000004008000                __alt_mem_onchip_memory2_0 = 0x4008000

.entry          0x0000000004008000       0x20
 *(.entry)
 .entry         0x0000000004008000       0x20 ../SDRAMtes_bsp//obj/HAL/src/crt0.o
                0x0000000004008000                __reset
                0x000000000400801c                _exit

.exceptions     0x0000000004008020        0x0
                0x0000000004008020                PROVIDE (__ram_exceptions_start, ABSOLUTE (.))
                0x0000000004008020                . = ALIGN (0x20)
 *(.irq)
 *(.exceptions.entry.label)
 *(.exceptions.entry.user)
 *(.exceptions.entry.ecc_fatal)
 *(.exceptions.entry)
 *(.exceptions.irqtest.user)
 *(.exceptions.irqtest)
 *(.exceptions.irqhandler.user)
 *(.exceptions.irqhandler)
 *(.exceptions.irqreturn.user)
 *(.exceptions.irqreturn)
 *(.exceptions.notirq.label)
 *(.exceptions.notirq.user)
 *(.exceptions.notirq)
 *(.exceptions.soft.user)
 *(.exceptions.soft)
 *(.exceptions.unknown.user)
 *(.exceptions.unknown)
 *(.exceptions.exit.label)
 *(.exceptions.exit.user)
 *(.exceptions.exit)
 *(.exceptions)
                0x0000000004008020                PROVIDE (__ram_exceptions_end, ABSOLUTE (.))
                0x0000000004008020                PROVIDE (__flash_exceptions_start, LOADADDR (.exceptions))

.text           0x0000000004008020      0x2d4
                [!provide]                        PROVIDE (stext, ABSOLUTE (.))
 *(.interp)
 *(.hash)
 *(.dynsym)
 *(.dynstr)
 *(.gnu.version)
 *(.gnu.version_d)
 *(.gnu.version_r)
 *(.rel.init)
 *(.rela.init)
 *(.rel.text .rel.text.* .rel.gnu.linkonce.t.*)
 *(.rela.text .rela.text.* .rela.gnu.linkonce.t.*)
 *(.rel.fini)
 *(.rela.fini)
 *(.rel.rodata .rel.rodata.* .rel.gnu.linkonce.r.*)
 *(.rela.rodata .rela.rodata.* .rela.gnu.linkonce.r.*)
 *(.rel.data .rel.data.* .rel.gnu.linkonce.d.*)
 *(.rela.data .rela.data.* .rela.gnu.linkonce.d.*)
 *(.rel.tdata .rel.tdata.* .rel.gnu.linkonce.td.*)
 *(.rela.tdata .rela.tdata.* .rela.gnu.linkonce.td.*)
 *(.rel.tbss .rel.tbss.* .rel.gnu.linkonce.tb.*)
 *(.rela.tbss .rela.tbss.* .rela.gnu.linkonce.tb.*)
 *(.rel.ctors)
 *(.rela.ctors)
 *(.rel.dtors)
 *(.rela.dtors)
 *(.rel.got)
 *(.rela.got)
 *(.rel.sdata .rel.sdata.* .rel.gnu.linkonce.s.*)
 *(.rela.sdata .rela.sdata.* .rela.gnu.linkonce.s.*)
 *(.rel.sbss .rel.sbss.* .rel.gnu.linkonce.sb.*)
 *(.rela.sbss .rela.sbss.* .rela.gnu.linkonce.sb.*)
 *(.rel.sdata2 .rel.sdata2.* .rel.gnu.linkonce.s2.*)
 *(.rela.sdata2 .rela.sdata2.* .rela.gnu.linkonce.s2.*)
 *(.rel.sbss2 .rel.sbss2.* .rel.gnu.linkonce.sb2.*)
 *(.rela.sbss2 .rela.sbss2.* .rela.gnu.linkonce.sb2.*)
 *(.rel.bss .rel.bss.* .rel.gnu.linkonce.b.*)
 *(.rela.bss .rela.bss.* .rela.gnu.linkonce.b.*)
 *(.rel.plt)
 *(.rela.plt)
 *(.rel.dyn)
 *(.init)
 *(.plt)
 *(.text .stub .text.* .gnu.linkonce.t.*)
 .text          0x0000000004008020       0x4c ../SDRAMtes_bsp//obj/HAL/src/crt0.o
                0x0000000004008020                _start
 .text          0x000000000400806c        0x0 obj/default/hello_world_small.o
 .text.startup  0x000000000400806c       0xa8 obj/default/hello_world_small.o
                0x000000000400806c                main
 .text          0x0000000004008114       0xe0 ../SDRAMtes_bsp/\libhal_bsp.a(alt_load.o)
                0x0000000004008114                alt_load
 .text          0x00000000040081f4       0x30 ../SDRAMtes_bsp/\libhal_bsp.a(alt_main.o)
                0x00000000040081f4                alt_main
 .text          0x0000000004008224       0x24 ../SDRAMtes_bsp/\libhal_bsp.a(alt_sys_init.o)
                0x0000000004008224                alt_irq_init
                0x0000000004008244                alt_sys_init
 .text          0x0000000004008248       0x18 ../SDRAMtes_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
                0x0000000004008248                alt_dcache_flush_all
 .text          0x0000000004008260       0x48 ../SDRAMtes_bsp/\libhal_bsp.a(alt_do_ctors.o)
                0x0000000004008260                _do_ctors
 .text          0x00000000040082a8        0xc ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
                0x00000000040082a8                alt_icache_flush_all
 .text          0x00000000040082b4        0x8 ../SDRAMtes_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
                0x00000000040082b4                altera_nios2_gen2_irq_init
 .text          0x00000000040082bc       0x38 ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush.o)
                0x00000000040082bc                alt_icache_flush
 *(.gnu.warning.*)
 *(.fini)
                [!provide]                        PROVIDE (__etext, ABSOLUTE (.))
                [!provide]                        PROVIDE (_etext, ABSOLUTE (.))
                [!provide]                        PROVIDE (etext, ABSOLUTE (.))
 *(.eh_frame_hdr)
                0x00000000040082f4                . = ALIGN (0x4)
                [!provide]                        PROVIDE (__preinit_array_start, ABSOLUTE (.))
 *(.preinit_array)
                [!provide]                        PROVIDE (__preinit_array_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (__init_array_start, ABSOLUTE (.))
 *(.init_array)
                [!provide]                        PROVIDE (__init_array_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (__fini_array_start, ABSOLUTE (.))
 *(.fini_array)
                [!provide]                        PROVIDE (__fini_array_end, ABSOLUTE (.))
 *(.eh_frame)
 *(.gcc_except_table .gcc_except_table.*)
 *(.dynamic)
                0x00000000040082f4                PROVIDE (__CTOR_LIST__, ABSOLUTE (.))
 *(.ctors)
 *(SORT(.ctors.*))
                0x00000000040082f4                PROVIDE (__CTOR_END__, ABSOLUTE (.))
                [!provide]                        PROVIDE (__DTOR_LIST__, ABSOLUTE (.))
 *(.dtors)
 *(SORT(.dtors.*))
                [!provide]                        PROVIDE (__DTOR_END__, ABSOLUTE (.))
 *(.jcr)
                0x00000000040082f4                . = ALIGN (0x4)

.rodata         0x00000000040082f4        0x0
                0x00000000040082f4                PROVIDE (__ram_rodata_start, ABSOLUTE (.))
                0x00000000040082f4                . = ALIGN (0x4)
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 *(.rodata1)
                0x00000000040082f4                . = ALIGN (0x4)
                0x00000000040082f4                PROVIDE (__ram_rodata_end, ABSOLUTE (.))
                0x00000000040082f4                PROVIDE (__flash_rodata_start, LOADADDR (.rodata))

.rwdata         0x00000000040082f4        0x0
                0x00000000040082f4                PROVIDE (__ram_rwdata_start, ABSOLUTE (.))
                0x00000000040082f4                . = ALIGN (0x4)
 *(.got.plt)
 *(.got)
 *(.data1)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x00000000040082f4        0x0 ../SDRAMtes_bsp//obj/HAL/src/crt0.o
 .data          0x00000000040082f4        0x0 obj/default/hello_world_small.o
 .data          0x00000000040082f4        0x0 ../SDRAMtes_bsp/\libhal_bsp.a(alt_load.o)
 .data          0x00000000040082f4        0x0 ../SDRAMtes_bsp/\libhal_bsp.a(alt_main.o)
 .data          0x00000000040082f4        0x0 ../SDRAMtes_bsp/\libhal_bsp.a(alt_sys_init.o)
 .data          0x00000000040082f4        0x0 ../SDRAMtes_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .data          0x00000000040082f4        0x0 ../SDRAMtes_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .data          0x00000000040082f4        0x0 ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .data          0x00000000040082f4        0x0 ../SDRAMtes_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .data          0x00000000040082f4        0x0 ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush.o)
                0x00000000040102f4                _gp = ABSOLUTE ((. + 0x8000))
                [!provide]                        PROVIDE (gp, _gp)
 *(.rwdata .rwdata.*)
 *(.sdata .sdata.* .gnu.linkonce.s.*)
 *(.sdata2 .sdata2.* .gnu.linkonce.s2.*)
                0x00000000040082f4                . = ALIGN (0x4)
                0x00000000040082f4                _edata = ABSOLUTE (.)
                [!provide]                        PROVIDE (edata, ABSOLUTE (.))
                0x00000000040082f4                PROVIDE (__ram_rwdata_end, ABSOLUTE (.))
                0x00000000040082f4                PROVIDE (__flash_rwdata_start, LOADADDR (.rwdata))

.bss            0x00000000040082f4        0xc
                0x00000000040082f4                __bss_start = ABSOLUTE (.)
                [!provide]                        PROVIDE (__sbss_start, ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_start, ABSOLUTE (.))
 *(.dynsbss)
 *(.sbss .sbss.* .gnu.linkonce.sb.*)
 .sbss          0x00000000040082f4        0xc ../SDRAMtes_bsp/\libhal_bsp.a(alt_main.o)
                0x00000000040082f4                alt_envp
                0x00000000040082f8                alt_argv
                0x00000000040082fc                alt_argc
 *(.sbss2 .sbss2.* .gnu.linkonce.sb2.*)
 *(.scommon)
                [!provide]                        PROVIDE (__sbss_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_end, ABSOLUTE (.))
 *(.dynbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x0000000004008300        0x0 ../SDRAMtes_bsp//obj/HAL/src/crt0.o
 .bss           0x0000000004008300        0x0 obj/default/hello_world_small.o
 .bss           0x0000000004008300        0x0 ../SDRAMtes_bsp/\libhal_bsp.a(alt_load.o)
 .bss           0x0000000004008300        0x0 ../SDRAMtes_bsp/\libhal_bsp.a(alt_main.o)
 .bss           0x0000000004008300        0x0 ../SDRAMtes_bsp/\libhal_bsp.a(alt_sys_init.o)
 .bss           0x0000000004008300        0x0 ../SDRAMtes_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .bss           0x0000000004008300        0x0 ../SDRAMtes_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .bss           0x0000000004008300        0x0 ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .bss           0x0000000004008300        0x0 ../SDRAMtes_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .bss           0x0000000004008300        0x0 ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush.o)
 *(COMMON)
                0x0000000004008300                . = ALIGN (0x4)
                0x0000000004008300                __bss_end = ABSOLUTE (.)

.new_sdram_controller_0
                0x0000000002000000        0x0 load address 0x0000000004008300
                [!provide]                        PROVIDE (_alt_partition_new_sdram_controller_0_start, ABSOLUTE (.))
 *(.new_sdram_controller_0 .new_sdram_controller_0. new_sdram_controller_0.*)
                0x0000000002000000                . = ALIGN (0x4)
                [!provide]                        PROVIDE (_alt_partition_new_sdram_controller_0_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (_alt_partition_new_sdram_controller_0_load_addr, LOADADDR (.new_sdram_controller_0))

.onchip_memory2_0
                0x0000000004008300        0x0
                [!provide]                        PROVIDE (_alt_partition_onchip_memory2_0_start, ABSOLUTE (.))
 *(.onchip_memory2_0 .onchip_memory2_0. onchip_memory2_0.*)
                0x0000000004008300                . = ALIGN (0x4)
                [!provide]                        PROVIDE (_alt_partition_onchip_memory2_0_end, ABSOLUTE (.))
                0x0000000004008300                _end = ABSOLUTE (.)
                0x0000000004008300                end = ABSOLUTE (.)
                0x0000000004008300                __alt_stack_base = ABSOLUTE (.)
                [!provide]                        PROVIDE (_alt_partition_onchip_memory2_0_load_addr, LOADADDR (.onchip_memory2_0))

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.stab.excl
 *(.stab.excl)

.stab.exclstr
 *(.stab.exclstr)

.stab.index
 *(.stab.index)

.stab.indexstr
 *(.stab.indexstr)

.comment        0x0000000000000000       0x23
 *(.comment)
 .comment       0x0000000000000000       0x23 obj/default/hello_world_small.o
                                         0x24 (size before relaxing)
 .comment       0x0000000000000023       0x24 ../SDRAMtes_bsp/\libhal_bsp.a(alt_load.o)
 .comment       0x0000000000000023       0x24 ../SDRAMtes_bsp/\libhal_bsp.a(alt_main.o)
 .comment       0x0000000000000023       0x24 ../SDRAMtes_bsp/\libhal_bsp.a(alt_sys_init.o)
 .comment       0x0000000000000023       0x24 ../SDRAMtes_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .comment       0x0000000000000023       0x24 ../SDRAMtes_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .comment       0x0000000000000023       0x24 ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .comment       0x0000000000000023       0x24 ../SDRAMtes_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .comment       0x0000000000000023       0x24 ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush.o)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x0000000000000000      0x148
 *(.debug_aranges)
 .debug_aranges
                0x0000000000000000       0x28 ../SDRAMtes_bsp//obj/HAL/src/crt0.o
 .debug_aranges
                0x0000000000000028       0x20 obj/default/hello_world_small.o
 .debug_aranges
                0x0000000000000048       0x20 ../SDRAMtes_bsp/\libhal_bsp.a(alt_load.o)
 .debug_aranges
                0x0000000000000068       0x20 ../SDRAMtes_bsp/\libhal_bsp.a(alt_main.o)
 .debug_aranges
                0x0000000000000088       0x20 ../SDRAMtes_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_aranges
                0x00000000000000a8       0x20 ../SDRAMtes_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_aranges
                0x00000000000000c8       0x20 ../SDRAMtes_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .debug_aranges
                0x00000000000000e8       0x20 ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_aranges
                0x0000000000000108       0x20 ../SDRAMtes_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_aranges
                0x0000000000000128       0x20 ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x0000000000000000      0x9d3
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x0000000000000000       0x8e ../SDRAMtes_bsp//obj/HAL/src/crt0.o
 .debug_info    0x000000000000008e      0x152 obj/default/hello_world_small.o
 .debug_info    0x00000000000001e0      0x1c9 ../SDRAMtes_bsp/\libhal_bsp.a(alt_load.o)
 .debug_info    0x00000000000003a9      0x1a3 ../SDRAMtes_bsp/\libhal_bsp.a(alt_main.o)
 .debug_info    0x000000000000054c      0x10f ../SDRAMtes_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_info    0x000000000000065b       0xa6 ../SDRAMtes_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_info    0x0000000000000701       0x84 ../SDRAMtes_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .debug_info    0x0000000000000785       0xb8 ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_info    0x000000000000083d       0xb8 ../SDRAMtes_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_info    0x00000000000008f5       0xde ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush.o)

.debug_abbrev   0x0000000000000000      0x5c3
 *(.debug_abbrev)
 .debug_abbrev  0x0000000000000000       0x12 ../SDRAMtes_bsp//obj/HAL/src/crt0.o
 .debug_abbrev  0x0000000000000012       0xc8 obj/default/hello_world_small.o
 .debug_abbrev  0x00000000000000da       0xd8 ../SDRAMtes_bsp/\libhal_bsp.a(alt_load.o)
 .debug_abbrev  0x00000000000001b2       0xf5 ../SDRAMtes_bsp/\libhal_bsp.a(alt_main.o)
 .debug_abbrev  0x00000000000002a7       0xd8 ../SDRAMtes_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_abbrev  0x000000000000037f       0x5a ../SDRAMtes_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_abbrev  0x00000000000003d9       0x79 ../SDRAMtes_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .debug_abbrev  0x0000000000000452       0x6f ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_abbrev  0x00000000000004c1       0x67 ../SDRAMtes_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_abbrev  0x0000000000000528       0x9b ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush.o)

.debug_line     0x0000000000000000      0x64a
 *(.debug_line)
 .debug_line    0x0000000000000000       0x72 ../SDRAMtes_bsp//obj/HAL/src/crt0.o
 .debug_line    0x0000000000000072      0x157 obj/default/hello_world_small.o
 .debug_line    0x00000000000001c9       0xa4 ../SDRAMtes_bsp/\libhal_bsp.a(alt_load.o)
 .debug_line    0x000000000000026d       0xed ../SDRAMtes_bsp/\libhal_bsp.a(alt_main.o)
 .debug_line    0x000000000000035a       0xbf ../SDRAMtes_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_line    0x0000000000000419       0x5a ../SDRAMtes_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_line    0x0000000000000473       0x60 ../SDRAMtes_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .debug_line    0x00000000000004d3       0x6e ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_line    0x0000000000000541       0x8c ../SDRAMtes_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_line    0x00000000000005cd       0x7d ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush.o)

.debug_frame    0x0000000000000000      0x16c
 *(.debug_frame)
 .debug_frame   0x0000000000000000       0x20 obj/default/hello_world_small.o
 .debug_frame   0x0000000000000020       0x30 ../SDRAMtes_bsp/\libhal_bsp.a(alt_load.o)
 .debug_frame   0x0000000000000050       0x2c ../SDRAMtes_bsp/\libhal_bsp.a(alt_main.o)
 .debug_frame   0x000000000000007c       0x3c ../SDRAMtes_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_frame   0x00000000000000b8       0x20 ../SDRAMtes_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_frame   0x00000000000000d8       0x34 ../SDRAMtes_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .debug_frame   0x000000000000010c       0x20 ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_frame   0x000000000000012c       0x20 ../SDRAMtes_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_frame   0x000000000000014c       0x20 ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush.o)

.debug_str      0x0000000000000000      0x4d1
 *(.debug_str)
 .debug_str     0x0000000000000000      0x132 obj/default/hello_world_small.o
                                        0x174 (size before relaxing)
 .debug_str     0x0000000000000132      0x1d0 ../SDRAMtes_bsp/\libhal_bsp.a(alt_load.o)
                                        0x259 (size before relaxing)
 .debug_str     0x0000000000000302       0xba ../SDRAMtes_bsp/\libhal_bsp.a(alt_main.o)
                                        0x205 (size before relaxing)
 .debug_str     0x00000000000003bc       0x4d ../SDRAMtes_bsp/\libhal_bsp.a(alt_sys_init.o)
                                        0x1ce (size before relaxing)
 .debug_str     0x0000000000000409       0x1f ../SDRAMtes_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
                                        0x172 (size before relaxing)
 .debug_str     0x0000000000000428       0x3e ../SDRAMtes_bsp/\libhal_bsp.a(alt_do_ctors.o)
                                         0xed (size before relaxing)
 .debug_str     0x0000000000000466       0x30 ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
                                        0x183 (size before relaxing)
 .debug_str     0x0000000000000496       0x20 ../SDRAMtes_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
                                        0x1a2 (size before relaxing)
 .debug_str     0x00000000000004b6       0x1b ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush.o)
                                        0x178 (size before relaxing)

.debug_loc      0x0000000000000000      0x11e
 *(.debug_loc)
 .debug_loc     0x0000000000000000       0x61 obj/default/hello_world_small.o
 .debug_loc     0x0000000000000061       0x21 ../SDRAMtes_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_loc     0x0000000000000082       0x1f ../SDRAMtes_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_loc     0x00000000000000a1       0x2b ../SDRAMtes_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .debug_loc     0x00000000000000cc       0x52 ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.debug_alt_sim_info
                0x0000000000000000       0x30
 *(.debug_alt_sim_info)
 .debug_alt_sim_info
                0x0000000000000000       0x30 ../SDRAMtes_bsp//obj/HAL/src/crt0.o
                0x0000000004010000                __alt_data_end = 0x4010000
                0x0000000004010000                PROVIDE (__alt_stack_pointer, __alt_data_end)
                [!provide]                        PROVIDE (__alt_stack_limit, __alt_stack_base)
                [!provide]                        PROVIDE (__alt_heap_start, end)
                [!provide]                        PROVIDE (__alt_heap_limit, 0x4010000)
OUTPUT(SDRAMtes.elf elf32-littlenios2)

.debug_ranges   0x0000000000000000       0x88
 .debug_ranges  0x0000000000000000       0x20 ../SDRAMtes_bsp//obj/HAL/src/crt0.o
 .debug_ranges  0x0000000000000020       0x10 obj/default/hello_world_small.o
 .debug_ranges  0x0000000000000030       0x48 ../SDRAMtes_bsp/\libhal_bsp.a(alt_load.o)
 .debug_ranges  0x0000000000000078       0x10 ../SDRAMtes_bsp/\libhal_bsp.a(alt_icache_flush.o)
