#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Sat Mar 15 20:17:42 2025
# Process ID         : 16572
# Current directory  : C:/FPGA/logtel/blk_mem_gen_0_ex
# Command line       : vivado.exe -notrace -source c:/FPGA/logtel/lab20_AXI/lab20_AXI.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl
# Log file           : C:/FPGA/logtel/blk_mem_gen_0_ex/vivado.log
# Journal file       : C:/FPGA/logtel/blk_mem_gen_0_ex\vivado.jou
# Running On         : dvirhersh_comp
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16857 MB
# Swap memory        : 12893 MB
# Total Virtual      : 29750 MB
# Available Virtual  : 4550 MB
#-----------------------------------------------------------
start_gui
source c:/FPGA/logtel/lab20_AXI/lab20_AXI.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl -notrace
update_compile_order -fileset sources_1
launch_simulation
source blk_mem_gen_0_tb.tcl
restart
run 1 ms
save_wave_config {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg
set_property xsim.view C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg [get_filesets sim_1]
save_wave_config {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
save_wave_config {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.3 [current_project]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
endgroup
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
validate_bd_design
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:axi_uartlite:2.0 [get_ips  design_1_axi_uartlite_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_axi_uartlite_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/jtag_axi_0/M_AXI} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz/reset]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz/clk_in1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/rx]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/tx]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/interrupt]
endgroup
set_property name interrupt [get_bd_ports interrupt_0]
set_property name tx [get_bd_ports tx_0]
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_ports usb_uart]
save_bd_design
regenerate_bd_layout
set_property name rx [get_bd_ports rx_0]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
save_bd_design
set_property name reset_1 [get_bd_ports reset_0]
set_property name clk_in1 [get_bd_ports clk_in1_0]
save_bd_design
validate_bd_design
regenerate_bd_layout
save_bd_design
add_files -fileset constrs_1 -norecurse {{C:/FPGA/logtel/lab20_AXI/bh_llb (1).xdc}}
add_files -fileset constrs_1 -norecurse {{C:/FPGA/logtel/lab20_AXI/bh_llb (1).xdc}}
add_files -fileset constrs_1 -norecurse {{C:/FPGA/logtel/blk_mem_gen_0_ex/bh_llb (1).xdc}}
add_files -fileset constrs_1 -norecurse {{C:/FPGA/logtel/blk_mem_gen_0_ex/bh_llb (1).xdc}}
add_files -fileset constrs_1 -norecurse C:/FPGA/logtel/blk_mem_gen_0_ex/bh_llb.xdc
source C:/FPGA/logtel/blk_mem_gen_0_ex/bh_demo_uart_transsmit.tcl
validate_bd_design -force
open_bd_design {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
save_bd_design
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_nets reset_1] [get_bd_cells rst_clk_wiz_100M]
delete_bd_objs [get_bd_ports reset]
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
regenerate_bd_layout
undo
regenerate_bd_layout
connect_bd_net [get_bd_pins clk_wiz/locked] [get_bd_pins jtag_axi_0/aresetn]
undo
delete_bd_objs [get_bd_nets rst_clk_wiz_100M_peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins jtag_axi_0/aresetn]
endgroup
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_ports aresetn_0] [get_bd_pins axi_smc/aresetn]
regenerate_bd_layout
connect_bd_net [get_bd_ports aresetn_0] [get_bd_pins axi_uartlite_0/s_axi_aresetn]
save_bd_design
validate_bd_design
save_bd_design
regenerate_bd_layout
source C:/FPGA/logtel/blk_mem_gen_0_ex/bh_demo_uart_transsmit.tcl
regenerate_bd_layout
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_bd_design {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd}
open_run impl_1
make_wrapper -files [get_files C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
open_bd_design {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
save_bd_design
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_ports UART_0]
save_bd_design
make_wrapper -files [get_files C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
