scheduler = fixed
stages = virgil,init,opt1,emit-c
object-model = direct
compress = true
avr-rom = true
component-structs = false
compress-array-refs = false
