\doxysection{D\+:/\+Projects/\+Raspberrypi\+\_\+pico/pico\+\_\+freertos\+\_\+final/freertos\+\_\+pico2/pico\+\_\+freertos/\+Free\+RTOS-\/\+Kernel/portable/\+IAR/\+ARM\+\_\+\+CA9/portmacro.h File Reference}
\hypertarget{_i_a_r_2_a_r_m___c_a9_2portmacro_8h}{}\label{_i_a_r_2_a_r_m___c_a9_2portmacro_8h}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/IAR/ARM\_CA9/portmacro.h@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/IAR/ARM\_CA9/portmacro.h}}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_aef759bb23752dffedb587382edfbba32}{port\+ICCPMR\+\_\+\+PRIORITY\+\_\+\+MASK\+\_\+\+OFFSET}}~( 0x04 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a8019975f7fa30cee31d4cedd78d6dde0}{port\+ICCIAR\+\_\+\+INTERRUPT\+\_\+\+ACKNOWLEDGE\+\_\+\+OFFSET}}~( 0x0C )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a6251224634033f217bffae2158763272}{port\+ICCEOIR\+\_\+\+END\+\_\+\+OF\+\_\+\+INTERRUPT\+\_\+\+OFFSET}}~( 0x10 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_ab7dacdabd0aa6b4d9531911826d36414}{port\+ICCBPR\+\_\+\+BINARY\+\_\+\+POINT\+\_\+\+OFFSET}}~( 0x08 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a404afbfc32feb77fb5f3ed1cd4f79f22}{port\+ICCRPR\+\_\+\+RUNNING\+\_\+\+PRIORITY\+\_\+\+OFFSET}}~( 0x14 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a70974ca327267f587524eb0c0700c359}{port\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+CPU\+\_\+\+INTERFACE\+\_\+\+ADDRESS}}~( config\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+BASE\+\_\+\+ADDRESS + config\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+CPU\+\_\+\+INTERFACE\+\_\+\+OFFSET )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_aba37a58c09c5a8ac522137ac63f1de6b}{port\+ICCPMR\+\_\+\+PRIORITY\+\_\+\+MASK\+\_\+\+REGISTER}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) ( \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a70974ca327267f587524eb0c0700c359}{port\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+CPU\+\_\+\+INTERFACE\+\_\+\+ADDRESS}} + \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_aef759bb23752dffedb587382edfbba32}{port\+ICCPMR\+\_\+\+PRIORITY\+\_\+\+MASK\+\_\+\+OFFSET}} ) ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a468d581c03cd0c8058d7ade3535ea404}{port\+ICCIAR\+\_\+\+INTERRUPT\+\_\+\+ACKNOWLEDGE\+\_\+\+REGISTER\+\_\+\+ADDRESS}}~( \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a70974ca327267f587524eb0c0700c359}{port\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+CPU\+\_\+\+INTERFACE\+\_\+\+ADDRESS}} + \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a8019975f7fa30cee31d4cedd78d6dde0}{port\+ICCIAR\+\_\+\+INTERRUPT\+\_\+\+ACKNOWLEDGE\+\_\+\+OFFSET}} )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_ae08992caa611c2bc4f2607649f08f235}{port\+ICCEOIR\+\_\+\+END\+\_\+\+OF\+\_\+\+INTERRUPT\+\_\+\+REGISTER\+\_\+\+ADDRESS}}~( \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a70974ca327267f587524eb0c0700c359}{port\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+CPU\+\_\+\+INTERFACE\+\_\+\+ADDRESS}} + \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a6251224634033f217bffae2158763272}{port\+ICCEOIR\+\_\+\+END\+\_\+\+OF\+\_\+\+INTERRUPT\+\_\+\+OFFSET}} )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a3ab612f092e436d6e29c15eb8c03e088}{port\+ICCPMR\+\_\+\+PRIORITY\+\_\+\+MASK\+\_\+\+REGISTER\+\_\+\+ADDRESS}}~( \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a70974ca327267f587524eb0c0700c359}{port\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+CPU\+\_\+\+INTERFACE\+\_\+\+ADDRESS}} + \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_aef759bb23752dffedb587382edfbba32}{port\+ICCPMR\+\_\+\+PRIORITY\+\_\+\+MASK\+\_\+\+OFFSET}} )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_ae3a56ce76cb4982e281f80e67b89ae94}{port\+ICCBPR\+\_\+\+BINARY\+\_\+\+POINT\+\_\+\+REGISTER}}~( \texorpdfstring{$\ast$}{*}( ( const volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) ( \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a70974ca327267f587524eb0c0700c359}{port\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+CPU\+\_\+\+INTERFACE\+\_\+\+ADDRESS}} + \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_ab7dacdabd0aa6b4d9531911826d36414}{port\+ICCBPR\+\_\+\+BINARY\+\_\+\+POINT\+\_\+\+OFFSET}} ) ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_ad6ba327e91ebb8ef4443157fb16539dd}{port\+ICCRPR\+\_\+\+RUNNING\+\_\+\+PRIORITY\+\_\+\+REGISTER}}~( \texorpdfstring{$\ast$}{*}( ( const volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) ( \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a70974ca327267f587524eb0c0700c359}{port\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+CPU\+\_\+\+INTERFACE\+\_\+\+ADDRESS}} + \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a404afbfc32feb77fb5f3ed1cd4f79f22}{port\+ICCRPR\+\_\+\+RUNNING\+\_\+\+PRIORITY\+\_\+\+OFFSET}} ) ) )
\end{DoxyCompactItemize}


\label{doc-define-members}
\Hypertarget{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_ab7dacdabd0aa6b4d9531911826d36414}\index{portmacro.h@{portmacro.h}!portICCBPR\_BINARY\_POINT\_OFFSET@{portICCBPR\_BINARY\_POINT\_OFFSET}}
\index{portICCBPR\_BINARY\_POINT\_OFFSET@{portICCBPR\_BINARY\_POINT\_OFFSET}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portICCBPR\_BINARY\_POINT\_OFFSET}{portICCBPR\_BINARY\_POINT\_OFFSET}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_ab7dacdabd0aa6b4d9531911826d36414} 
\#define port\+ICCBPR\+\_\+\+BINARY\+\_\+\+POINT\+\_\+\+OFFSET~( 0x08 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source_l00195}{195}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_ae3a56ce76cb4982e281f80e67b89ae94}\index{portmacro.h@{portmacro.h}!portICCBPR\_BINARY\_POINT\_REGISTER@{portICCBPR\_BINARY\_POINT\_REGISTER}}
\index{portICCBPR\_BINARY\_POINT\_REGISTER@{portICCBPR\_BINARY\_POINT\_REGISTER}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portICCBPR\_BINARY\_POINT\_REGISTER}{portICCBPR\_BINARY\_POINT\_REGISTER}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_ae3a56ce76cb4982e281f80e67b89ae94} 
\#define port\+ICCBPR\+\_\+\+BINARY\+\_\+\+POINT\+\_\+\+REGISTER~( \texorpdfstring{$\ast$}{*}( ( const volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) ( \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a70974ca327267f587524eb0c0700c359}{port\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+CPU\+\_\+\+INTERFACE\+\_\+\+ADDRESS}} + \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_ab7dacdabd0aa6b4d9531911826d36414}{port\+ICCBPR\+\_\+\+BINARY\+\_\+\+POINT\+\_\+\+OFFSET}} ) ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source_l00203}{203}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a6251224634033f217bffae2158763272}\index{portmacro.h@{portmacro.h}!portICCEOIR\_END\_OF\_INTERRUPT\_OFFSET@{portICCEOIR\_END\_OF\_INTERRUPT\_OFFSET}}
\index{portICCEOIR\_END\_OF\_INTERRUPT\_OFFSET@{portICCEOIR\_END\_OF\_INTERRUPT\_OFFSET}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portICCEOIR\_END\_OF\_INTERRUPT\_OFFSET}{portICCEOIR\_END\_OF\_INTERRUPT\_OFFSET}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a6251224634033f217bffae2158763272} 
\#define port\+ICCEOIR\+\_\+\+END\+\_\+\+OF\+\_\+\+INTERRUPT\+\_\+\+OFFSET~( 0x10 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source_l00194}{194}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_ae08992caa611c2bc4f2607649f08f235}\index{portmacro.h@{portmacro.h}!portICCEOIR\_END\_OF\_INTERRUPT\_REGISTER\_ADDRESS@{portICCEOIR\_END\_OF\_INTERRUPT\_REGISTER\_ADDRESS}}
\index{portICCEOIR\_END\_OF\_INTERRUPT\_REGISTER\_ADDRESS@{portICCEOIR\_END\_OF\_INTERRUPT\_REGISTER\_ADDRESS}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portICCEOIR\_END\_OF\_INTERRUPT\_REGISTER\_ADDRESS}{portICCEOIR\_END\_OF\_INTERRUPT\_REGISTER\_ADDRESS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_ae08992caa611c2bc4f2607649f08f235} 
\#define port\+ICCEOIR\+\_\+\+END\+\_\+\+OF\+\_\+\+INTERRUPT\+\_\+\+REGISTER\+\_\+\+ADDRESS~( \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a70974ca327267f587524eb0c0700c359}{port\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+CPU\+\_\+\+INTERFACE\+\_\+\+ADDRESS}} + \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a6251224634033f217bffae2158763272}{port\+ICCEOIR\+\_\+\+END\+\_\+\+OF\+\_\+\+INTERRUPT\+\_\+\+OFFSET}} )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source_l00201}{201}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a8019975f7fa30cee31d4cedd78d6dde0}\index{portmacro.h@{portmacro.h}!portICCIAR\_INTERRUPT\_ACKNOWLEDGE\_OFFSET@{portICCIAR\_INTERRUPT\_ACKNOWLEDGE\_OFFSET}}
\index{portICCIAR\_INTERRUPT\_ACKNOWLEDGE\_OFFSET@{portICCIAR\_INTERRUPT\_ACKNOWLEDGE\_OFFSET}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portICCIAR\_INTERRUPT\_ACKNOWLEDGE\_OFFSET}{portICCIAR\_INTERRUPT\_ACKNOWLEDGE\_OFFSET}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a8019975f7fa30cee31d4cedd78d6dde0} 
\#define port\+ICCIAR\+\_\+\+INTERRUPT\+\_\+\+ACKNOWLEDGE\+\_\+\+OFFSET~( 0x0C )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source_l00193}{193}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a468d581c03cd0c8058d7ade3535ea404}\index{portmacro.h@{portmacro.h}!portICCIAR\_INTERRUPT\_ACKNOWLEDGE\_REGISTER\_ADDRESS@{portICCIAR\_INTERRUPT\_ACKNOWLEDGE\_REGISTER\_ADDRESS}}
\index{portICCIAR\_INTERRUPT\_ACKNOWLEDGE\_REGISTER\_ADDRESS@{portICCIAR\_INTERRUPT\_ACKNOWLEDGE\_REGISTER\_ADDRESS}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portICCIAR\_INTERRUPT\_ACKNOWLEDGE\_REGISTER\_ADDRESS}{portICCIAR\_INTERRUPT\_ACKNOWLEDGE\_REGISTER\_ADDRESS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a468d581c03cd0c8058d7ade3535ea404} 
\#define port\+ICCIAR\+\_\+\+INTERRUPT\+\_\+\+ACKNOWLEDGE\+\_\+\+REGISTER\+\_\+\+ADDRESS~( \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a70974ca327267f587524eb0c0700c359}{port\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+CPU\+\_\+\+INTERFACE\+\_\+\+ADDRESS}} + \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a8019975f7fa30cee31d4cedd78d6dde0}{port\+ICCIAR\+\_\+\+INTERRUPT\+\_\+\+ACKNOWLEDGE\+\_\+\+OFFSET}} )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source_l00200}{200}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_aef759bb23752dffedb587382edfbba32}\index{portmacro.h@{portmacro.h}!portICCPMR\_PRIORITY\_MASK\_OFFSET@{portICCPMR\_PRIORITY\_MASK\_OFFSET}}
\index{portICCPMR\_PRIORITY\_MASK\_OFFSET@{portICCPMR\_PRIORITY\_MASK\_OFFSET}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portICCPMR\_PRIORITY\_MASK\_OFFSET}{portICCPMR\_PRIORITY\_MASK\_OFFSET}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_aef759bb23752dffedb587382edfbba32} 
\#define port\+ICCPMR\+\_\+\+PRIORITY\+\_\+\+MASK\+\_\+\+OFFSET~( 0x04 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source_l00192}{192}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_aba37a58c09c5a8ac522137ac63f1de6b}\index{portmacro.h@{portmacro.h}!portICCPMR\_PRIORITY\_MASK\_REGISTER@{portICCPMR\_PRIORITY\_MASK\_REGISTER}}
\index{portICCPMR\_PRIORITY\_MASK\_REGISTER@{portICCPMR\_PRIORITY\_MASK\_REGISTER}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portICCPMR\_PRIORITY\_MASK\_REGISTER}{portICCPMR\_PRIORITY\_MASK\_REGISTER}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_aba37a58c09c5a8ac522137ac63f1de6b} 
\#define port\+ICCPMR\+\_\+\+PRIORITY\+\_\+\+MASK\+\_\+\+REGISTER~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) ( \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a70974ca327267f587524eb0c0700c359}{port\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+CPU\+\_\+\+INTERFACE\+\_\+\+ADDRESS}} + \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_aef759bb23752dffedb587382edfbba32}{port\+ICCPMR\+\_\+\+PRIORITY\+\_\+\+MASK\+\_\+\+OFFSET}} ) ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source_l00199}{199}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a3ab612f092e436d6e29c15eb8c03e088}\index{portmacro.h@{portmacro.h}!portICCPMR\_PRIORITY\_MASK\_REGISTER\_ADDRESS@{portICCPMR\_PRIORITY\_MASK\_REGISTER\_ADDRESS}}
\index{portICCPMR\_PRIORITY\_MASK\_REGISTER\_ADDRESS@{portICCPMR\_PRIORITY\_MASK\_REGISTER\_ADDRESS}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portICCPMR\_PRIORITY\_MASK\_REGISTER\_ADDRESS}{portICCPMR\_PRIORITY\_MASK\_REGISTER\_ADDRESS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a3ab612f092e436d6e29c15eb8c03e088} 
\#define port\+ICCPMR\+\_\+\+PRIORITY\+\_\+\+MASK\+\_\+\+REGISTER\+\_\+\+ADDRESS~( \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a70974ca327267f587524eb0c0700c359}{port\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+CPU\+\_\+\+INTERFACE\+\_\+\+ADDRESS}} + \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_aef759bb23752dffedb587382edfbba32}{port\+ICCPMR\+\_\+\+PRIORITY\+\_\+\+MASK\+\_\+\+OFFSET}} )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source_l00202}{202}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a404afbfc32feb77fb5f3ed1cd4f79f22}\index{portmacro.h@{portmacro.h}!portICCRPR\_RUNNING\_PRIORITY\_OFFSET@{portICCRPR\_RUNNING\_PRIORITY\_OFFSET}}
\index{portICCRPR\_RUNNING\_PRIORITY\_OFFSET@{portICCRPR\_RUNNING\_PRIORITY\_OFFSET}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portICCRPR\_RUNNING\_PRIORITY\_OFFSET}{portICCRPR\_RUNNING\_PRIORITY\_OFFSET}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a404afbfc32feb77fb5f3ed1cd4f79f22} 
\#define port\+ICCRPR\+\_\+\+RUNNING\+\_\+\+PRIORITY\+\_\+\+OFFSET~( 0x14 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source_l00196}{196}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_ad6ba327e91ebb8ef4443157fb16539dd}\index{portmacro.h@{portmacro.h}!portICCRPR\_RUNNING\_PRIORITY\_REGISTER@{portICCRPR\_RUNNING\_PRIORITY\_REGISTER}}
\index{portICCRPR\_RUNNING\_PRIORITY\_REGISTER@{portICCRPR\_RUNNING\_PRIORITY\_REGISTER}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portICCRPR\_RUNNING\_PRIORITY\_REGISTER}{portICCRPR\_RUNNING\_PRIORITY\_REGISTER}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_ad6ba327e91ebb8ef4443157fb16539dd} 
\#define port\+ICCRPR\+\_\+\+RUNNING\+\_\+\+PRIORITY\+\_\+\+REGISTER~( \texorpdfstring{$\ast$}{*}( ( const volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) ( \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a70974ca327267f587524eb0c0700c359}{port\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+CPU\+\_\+\+INTERFACE\+\_\+\+ADDRESS}} + \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a404afbfc32feb77fb5f3ed1cd4f79f22}{port\+ICCRPR\+\_\+\+RUNNING\+\_\+\+PRIORITY\+\_\+\+OFFSET}} ) ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source_l00204}{204}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a70974ca327267f587524eb0c0700c359}\index{portmacro.h@{portmacro.h}!portINTERRUPT\_CONTROLLER\_CPU\_INTERFACE\_ADDRESS@{portINTERRUPT\_CONTROLLER\_CPU\_INTERFACE\_ADDRESS}}
\index{portINTERRUPT\_CONTROLLER\_CPU\_INTERFACE\_ADDRESS@{portINTERRUPT\_CONTROLLER\_CPU\_INTERFACE\_ADDRESS}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portINTERRUPT\_CONTROLLER\_CPU\_INTERFACE\_ADDRESS}{portINTERRUPT\_CONTROLLER\_CPU\_INTERFACE\_ADDRESS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_a70974ca327267f587524eb0c0700c359} 
\#define port\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+CPU\+\_\+\+INTERFACE\+\_\+\+ADDRESS~( config\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+BASE\+\_\+\+ADDRESS + config\+INTERRUPT\+\_\+\+CONTROLLER\+\_\+\+CPU\+\_\+\+INTERFACE\+\_\+\+OFFSET )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source_l00198}{198}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a9_2portmacro_8h_source}{portmacro.\+h}}.

