{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648478044279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648478044279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 22:34:04 2022 " "Processing started: Mon Mar 28 22:34:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648478044279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648478044279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Segment_7 -c Segment_7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Segment_7 -c Segment_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648478044279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648478044611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648478044611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_7.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_7 " "Found entity 1: Segment_7" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648478050190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648478050190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Segment_7 " "Elaborating entity \"Segment_7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648478050210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Segment_7.v(18) " "Verilog HDL assignment warning at Segment_7.v(18): truncated value with size 32 to match size of target (28)" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648478050211 "|Segment_7"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "Decoder Decoder Segment_7.v(22) " "Verilog HDL warning at Segment_7.v(22): variable Decoder in static task or function Decoder may have unintended latch behavior" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 22 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1648478050212 "|Segment_7"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "Decoder Segment_7.v(22) " "Verilog HDL Function Declaration warning at Segment_7.v(22): function \"Decoder\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 22 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1648478050212 "|Segment_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Segment_7.v(74) " "Verilog HDL assignment warning at Segment_7.v(74): truncated value with size 32 to match size of target (4)" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648478050212 "|Segment_7"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "Encoder Encoder Segment_7.v(43) " "Verilog HDL warning at Segment_7.v(43): variable Encoder in static task or function Encoder may have unintended latch behavior" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 43 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1648478050212 "|Segment_7"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "Encoder Segment_7.v(43) " "Verilog HDL Function Declaration warning at Segment_7.v(43): function \"Encoder\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 43 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1648478050212 "|Segment_7"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Decoder 0 Segment_7.v(22) " "Net \"Decoder\" at Segment_7.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648478050213 "|Segment_7"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Encoder 0 Segment_7.v(43) " "Net \"Encoder\" at Segment_7.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648478050213 "|Segment_7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT Segment_7.v(3) " "Output port \"OUT\" at Segment_7.v(3) has no driver" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648478050213 "|Segment_7"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[0\] GND " "Pin \"OUT\[0\]\" is stuck at GND" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648478050566 "|Segment_7|OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[1\] GND " "Pin \"OUT\[1\]\" is stuck at GND" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648478050566 "|Segment_7|OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[2\] GND " "Pin \"OUT\[2\]\" is stuck at GND" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648478050566 "|Segment_7|OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[3\] GND " "Pin \"OUT\[3\]\" is stuck at GND" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648478050566 "|Segment_7|OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[4\] GND " "Pin \"OUT\[4\]\" is stuck at GND" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648478050566 "|Segment_7|OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_COM\[0\] GND " "Pin \"SEG_COM\[0\]\" is stuck at GND" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648478050566 "|Segment_7|SEG_COM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_COM\[1\] GND " "Pin \"SEG_COM\[1\]\" is stuck at GND" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648478050566 "|Segment_7|SEG_COM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_COM\[2\] GND " "Pin \"SEG_COM\[2\]\" is stuck at GND" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648478050566 "|Segment_7|SEG_COM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_COM\[3\] VCC " "Pin \"SEG_COM\[3\]\" is stuck at VCC" {  } { { "Segment_7.v" "" { Text "C:/FPGA/0328_Hw/Segment_7/Segment_7.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648478050566 "|Segment_7|SEG_COM[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648478050566 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648478050628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648478050850 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648478050850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648478050872 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648478050872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648478050872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648478050872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648478050880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 22:34:10 2022 " "Processing ended: Mon Mar 28 22:34:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648478050880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648478050880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648478050880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648478050880 ""}
