//! **************************************************************************
// Written by: Map P.20131013 on Thu Feb 27 11:51:53 2020
//! **************************************************************************

SCHEMATIC START;
COMP "clk" LOCATE = SITE "V10" LEVEL 1;
COMP "rgb<0>" LOCATE = SITE "U7" LEVEL 1;
COMP "rgb<1>" LOCATE = SITE "V7" LEVEL 1;
COMP "rgb<2>" LOCATE = SITE "N7" LEVEL 1;
COMP "rgb<3>" LOCATE = SITE "P8" LEVEL 1;
COMP "rgb<4>" LOCATE = SITE "T6" LEVEL 1;
COMP "rgb<5>" LOCATE = SITE "V6" LEVEL 1;
COMP "rgb<6>" LOCATE = SITE "R7" LEVEL 1;
COMP "rgb<7>" LOCATE = SITE "T7" LEVEL 1;
COMP "hsync" LOCATE = SITE "N6" LEVEL 1;
COMP "sw<0>" LOCATE = SITE "T10" LEVEL 1;
COMP "sw<1>" LOCATE = SITE "T9" LEVEL 1;
COMP "sw<2>" LOCATE = SITE "V9" LEVEL 1;
COMP "sw<3>" LOCATE = SITE "M8" LEVEL 1;
COMP "sw<4>" LOCATE = SITE "N8" LEVEL 1;
COMP "sw<5>" LOCATE = SITE "U8" LEVEL 1;
COMP "sw<6>" LOCATE = SITE "V8" LEVEL 1;
COMP "sw<7>" LOCATE = SITE "T5" LEVEL 1;
COMP "vsync" LOCATE = SITE "P7" LEVEL 1;
TIMEGRP sys_clk_pin = BEL "vga_uut/pixel_reg_1" BEL "vga_uut/pixel_reg_0" BEL
        "vga_uut/v_count_9" BEL "vga_uut/v_count_8" BEL "vga_uut/v_count_7"
        BEL "vga_uut/v_count_6" BEL "vga_uut/v_count_5" BEL
        "vga_uut/v_count_4" BEL "vga_uut/v_count_3" BEL "vga_uut/v_count_2"
        BEL "vga_uut/v_count_1" BEL "vga_uut/v_count_0" BEL
        "vga_uut/h_count_9" BEL "vga_uut/h_count_8" BEL "vga_uut/h_count_7"
        BEL "vga_uut/h_count_6" BEL "vga_uut/h_count_5" BEL
        "vga_uut/h_count_4" BEL "vga_uut/h_count_3" BEL "vga_uut/h_count_2"
        BEL "vga_uut/h_count_1" BEL "vga_uut/h_count_0" BEL "vga_uut/vsync_r"
        BEL "vga_uut/hsync_r" BEL "clk_BUFGP/BUFG";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
SCHEMATIC END;

