Partition Merge report for util_wkr
Wed Oct 17 12:26:21 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Partition Statistics
  5. Partition Merge Partition Pin Processing
  6. Partition Merge Resource Usage Summary
  7. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Partition Merge Summary                                                             ;
+-----------------------------------+-------------------------------------------------+
; Partition Merge Status            ; Successful - Wed Oct 17 12:26:21 2018           ;
; Quartus Prime Version             ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                     ; util_wkr                                        ;
; Top-level Entity Name             ; util_wkr_c1                                     ;
; Family                            ; Stratix IV                                      ;
; Logic utilization                 ; N/A                                             ;
;     Combinational ALUTs           ; 25                                              ;
;     Memory ALUTs                  ; 0                                               ;
;     Dedicated logic registers     ; 12                                              ;
; Total registers                   ; 12                                              ;
; Total pins                        ; 18                                              ;
; Total virtual pins                ; 0                                               ;
; Total block memory bits           ; 0                                               ;
; DSP block 18-bit elements         ; 0                                               ;
; Total GXB Receiver Channel PCS    ; 0                                               ;
; Total GXB Receiver Channel PMA    ; 0                                               ;
; Total GXB Transmitter Channel PCS ; 0                                               ;
; Total GXB Transmitter Channel PMA ; 0                                               ;
; Total PLLs                        ; 0                                               ;
; Total DLLs                        ; 0                                               ;
+-----------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                 ;
+-----------------------------------------------+-----+--------------------------------+
; Statistic                                     ; Top ; hard_block:auto_generated_inst ;
+-----------------------------------------------+-----+--------------------------------+
; Estimated ALUTs Used                          ; 25  ; 0                              ;
;     -- Combinational ALUTs                    ; 25  ; 0                              ;
;     -- Memory ALUTs                           ; 0   ; 0                              ;
;     -- LUT_REGs                               ; 0   ; 0                              ;
; Dedicated logic registers                     ; 12  ; 0                              ;
;                                               ;     ;                                ;
; Estimated ALUTs Unavailable                   ; 7   ; 0                              ;
;     -- Due to unpartnered combinational logic ; 7   ; 0                              ;
;     -- Due to Memory ALUTs                    ; 0   ; 0                              ;
;                                               ;     ;                                ;
; Total combinational functions                 ; 25  ; 0                              ;
; Combinational ALUT usage by number of inputs  ;     ;                                ;
;     -- 7 input functions                      ; 0   ; 0                              ;
;     -- 6 input functions                      ; 7   ; 0                              ;
;     -- 5 input functions                      ; 5   ; 0                              ;
;     -- 4 input functions                      ; 8   ; 0                              ;
;     -- <=3 input functions                    ; 5   ; 0                              ;
;                                               ;     ;                                ;
; Combinational ALUTs by mode                   ;     ;                                ;
;     -- normal mode                            ; 25  ; 0                              ;
;     -- extended LUT mode                      ; 0   ; 0                              ;
;     -- arithmetic mode                        ; 0   ; 0                              ;
;     -- shared arithmetic mode                 ; 0   ; 0                              ;
;                                               ;     ;                                ;
; Estimated ALUT/register pairs used            ; 25  ; 0                              ;
;                                               ;     ;                                ;
; Total registers                               ; 12  ; 0                              ;
;     -- Dedicated logic registers              ; 12  ; 0                              ;
;     -- I/O registers                          ; 0   ; 0                              ;
;     -- LUT_REGs                               ; 0   ; 0                              ;
;                                               ;     ;                                ;
; Estimated ALMs:  partially or completely used ; 13  ; 0                              ;
;                                               ;     ;                                ;
; Virtual pins                                  ; 0   ; 0                              ;
; I/O pins                                      ; 18  ; 0                              ;
; DSP block 9-bit elements                      ; 0   ; 0                              ;
; Total block memory bits                       ; 0   ; 0                              ;
; Total block memory implementation bits        ; 0   ; 0                              ;
;                                               ;     ;                                ;
; Connections                                   ;     ;                                ;
;     -- Input Connections                      ; 0   ; 0                              ;
;     -- Registered Input Connections           ; 0   ; 0                              ;
;     -- Output Connections                     ; 0   ; 0                              ;
;     -- Registered Output Connections          ; 0   ; 0                              ;
;                                               ;     ;                                ;
; Internal Connections                          ;     ;                                ;
;     -- Total Connections                      ; 156 ; 0                              ;
;     -- Registered Connections                 ; 38  ; 0                              ;
;                                               ;     ;                                ;
; External Connections                          ;     ;                                ;
;     -- Top                                    ; 0   ; 0                              ;
;     -- hard_block:auto_generated_inst         ; 0   ; 0                              ;
;                                               ;     ;                                ;
; Partition Interface                           ;     ;                                ;
;     -- Input Ports                            ; 12  ; 0                              ;
;     -- Output Ports                           ; 6   ; 0                              ;
;     -- Bidir Ports                            ; 0   ; 0                              ;
;                                               ;     ;                                ;
; Registered Ports                              ;     ;                                ;
;     -- Registered Input Ports                 ; 0   ; 0                              ;
;     -- Registered Output Ports                ; 0   ; 0                              ;
;                                               ;     ;                                ;
; Port Connectivity                             ;     ;                                ;
;     -- Input Ports driven by GND              ; 0   ; 0                              ;
;     -- Output Ports driven by GND             ; 0   ; 0                              ;
;     -- Input Ports driven by VCC              ; 0   ; 0                              ;
;     -- Output Ports driven by VCC             ; 0   ; 0                              ;
;     -- Input Ports with no Source             ; 0   ; 0                              ;
;     -- Output Ports with no Source            ; 0   ; 0                              ;
;     -- Input Ports with no Fanout             ; 0   ; 0                              ;
;     -- Output Ports with no Fanout            ; 0   ; 0                              ;
+-----------------------------------------------+-----+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+---------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                              ;
+----------------------------------+-----------+---------------+----------+-------------+
; Name                             ; Partition ; Type          ; Location ; Status      ;
+----------------------------------+-----------+---------------+----------+-------------+
; ctl_Clk                          ; Top       ; Input Port    ; n/a      ;             ;
;     -- ctl_Clk                   ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ctl_Clk~input             ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_MAddr[0]                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- ctl_MAddr[0]              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ctl_MAddr[0]~input        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_MAddr[1]                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- ctl_MAddr[1]              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ctl_MAddr[1]~input        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_MAddr[2]                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- ctl_MAddr[2]              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ctl_MAddr[2]~input        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_MAddr[3]                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- ctl_MAddr[3]              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ctl_MAddr[3]~input        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_MAddr[4]                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- ctl_MAddr[4]              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ctl_MAddr[4]~input        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_MCmd[0]                      ; Top       ; Input Port    ; n/a      ;             ;
;     -- ctl_MCmd[0]               ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ctl_MCmd[0]~input         ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_MCmd[1]                      ; Top       ; Input Port    ; n/a      ;             ;
;     -- ctl_MCmd[1]               ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ctl_MCmd[1]~input         ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_MCmd[2]                      ; Top       ; Input Port    ; n/a      ;             ;
;     -- ctl_MCmd[2]               ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ctl_MCmd[2]~input         ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_MFlag[0]                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- ctl_MFlag[0]              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ctl_MFlag[0]~input        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_MFlag[1]                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- ctl_MFlag[1]              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ctl_MFlag[1]~input        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_MReset_n                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- ctl_MReset_n              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ctl_MReset_n~input        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_SFlag[0]                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- ctl_SFlag[0]              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ctl_SFlag[0]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_SFlag[1]                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- ctl_SFlag[1]              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ctl_SFlag[1]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_SFlag[2]                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- ctl_SFlag[2]              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ctl_SFlag[2]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_SResp[0]                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- ctl_SResp[0]              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ctl_SResp[0]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_SResp[1]                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- ctl_SResp[1]              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ctl_SResp[1]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
; ctl_SThreadBusy[0]               ; Top       ; Output Port   ; n/a      ;             ;
;     -- ctl_SThreadBusy[0]        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ctl_SThreadBusy[0]~output ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                  ;           ;               ;          ;             ;
+----------------------------------+-----------+---------------+----------+-------------+


+---------------------------------------------------------------+
; Partition Merge Resource Usage Summary                        ;
+-----------------------------------------------+---------------+
; Resource                                      ; Usage         ;
+-----------------------------------------------+---------------+
; Estimated ALUTs Used                          ; 25            ;
;     -- Combinational ALUTs                    ; 25            ;
;     -- Memory ALUTs                           ; 0             ;
;     -- LUT_REGs                               ; 0             ;
; Dedicated logic registers                     ; 12            ;
;                                               ;               ;
; Estimated ALUTs Unavailable                   ; 7             ;
;     -- Due to unpartnered combinational logic ; 7             ;
;     -- Due to Memory ALUTs                    ; 0             ;
;                                               ;               ;
; Total combinational functions                 ; 25            ;
; Combinational ALUT usage by number of inputs  ;               ;
;     -- 7 input functions                      ; 0             ;
;     -- 6 input functions                      ; 7             ;
;     -- 5 input functions                      ; 5             ;
;     -- 4 input functions                      ; 8             ;
;     -- <=3 input functions                    ; 5             ;
;                                               ;               ;
; Combinational ALUTs by mode                   ;               ;
;     -- normal mode                            ; 25            ;
;     -- extended LUT mode                      ; 0             ;
;     -- arithmetic mode                        ; 0             ;
;     -- shared arithmetic mode                 ; 0             ;
;                                               ;               ;
; Estimated ALUT/register pairs used            ; 32            ;
;                                               ;               ;
; Total registers                               ; 12            ;
;     -- Dedicated logic registers              ; 12            ;
;     -- I/O registers                          ; 0             ;
;     -- LUT_REGs                               ; 0             ;
;                                               ;               ;
;                                               ;               ;
; I/O pins                                      ; 18            ;
;                                               ;               ;
; DSP block 18-bit elements                     ; 0             ;
;                                               ;               ;
; Maximum fan-out node                          ; ctl_Clk~input ;
; Maximum fan-out                               ; 12            ;
; Total fan-out                                 ; 156           ;
; Average fan-out                               ; 2.14          ;
+-----------------------------------------------+---------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed Oct 17 12:26:20 2018
Info: Command: quartus_cdb --64bit --merge=on --write_settings_files=off util_wkr
Info: Using INI file /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-stratix4/quartus.ini
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35002): Resolved and merged 1 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ctl_MAddr[0]" File: /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-stratix4/util_wkr-impl.vhd Line: 267
    Warning (15610): No output dependent on input pin "ctl_MAddr[1]" File: /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-stratix4/util_wkr-impl.vhd Line: 267
    Warning (15610): No output dependent on input pin "ctl_MFlag[0]" File: /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-stratix4/util_wkr-impl.vhd Line: 269
    Warning (15610): No output dependent on input pin "ctl_MFlag[1]" File: /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/components/util_wkr.hdl/target-1-stratix4/util_wkr-impl.vhd Line: 269
Info (21057): Implemented 45 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 27 logic cells
Info: Quartus Prime Partition Merge was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1346 megabytes
    Info: Processing ended: Wed Oct 17 12:26:21 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


