{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 17:51:41 2019 " "Info: Processing started: Fri May 17 17:51:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sllv_2664 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sllv_2664\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Srav_2464 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Srav_2464\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SrlOp_2348 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SrlOp_2348\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SraWriteReg_2548 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SraWriteReg_2548\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SravWriteReg_2406 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SravWriteReg_2406\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SravOp_2434 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SravOp_2434\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SraOp_2576 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SraOp_2576\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllOp_2492 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllOp_2492\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllvWriteReg_2634 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllvWriteReg_2634\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllWriteReg_2692 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllWriteReg_2692\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllvOp_2520 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllvOp_2520\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sra_2606 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sra_2606\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sll_2722 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sll_2722\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Srl_2378 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Srl_2378\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WaitMemRead2_2928 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WaitMemRead2_2928\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SrlWriteReg_2320 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SrlWriteReg_2320\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Jr_2752 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Jr_2752\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Lw_1982 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Lw_1982\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Decode_3098 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Decode_3098\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.OverflowExc_2262 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.OverflowExc_2262\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LGet_1954 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LGet_1954\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WaitMemRead_3126 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WaitMemRead_3126\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BneCompare_2122 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BneCompare_2122\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BgtCompare_2066 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BgtCompare_2066\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BleCompare_2010 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BleCompare_2010\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Slt_2292 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Slt_2292\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BeqCompare_2178 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BeqCompare_2178\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Rte_2782 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Rte_2782\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Start_3154 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Start_3154\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Bne_2150 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Bne_2150\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Bgt_2094 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Bgt_2094\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Ble_2038 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Ble_2038\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Beq_2206 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Beq_2206\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Addi_2984 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Addi_2984\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WriteInPC_2810 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WriteInPC_2810\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Lui_1836 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Lui_1836\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Break_2840 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Break_2840\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sub_2870 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sub_2870\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.And_2900 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.And_2900\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Add_3070 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Add_3070\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Addiu_2234 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Addiu_2234\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LSaveh_1896 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LSaveh_1896\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LSave_1926 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LSave_1926\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LSaveb_1866 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LSaveb_1866\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WriteInReg_3040 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WriteInReg_3040\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Lui2_1808 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Lui2_1808\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WriteInRegAddi_2956 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WriteInRegAddi_2956\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Wait_3012 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Wait_3012\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Mult_1780 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Mult_1780\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "26 " "Warning: Found 26 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector43~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector43~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector43~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr18~2 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr18~2\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 229 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr18~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr18~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr18~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 229 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr18~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr18~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 229 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|nextstate.Addiu~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|nextstate.Addiu~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|nextstate.Addiu~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Decoder2~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Decoder2~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1083 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Decoder2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[2\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|nextstate.Addiu~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|nextstate.Addiu~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|nextstate.Addiu~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[0\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector123~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector123~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector123~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[1\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[3\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[4\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr21~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr21~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1083 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[5\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector123~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector123~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector123~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[3\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.LGet " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.LGet\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.LGet" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.Decode " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.Decode\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.Decode" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector123~2 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector123~2\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector123~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[0\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector119~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector119~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector119~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[2\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[1\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register ControlUnit:ControlUnit\|nextstate.BeqCompare_2178 register ControlUnit:ControlUnit\|state.BeqCompare 70.12 MHz 14.262 ns Internal " "Info: Clock \"clock\" has Internal fmax of 70.12 MHz between source register \"ControlUnit:ControlUnit\|nextstate.BeqCompare_2178\" and destination register \"ControlUnit:ControlUnit\|state.BeqCompare\" (period= 14.262 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.666 ns + Longest register register " "Info: + Longest register to register delay is 0.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|nextstate.BeqCompare_2178 1 REG LCCOMB_X10_Y15_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y15_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.BeqCompare_2178'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|nextstate.BeqCompare_2178 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.309 ns) 0.666 ns ControlUnit:ControlUnit\|state.BeqCompare 2 REG LCFF_X10_Y15_N15 5 " "Info: 2: + IC(0.357 ns) + CELL(0.309 ns) = 0.666 ns; Loc. = LCFF_X10_Y15_N15; Fanout = 5; REG Node = 'ControlUnit:ControlUnit\|state.BeqCompare'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { ControlUnit:ControlUnit|nextstate.BeqCompare_2178 ControlUnit:ControlUnit|state.BeqCompare } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 46.40 % ) " "Info: Total cell delay = 0.309 ns ( 46.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.357 ns ( 53.60 % ) " "Info: Total interconnect delay = 0.357 ns ( 53.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { ControlUnit:ControlUnit|nextstate.BeqCompare_2178 ControlUnit:ControlUnit|state.BeqCompare } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.666 ns" { ControlUnit:ControlUnit|nextstate.BeqCompare_2178 {} ControlUnit:ControlUnit|state.BeqCompare {} } { 0.000ns 0.357ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.375 ns - Smallest " "Info: - Smallest clock skew is -6.375 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.487 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1412 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1412; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns ControlUnit:ControlUnit\|state.BeqCompare 3 REG LCFF_X10_Y15_N15 5 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X10_Y15_N15; Fanout = 5; REG Node = 'ControlUnit:ControlUnit\|state.BeqCompare'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clock~clkctrl ControlUnit:ControlUnit|state.BeqCompare } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.BeqCompare } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.BeqCompare {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.862 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 8.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.712 ns) 2.871 ns Instr_Reg:InstructionRegister\|Instr15_0\[0\] 2 REG LCFF_X15_Y12_N11 13 " "Info: 2: + IC(1.305 ns) + CELL(0.712 ns) = 2.871 ns; Loc. = LCFF_X15_Y12_N11; Fanout = 13; REG Node = 'Instr_Reg:InstructionRegister\|Instr15_0\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.346 ns) 3.832 ns ControlUnit:ControlUnit\|WideOr18~1 3 COMB LCCOMB_X10_Y12_N8 2 " "Info: 3: + IC(0.615 ns) + CELL(0.346 ns) = 3.832 ns; Loc. = LCCOMB_X10_Y12_N8; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit\|WideOr18~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { Instr_Reg:InstructionRegister|Instr15_0[0] ControlUnit:ControlUnit|WideOr18~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.366 ns) 4.571 ns ControlUnit:ControlUnit\|nextstate.Addiu~0 4 COMB LCCOMB_X11_Y12_N26 1 " "Info: 4: + IC(0.373 ns) + CELL(0.366 ns) = 4.571 ns; Loc. = LCCOMB_X11_Y12_N26; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Addiu~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { ControlUnit:ControlUnit|WideOr18~1 ControlUnit:ControlUnit|nextstate.Addiu~0 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 4.837 ns ControlUnit:ControlUnit\|nextstate.Addiu~1 5 COMB LCCOMB_X11_Y12_N28 1 " "Info: 5: + IC(0.213 ns) + CELL(0.053 ns) = 4.837 ns; Loc. = LCCOMB_X11_Y12_N28; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Addiu~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { ControlUnit:ControlUnit|nextstate.Addiu~0 ControlUnit:ControlUnit|nextstate.Addiu~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.225 ns) 5.279 ns ControlUnit:ControlUnit\|Selector123~1 6 COMB LCCOMB_X11_Y12_N12 3 " "Info: 6: + IC(0.217 ns) + CELL(0.225 ns) = 5.279 ns; Loc. = LCCOMB_X11_Y12_N12; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit\|Selector123~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.442 ns" { ControlUnit:ControlUnit|nextstate.Addiu~1 ControlUnit:ControlUnit|Selector123~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.053 ns) 5.713 ns ControlUnit:ControlUnit\|Selector123~2 7 COMB LCCOMB_X11_Y12_N14 1 " "Info: 7: + IC(0.381 ns) + CELL(0.053 ns) = 5.713 ns; Loc. = LCCOMB_X11_Y12_N14; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|Selector123~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.019 ns) + CELL(0.000 ns) 7.732 ns ControlUnit:ControlUnit\|Selector123~2clkctrl 8 COMB CLKCTRL_G6 25 " "Info: 8: + IC(2.019 ns) + CELL(0.000 ns) = 7.732 ns; Loc. = CLKCTRL_G6; Fanout = 25; COMB Node = 'ControlUnit:ControlUnit\|Selector123~2clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.225 ns) 8.862 ns ControlUnit:ControlUnit\|nextstate.BeqCompare_2178 9 REG LCCOMB_X10_Y15_N12 1 " "Info: 9: + IC(0.905 ns) + CELL(0.225 ns) = 8.862 ns; Loc. = LCCOMB_X10_Y15_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.BeqCompare_2178'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.BeqCompare_2178 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.834 ns ( 31.98 % ) " "Info: Total cell delay = 2.834 ns ( 31.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.028 ns ( 68.02 % ) " "Info: Total interconnect delay = 6.028 ns ( 68.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.862 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[0] ControlUnit:ControlUnit|WideOr18~1 ControlUnit:ControlUnit|nextstate.Addiu~0 ControlUnit:ControlUnit|nextstate.Addiu~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.BeqCompare_2178 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.862 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[0] {} ControlUnit:ControlUnit|WideOr18~1 {} ControlUnit:ControlUnit|nextstate.Addiu~0 {} ControlUnit:ControlUnit|nextstate.Addiu~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.BeqCompare_2178 {} } { 0.000ns 0.000ns 1.305ns 0.615ns 0.373ns 0.213ns 0.217ns 0.381ns 2.019ns 0.905ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.366ns 0.053ns 0.225ns 0.053ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.BeqCompare } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.BeqCompare {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.862 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[0] ControlUnit:ControlUnit|WideOr18~1 ControlUnit:ControlUnit|nextstate.Addiu~0 ControlUnit:ControlUnit|nextstate.Addiu~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.BeqCompare_2178 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.862 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[0] {} ControlUnit:ControlUnit|WideOr18~1 {} ControlUnit:ControlUnit|nextstate.Addiu~0 {} ControlUnit:ControlUnit|nextstate.Addiu~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.BeqCompare_2178 {} } { 0.000ns 0.000ns 1.305ns 0.615ns 0.373ns 0.213ns 0.217ns 0.381ns 2.019ns 0.905ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.366ns 0.053ns 0.225ns 0.053ns 0.000ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { ControlUnit:ControlUnit|nextstate.BeqCompare_2178 ControlUnit:ControlUnit|state.BeqCompare } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.666 ns" { ControlUnit:ControlUnit|nextstate.BeqCompare_2178 {} ControlUnit:ControlUnit|state.BeqCompare {} } { 0.000ns 0.357ns } { 0.000ns 0.309ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.BeqCompare } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.BeqCompare {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.862 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[0] ControlUnit:ControlUnit|WideOr18~1 ControlUnit:ControlUnit|nextstate.Addiu~0 ControlUnit:ControlUnit|nextstate.Addiu~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.BeqCompare_2178 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.862 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[0] {} ControlUnit:ControlUnit|WideOr18~1 {} ControlUnit:ControlUnit|nextstate.Addiu~0 {} ControlUnit:ControlUnit|nextstate.Addiu~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.BeqCompare_2178 {} } { 0.000ns 0.000ns 1.305ns 0.615ns 0.373ns 0.213ns 0.217ns 0.381ns 2.019ns 0.905ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.366ns 0.053ns 0.225ns 0.053ns 0.000ns 0.225ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ControlUnit:ControlUnit\|state.SraOp ControlUnit:ControlUnit\|nextstate.SraWriteReg_2548 clock 5.664 ns " "Info: Found hold time violation between source  pin or register \"ControlUnit:ControlUnit\|state.SraOp\" and destination pin or register \"ControlUnit:ControlUnit\|nextstate.SraWriteReg_2548\" for clock \"clock\" (Hold time is 5.664 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.238 ns + Largest " "Info: + Largest clock skew is 6.238 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.725 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 8.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.712 ns) 2.871 ns Instr_Reg:InstructionRegister\|Instr15_0\[0\] 2 REG LCFF_X15_Y12_N11 13 " "Info: 2: + IC(1.305 ns) + CELL(0.712 ns) = 2.871 ns; Loc. = LCFF_X15_Y12_N11; Fanout = 13; REG Node = 'Instr_Reg:InstructionRegister\|Instr15_0\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.346 ns) 3.832 ns ControlUnit:ControlUnit\|WideOr18~1 3 COMB LCCOMB_X10_Y12_N8 2 " "Info: 3: + IC(0.615 ns) + CELL(0.346 ns) = 3.832 ns; Loc. = LCCOMB_X10_Y12_N8; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit\|WideOr18~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { Instr_Reg:InstructionRegister|Instr15_0[0] ControlUnit:ControlUnit|WideOr18~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.366 ns) 4.571 ns ControlUnit:ControlUnit\|nextstate.Addiu~0 4 COMB LCCOMB_X11_Y12_N26 1 " "Info: 4: + IC(0.373 ns) + CELL(0.366 ns) = 4.571 ns; Loc. = LCCOMB_X11_Y12_N26; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Addiu~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { ControlUnit:ControlUnit|WideOr18~1 ControlUnit:ControlUnit|nextstate.Addiu~0 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 4.837 ns ControlUnit:ControlUnit\|nextstate.Addiu~1 5 COMB LCCOMB_X11_Y12_N28 1 " "Info: 5: + IC(0.213 ns) + CELL(0.053 ns) = 4.837 ns; Loc. = LCCOMB_X11_Y12_N28; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Addiu~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { ControlUnit:ControlUnit|nextstate.Addiu~0 ControlUnit:ControlUnit|nextstate.Addiu~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.225 ns) 5.279 ns ControlUnit:ControlUnit\|Selector123~1 6 COMB LCCOMB_X11_Y12_N12 3 " "Info: 6: + IC(0.217 ns) + CELL(0.225 ns) = 5.279 ns; Loc. = LCCOMB_X11_Y12_N12; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit\|Selector123~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.442 ns" { ControlUnit:ControlUnit|nextstate.Addiu~1 ControlUnit:ControlUnit|Selector123~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.053 ns) 5.713 ns ControlUnit:ControlUnit\|Selector123~2 7 COMB LCCOMB_X11_Y12_N14 1 " "Info: 7: + IC(0.381 ns) + CELL(0.053 ns) = 5.713 ns; Loc. = LCCOMB_X11_Y12_N14; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|Selector123~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.019 ns) + CELL(0.000 ns) 7.732 ns ControlUnit:ControlUnit\|Selector123~2clkctrl 8 COMB CLKCTRL_G6 25 " "Info: 8: + IC(2.019 ns) + CELL(0.000 ns) = 7.732 ns; Loc. = CLKCTRL_G6; Fanout = 25; COMB Node = 'ControlUnit:ControlUnit\|Selector123~2clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.053 ns) 8.725 ns ControlUnit:ControlUnit\|nextstate.SraWriteReg_2548 9 REG LCCOMB_X10_Y15_N22 1 " "Info: 9: + IC(0.940 ns) + CELL(0.053 ns) = 8.725 ns; Loc. = LCCOMB_X10_Y15_N22; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.SraWriteReg_2548'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SraWriteReg_2548 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.662 ns ( 30.51 % ) " "Info: Total cell delay = 2.662 ns ( 30.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.063 ns ( 69.49 % ) " "Info: Total interconnect delay = 6.063 ns ( 69.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.725 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[0] ControlUnit:ControlUnit|WideOr18~1 ControlUnit:ControlUnit|nextstate.Addiu~0 ControlUnit:ControlUnit|nextstate.Addiu~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SraWriteReg_2548 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.725 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[0] {} ControlUnit:ControlUnit|WideOr18~1 {} ControlUnit:ControlUnit|nextstate.Addiu~0 {} ControlUnit:ControlUnit|nextstate.Addiu~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.SraWriteReg_2548 {} } { 0.000ns 0.000ns 1.305ns 0.615ns 0.373ns 0.213ns 0.217ns 0.381ns 2.019ns 0.940ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.366ns 0.053ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.487 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1412 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1412; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns ControlUnit:ControlUnit\|state.SraOp 3 REG LCFF_X10_Y15_N11 4 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X10_Y15_N11; Fanout = 4; REG Node = 'ControlUnit:ControlUnit\|state.SraOp'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clock~clkctrl ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.SraOp {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.725 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[0] ControlUnit:ControlUnit|WideOr18~1 ControlUnit:ControlUnit|nextstate.Addiu~0 ControlUnit:ControlUnit|nextstate.Addiu~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SraWriteReg_2548 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.725 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[0] {} ControlUnit:ControlUnit|WideOr18~1 {} ControlUnit:ControlUnit|nextstate.Addiu~0 {} ControlUnit:ControlUnit|nextstate.Addiu~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.SraWriteReg_2548 {} } { 0.000ns 0.000ns 1.305ns 0.615ns 0.373ns 0.213ns 0.217ns 0.381ns 2.019ns 0.940ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.366ns 0.053ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.SraOp {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.480 ns - Shortest register register " "Info: - Shortest register to register delay is 0.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|state.SraOp 1 REG LCFF_X10_Y15_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y15_N11; Fanout = 4; REG Node = 'ControlUnit:ControlUnit\|state.SraOp'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.228 ns) 0.480 ns ControlUnit:ControlUnit\|nextstate.SraWriteReg_2548 2 REG LCCOMB_X10_Y15_N22 1 " "Info: 2: + IC(0.252 ns) + CELL(0.228 ns) = 0.480 ns; Loc. = LCCOMB_X10_Y15_N22; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.SraWriteReg_2548'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { ControlUnit:ControlUnit|state.SraOp ControlUnit:ControlUnit|nextstate.SraWriteReg_2548 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 47.50 % ) " "Info: Total cell delay = 0.228 ns ( 47.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.252 ns ( 52.50 % ) " "Info: Total interconnect delay = 0.252 ns ( 52.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { ControlUnit:ControlUnit|state.SraOp ControlUnit:ControlUnit|nextstate.SraWriteReg_2548 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.480 ns" { ControlUnit:ControlUnit|state.SraOp {} ControlUnit:ControlUnit|nextstate.SraWriteReg_2548 {} } { 0.000ns 0.252ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.725 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[0] ControlUnit:ControlUnit|WideOr18~1 ControlUnit:ControlUnit|nextstate.Addiu~0 ControlUnit:ControlUnit|nextstate.Addiu~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SraWriteReg_2548 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.725 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[0] {} ControlUnit:ControlUnit|WideOr18~1 {} ControlUnit:ControlUnit|nextstate.Addiu~0 {} ControlUnit:ControlUnit|nextstate.Addiu~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.SraWriteReg_2548 {} } { 0.000ns 0.000ns 1.305ns 0.615ns 0.373ns 0.213ns 0.217ns 0.381ns 2.019ns 0.940ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.366ns 0.053ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.SraOp {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { ControlUnit:ControlUnit|state.SraOp ControlUnit:ControlUnit|nextstate.SraWriteReg_2548 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.480 ns" { ControlUnit:ControlUnit|state.SraOp {} ControlUnit:ControlUnit|nextstate.SraWriteReg_2548 {} } { 0.000ns 0.252ns } { 0.000ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock MuxMemToRegOut\[0\] ControlUnit:ControlUnit\|state.BneCompare 15.051 ns register " "Info: tco from clock \"clock\" to destination pin \"MuxMemToRegOut\[0\]\" through register \"ControlUnit:ControlUnit\|state.BneCompare\" is 15.051 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.487 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1412 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1412; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns ControlUnit:ControlUnit\|state.BneCompare 3 REG LCFF_X10_Y15_N17 4 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X10_Y15_N17; Fanout = 4; REG Node = 'ControlUnit:ControlUnit\|state.BneCompare'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clock~clkctrl ControlUnit:ControlUnit|state.BneCompare } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.BneCompare } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.BneCompare {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.470 ns + Longest register pin " "Info: + Longest register to pin delay is 12.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|state.BneCompare 1 REG LCFF_X10_Y15_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y15_N17; Fanout = 4; REG Node = 'ControlUnit:ControlUnit\|state.BneCompare'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|state.BneCompare } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.366 ns) 1.250 ns ControlUnit:ControlUnit\|WideOr29~0 2 COMB LCCOMB_X14_Y12_N26 51 " "Info: 2: + IC(0.884 ns) + CELL(0.366 ns) = 1.250 ns; Loc. = LCCOMB_X14_Y12_N26; Fanout = 51; COMB Node = 'ControlUnit:ControlUnit\|WideOr29~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { ControlUnit:ControlUnit|state.BneCompare ControlUnit:ControlUnit|WideOr29~0 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.366 ns) 1.904 ns ControlUnit:ControlUnit\|WideOr28 3 COMB LCCOMB_X14_Y12_N28 37 " "Info: 3: + IC(0.288 ns) + CELL(0.366 ns) = 1.904 ns; Loc. = LCCOMB_X14_Y12_N28; Fanout = 37; COMB Node = 'ControlUnit:ControlUnit\|WideOr28'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ControlUnit:ControlUnit|WideOr29~0 ControlUnit:ControlUnit|WideOr28 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.272 ns) 2.708 ns Ula32:ULA\|carry_temp\[1\]~2 4 COMB LCCOMB_X13_Y12_N22 4 " "Info: 4: + IC(0.532 ns) + CELL(0.272 ns) = 2.708 ns; Loc. = LCCOMB_X13_Y12_N22; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { ControlUnit:ControlUnit|WideOr28 Ula32:ULA|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.272 ns) 3.329 ns Ula32:ULA\|carry_temp\[3\]~3 5 COMB LCCOMB_X14_Y12_N18 6 " "Info: 5: + IC(0.349 ns) + CELL(0.272 ns) = 3.329 ns; Loc. = LCCOMB_X14_Y12_N18; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.272 ns) 3.860 ns Ula32:ULA\|carry_temp\[5\]~4 6 COMB LCCOMB_X14_Y12_N12 1 " "Info: 6: + IC(0.259 ns) + CELL(0.272 ns) = 3.860 ns; Loc. = LCCOMB_X14_Y12_N12; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.154 ns) 4.222 ns Ula32:ULA\|carry_temp\[7\]~5 7 COMB LCCOMB_X14_Y12_N6 6 " "Info: 7: + IC(0.208 ns) + CELL(0.154 ns) = 4.222 ns; Loc. = LCCOMB_X14_Y12_N6; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~5'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.362 ns" { Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.053 ns) 4.921 ns Ula32:ULA\|carry_temp\[9\]~6 8 COMB LCCOMB_X14_Y14_N16 3 " "Info: 8: + IC(0.646 ns) + CELL(0.053 ns) = 4.921 ns; Loc. = LCCOMB_X14_Y14_N16; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 5.195 ns Ula32:ULA\|carry_temp\[13\]~8 9 COMB LCCOMB_X14_Y14_N4 5 " "Info: 9: + IC(0.221 ns) + CELL(0.053 ns) = 5.195 ns; Loc. = LCCOMB_X14_Y14_N4; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:ULA|carry_temp[9]~6 Ula32:ULA|carry_temp[13]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 5.460 ns Ula32:ULA\|carry_temp\[15\]~9 10 COMB LCCOMB_X14_Y14_N10 5 " "Info: 10: + IC(0.212 ns) + CELL(0.053 ns) = 5.460 ns; Loc. = LCCOMB_X14_Y14_N10; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:ULA|carry_temp[13]~8 Ula32:ULA|carry_temp[15]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 5.735 ns Ula32:ULA\|carry_temp\[17\]~10 11 COMB LCCOMB_X14_Y14_N14 5 " "Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 5.735 ns; Loc. = LCCOMB_X14_Y14_N14; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[17]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 6.003 ns Ula32:ULA\|carry_temp\[19\]~11 12 COMB LCCOMB_X14_Y14_N0 5 " "Info: 12: + IC(0.215 ns) + CELL(0.053 ns) = 6.003 ns; Loc. = LCCOMB_X14_Y14_N0; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ULA|carry_temp[17]~10 Ula32:ULA|carry_temp[19]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 6.288 ns Ula32:ULA\|carry_temp\[21\]~12 13 COMB LCCOMB_X14_Y14_N20 5 " "Info: 13: + IC(0.232 ns) + CELL(0.053 ns) = 6.288 ns; Loc. = LCCOMB_X14_Y14_N20; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:ULA|carry_temp[19]~11 Ula32:ULA|carry_temp[21]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 6.549 ns Ula32:ULA\|carry_temp\[23\]~13 14 COMB LCCOMB_X14_Y14_N26 6 " "Info: 14: + IC(0.208 ns) + CELL(0.053 ns) = 6.549 ns; Loc. = LCCOMB_X14_Y14_N26; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:ULA|carry_temp[21]~12 Ula32:ULA|carry_temp[23]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 6.810 ns Ula32:ULA\|carry_temp\[25\]~14 15 COMB LCCOMB_X14_Y14_N30 6 " "Info: 15: + IC(0.208 ns) + CELL(0.053 ns) = 6.810 ns; Loc. = LCCOMB_X14_Y14_N30; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:ULA|carry_temp[23]~13 Ula32:ULA|carry_temp[25]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.053 ns) 7.412 ns Ula32:ULA\|carry_temp\[27\]~15 16 COMB LCCOMB_X15_Y15_N20 6 " "Info: 16: + IC(0.549 ns) + CELL(0.053 ns) = 7.412 ns; Loc. = LCCOMB_X15_Y15_N20; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~15'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { Ula32:ULA|carry_temp[25]~14 Ula32:ULA|carry_temp[27]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 7.695 ns Ula32:ULA\|carry_temp\[29\]~16 17 COMB LCCOMB_X15_Y15_N0 8 " "Info: 17: + IC(0.230 ns) + CELL(0.053 ns) = 7.695 ns; Loc. = LCCOMB_X15_Y15_N0; Fanout = 8; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { Ula32:ULA|carry_temp[27]~15 Ula32:ULA|carry_temp[29]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.053 ns) 7.997 ns Ula32:ULA\|carry_temp\[31\]~17 18 COMB LCCOMB_X15_Y15_N24 2 " "Info: 18: + IC(0.249 ns) + CELL(0.053 ns) = 7.997 ns; Loc. = LCCOMB_X15_Y15_N24; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[31\]~17'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.302 ns" { Ula32:ULA|carry_temp[29]~16 Ula32:ULA|carry_temp[31]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.154 ns) 9.249 ns MuxMemToReg:MuxMemToReg\|Mux0~1 19 COMB LCCOMB_X18_Y9_N6 33 " "Info: 19: + IC(1.098 ns) + CELL(0.154 ns) = 9.249 ns; Loc. = LCCOMB_X18_Y9_N6; Fanout = 33; COMB Node = 'MuxMemToReg:MuxMemToReg\|Mux0~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { Ula32:ULA|carry_temp[31]~17 MuxMemToReg:MuxMemToReg|Mux0~1 } "NODE_NAME" } } { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(1.988 ns) 12.470 ns MuxMemToRegOut\[0\] 20 PIN PIN_W10 0 " "Info: 20: + IC(1.233 ns) + CELL(1.988 ns) = 12.470 ns; Loc. = PIN_W10; Fanout = 0; PIN Node = 'MuxMemToRegOut\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.221 ns" { MuxMemToReg:MuxMemToReg|Mux0~1 MuxMemToRegOut[0] } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.427 ns ( 35.50 % ) " "Info: Total cell delay = 4.427 ns ( 35.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.043 ns ( 64.50 % ) " "Info: Total interconnect delay = 8.043 ns ( 64.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "12.470 ns" { ControlUnit:ControlUnit|state.BneCompare ControlUnit:ControlUnit|WideOr29~0 ControlUnit:ControlUnit|WideOr28 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 Ula32:ULA|carry_temp[13]~8 Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[17]~10 Ula32:ULA|carry_temp[19]~11 Ula32:ULA|carry_temp[21]~12 Ula32:ULA|carry_temp[23]~13 Ula32:ULA|carry_temp[25]~14 Ula32:ULA|carry_temp[27]~15 Ula32:ULA|carry_temp[29]~16 Ula32:ULA|carry_temp[31]~17 MuxMemToReg:MuxMemToReg|Mux0~1 MuxMemToRegOut[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "12.470 ns" { ControlUnit:ControlUnit|state.BneCompare {} ControlUnit:ControlUnit|WideOr29~0 {} ControlUnit:ControlUnit|WideOr28 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|carry_temp[3]~3 {} Ula32:ULA|carry_temp[5]~4 {} Ula32:ULA|carry_temp[7]~5 {} Ula32:ULA|carry_temp[9]~6 {} Ula32:ULA|carry_temp[13]~8 {} Ula32:ULA|carry_temp[15]~9 {} Ula32:ULA|carry_temp[17]~10 {} Ula32:ULA|carry_temp[19]~11 {} Ula32:ULA|carry_temp[21]~12 {} Ula32:ULA|carry_temp[23]~13 {} Ula32:ULA|carry_temp[25]~14 {} Ula32:ULA|carry_temp[27]~15 {} Ula32:ULA|carry_temp[29]~16 {} Ula32:ULA|carry_temp[31]~17 {} MuxMemToReg:MuxMemToReg|Mux0~1 {} MuxMemToRegOut[0] {} } { 0.000ns 0.884ns 0.288ns 0.532ns 0.349ns 0.259ns 0.208ns 0.646ns 0.221ns 0.212ns 0.222ns 0.215ns 0.232ns 0.208ns 0.208ns 0.549ns 0.230ns 0.249ns 1.098ns 1.233ns } { 0.000ns 0.366ns 0.366ns 0.272ns 0.272ns 0.272ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 1.988ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.BneCompare } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.BneCompare {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "12.470 ns" { ControlUnit:ControlUnit|state.BneCompare ControlUnit:ControlUnit|WideOr29~0 ControlUnit:ControlUnit|WideOr28 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 Ula32:ULA|carry_temp[13]~8 Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[17]~10 Ula32:ULA|carry_temp[19]~11 Ula32:ULA|carry_temp[21]~12 Ula32:ULA|carry_temp[23]~13 Ula32:ULA|carry_temp[25]~14 Ula32:ULA|carry_temp[27]~15 Ula32:ULA|carry_temp[29]~16 Ula32:ULA|carry_temp[31]~17 MuxMemToReg:MuxMemToReg|Mux0~1 MuxMemToRegOut[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "12.470 ns" { ControlUnit:ControlUnit|state.BneCompare {} ControlUnit:ControlUnit|WideOr29~0 {} ControlUnit:ControlUnit|WideOr28 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|carry_temp[3]~3 {} Ula32:ULA|carry_temp[5]~4 {} Ula32:ULA|carry_temp[7]~5 {} Ula32:ULA|carry_temp[9]~6 {} Ula32:ULA|carry_temp[13]~8 {} Ula32:ULA|carry_temp[15]~9 {} Ula32:ULA|carry_temp[17]~10 {} Ula32:ULA|carry_temp[19]~11 {} Ula32:ULA|carry_temp[21]~12 {} Ula32:ULA|carry_temp[23]~13 {} Ula32:ULA|carry_temp[25]~14 {} Ula32:ULA|carry_temp[27]~15 {} Ula32:ULA|carry_temp[29]~16 {} Ula32:ULA|carry_temp[31]~17 {} MuxMemToReg:MuxMemToReg|Mux0~1 {} MuxMemToRegOut[0] {} } { 0.000ns 0.884ns 0.288ns 0.532ns 0.349ns 0.259ns 0.208ns 0.646ns 0.221ns 0.212ns 0.222ns 0.215ns 0.232ns 0.208ns 0.208ns 0.549ns 0.230ns 0.249ns 1.098ns 1.233ns } { 0.000ns 0.366ns 0.366ns 0.272ns 0.272ns 0.272ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 1.988ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 53 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 17:51:42 2019 " "Info: Processing ended: Fri May 17 17:51:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
