<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH net-next-2.6 v2 1/1] can: c_can: Added support for Bosch	C_CAN	controller
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2010-December/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20net-next-2.6%20v2%201/1%5D%20can%3A%20c_can%3A%20Added%20support%20for%20Bosch%0A%09C_CAN%09controller&In-Reply-To=%3C4D0BD744.5030609%40pengutronix.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="005246.html">
   <LINK REL="Next"  HREF="005234.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH net-next-2.6 v2 1/1] can: c_can: Added support for Bosch	C_CAN	controller</H1>
    <B>Marc Kleine-Budde</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20net-next-2.6%20v2%201/1%5D%20can%3A%20c_can%3A%20Added%20support%20for%20Bosch%0A%09C_CAN%09controller&In-Reply-To=%3C4D0BD744.5030609%40pengutronix.de%3E"
       TITLE="[PATCH net-next-2.6 v2 1/1] can: c_can: Added support for Bosch	C_CAN	controller">mkl at pengutronix.de
       </A><BR>
    <I>Fri Dec 17 22:33:56 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="005246.html">[PATCH net-next-2.6 v2 1/1] can: c_can: Added support for Bosch	C_CAN controller
</A></li>
        <LI>Next message: <A HREF="005234.html">[PATCH net-next-2.6 v2 1/1] can: c_can: Added support for Bosch	C_CAN controller
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5233">[ date ]</a>
              <a href="thread.html#5233">[ thread ]</a>
              <a href="subject.html#5233">[ subject ]</a>
              <a href="author.html#5233">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On 12/15/2010 10:58 AM, Bhupesh Sharma wrote:
&gt;<i> Bosch C_CAN controller is a full-CAN implementation which is compliant
</I>&gt;<i> to CAN protocol version 2.0 part A and B. Bosch C_CAN user manual can be
</I>&gt;<i> obtained from:
</I>&gt;<i> <A HREF="http://www.semiconductors.bosch.de/pdf/Users_Manual_C_CAN.pdf">http://www.semiconductors.bosch.de/pdf/Users_Manual_C_CAN.pdf</A>
</I>
No time to do a real review, some comments and lots of nitpicking inline....

regards, Marc

&gt;<i> 
</I>&gt;<i> This patch adds the support for this controller.
</I>&gt;<i> The following are the design choices made while writing the controller driver:
</I>&gt;<i> 1. Interface Register set IF1 has be used only in the current design.
</I>&gt;<i> 2. Out of the 32 Message objects available, 16 are kept aside for RX purposes
</I>&gt;<i>    and the rest for TX purposes.
</I>&gt;<i> 3. NAPI implementation is such that both the TX and RX paths function in
</I>&gt;<i>    polling mode.
</I>&gt;<i> 
</I>&gt;<i> Changes since V1:
</I>&gt;<i> 1. Implemented C_CAN as a platform driver with means of providing the
</I>&gt;<i>    platform details and register offsets which may vary for different SoCs
</I>&gt;<i>    through platform data struct.
</I>&gt;<i> 2. Implemented NAPI.
</I>&gt;<i> 3. Removed memcpy calls globally.
</I>&gt;<i> 4. Implemented CAN_CTRLMODE_*
</I>&gt;<i> 5. Implemented and used priv-&gt;can.do_get_berr_counter.
</I>&gt;<i> 6. Implemented c_can registers as a struct instead of enum.
</I>&gt;<i> 7. Improved the TX path by implementing routines to get next Tx and echo msg
</I>&gt;<i>    objects.
</I>&gt;<i> 
</I>&gt;<i> Signed-off-by: Bhupesh Sharma &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">bhupesh.sharma at st.com</A>&gt;
</I>&gt;<i> ---
</I>&gt;<i>  drivers/net/can/Kconfig  |    7 +
</I>&gt;<i>  drivers/net/can/Makefile |    1 +
</I>&gt;<i>  drivers/net/can/c_can.c  | 1217 ++++++++++++++++++++++++++++++++++++++++++++++
</I>&gt;<i>  3 files changed, 1225 insertions(+), 0 deletions(-)
</I>&gt;<i>  create mode 100644 drivers/net/can/c_can.c
</I>&gt;<i> 
</I>&gt;<i> diff --git a/drivers/net/can/Kconfig b/drivers/net/can/Kconfig
</I>&gt;<i> index 9d9e453..25d9d2e 100644
</I>&gt;<i> --- a/drivers/net/can/Kconfig
</I>&gt;<i> +++ b/drivers/net/can/Kconfig
</I>&gt;<i> @@ -41,6 +41,13 @@ config CAN_AT91
</I>&gt;<i>  	---help---
</I>&gt;<i>  	  This is a driver for the SoC CAN controller in Atmel's AT91SAM9263.
</I>&gt;<i>  
</I>&gt;<i> +config CAN_C_CAN
</I>&gt;<i> +	tristate &quot;Bosch C_CAN controller&quot;
</I>&gt;<i> +	depends on CAN_DEV
</I>&gt;<i> +	---help---
</I>&gt;<i> +	  If you say yes to this option, support will be included for the
</I>&gt;<i> +	  Bosch C_CAN controller.
</I>&gt;<i> +
</I>&gt;<i>  config CAN_TI_HECC
</I>&gt;<i>  	depends on CAN_DEV &amp;&amp; ARCH_OMAP3
</I>&gt;<i>  	tristate &quot;TI High End CAN Controller&quot;
</I>&gt;<i> diff --git a/drivers/net/can/Makefile b/drivers/net/can/Makefile
</I>&gt;<i> index 0057537..b6cbe74 100644
</I>&gt;<i> --- a/drivers/net/can/Makefile
</I>&gt;<i> +++ b/drivers/net/can/Makefile
</I>&gt;<i> @@ -12,6 +12,7 @@ obj-y				+= usb/
</I>&gt;<i>  obj-$(CONFIG_CAN_SJA1000)	+= sja1000/
</I>&gt;<i>  obj-$(CONFIG_CAN_MSCAN)		+= mscan/
</I>&gt;<i>  obj-$(CONFIG_CAN_AT91)		+= at91_can.o
</I>&gt;<i> +obj-$(CONFIG_CAN_C_CAN)		+= c_can.o
</I>&gt;<i>  obj-$(CONFIG_CAN_TI_HECC)	+= ti_hecc.o
</I>&gt;<i>  obj-$(CONFIG_CAN_MCP251X)	+= mcp251x.o
</I>&gt;<i>  obj-$(CONFIG_CAN_BFIN)		+= bfin_can.o
</I>&gt;<i> diff --git a/drivers/net/can/c_can.c b/drivers/net/can/c_can.c
</I>&gt;<i> new file mode 100644
</I>&gt;<i> index 0000000..c281c17
</I>&gt;<i> --- /dev/null
</I>&gt;<i> +++ b/drivers/net/can/c_can.c
</I>&gt;<i> @@ -0,0 +1,1217 @@
</I>&gt;<i> +/*
</I>&gt;<i> + * CAN bus driver for Bosch C_CAN controller
</I>&gt;<i> + *
</I>&gt;<i> + * Copyright (C) 2010 ST Microelectronics
</I>&gt;<i> + * Bhupesh Sharma &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">bhupesh.sharma at st.com</A>&gt;
</I>&gt;<i> + *
</I>&gt;<i> + * Borrowed heavily from the C_CAN driver originally written by:
</I>&gt;<i> + * Copyright (C) 2007
</I>&gt;<i> + * - Sascha Hauer, Marc Kleine-Budde, Pengutronix &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">s.hauer at pengutronix.de</A>&gt;
</I>&gt;<i> + * - Simon Kallweit, intefo AG &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">simon.kallweit at intefo.ch</A>&gt;
</I>&gt;<i> + *
</I>
I recognize some stuff from the at91_can driver, too :)

&gt;<i> + * Bosch C_CAN controller is compliant to CAN protocol version 2.0 part A and B.
</I>&gt;<i> + * Bosch C_CAN user manual can be obtained from:
</I>&gt;<i> + * <A HREF="http://www.semiconductors.bosch.de/pdf/Users_Manual_C_CAN.pdf">http://www.semiconductors.bosch.de/pdf/Users_Manual_C_CAN.pdf</A>
</I>&gt;<i> + *
</I>&gt;<i> + * This file is licensed under the terms of the GNU General Public
</I>&gt;<i> + * License version 2. This program is licensed &quot;as is&quot; without any
</I>&gt;<i> + * warranty of any kind, whether express or implied.
</I>&gt;<i> + */
</I>&gt;<i> +
</I>&gt;<i> +#include &lt;linux/kernel.h&gt;
</I>&gt;<i> +#include &lt;linux/version.h&gt;
</I>&gt;<i> +#include &lt;linux/module.h&gt;
</I>&gt;<i> +#include &lt;linux/interrupt.h&gt;
</I>&gt;<i> +#include &lt;linux/delay.h&gt;
</I>&gt;<i> +#include &lt;linux/netdevice.h&gt;
</I>&gt;<i> +#include &lt;linux/if_arp.h&gt;
</I>&gt;<i> +#include &lt;linux/if_ether.h&gt;
</I>&gt;<i> +#include &lt;linux/list.h&gt;
</I>&gt;<i> +#include &lt;linux/delay.h&gt;
</I>&gt;<i> +#include &lt;linux/workqueue.h&gt;
</I>&gt;<i> +#include &lt;linux/io.h&gt;
</I>&gt;<i> +#include &lt;linux/platform_device.h&gt;
</I>&gt;<i> +#include &lt;linux/clk.h&gt;
</I>&gt;<i> +
</I>&gt;<i> +#include &lt;linux/can.h&gt;
</I>&gt;<i> +#include &lt;linux/can/dev.h&gt;
</I>&gt;<i> +#include &lt;linux/can/error.h&gt;
</I>&gt;<i> +
</I>&gt;<i> +#define DRV_NAME &quot;c_can&quot;
</I>
You can use KBUILD_MODNAME, no need to define DRV_NAME.

&gt;<i> +
</I>&gt;<i> +/* control register */
</I>&gt;<i> +#define CONTROL_TEST		(1 &lt;&lt; 7)
</I>&gt;<i> +#define CONTROL_CCE		(1 &lt;&lt; 6)
</I>&gt;<i> +#define CONTROL_DISABLE_AR	(1 &lt;&lt; 5)
</I>&gt;<i> +#define CONTROL_ENABLE_AR	(0 &lt;&lt; 5)
</I>&gt;<i> +#define CONTROL_EIE		(1 &lt;&lt; 3)
</I>&gt;<i> +#define CONTROL_SIE		(1 &lt;&lt; 2)
</I>&gt;<i> +#define CONTROL_IE		(1 &lt;&lt; 1)
</I>&gt;<i> +#define CONTROL_INIT		(1 &lt;&lt; 0)
</I>&gt;<i> +
</I>&gt;<i> +/* test register */
</I>&gt;<i> +#define TEST_RX			(1 &lt;&lt; 7)
</I>&gt;<i> +#define TEST_TX1		(1 &lt;&lt; 6)
</I>&gt;<i> +#define TEST_TX2		(1 &lt;&lt; 5)
</I>&gt;<i> +#define TEST_LBACK		(1 &lt;&lt; 4)
</I>&gt;<i> +#define TEST_SILENT		(1 &lt;&lt; 3)
</I>&gt;<i> +#define TEST_BASIC		(1 &lt;&lt; 2)
</I>
You can use BIT(n) instead of (1 &lt;&lt; n).

&gt;<i> +
</I>&gt;<i> +/* status register */
</I>&gt;<i> +#define STATUS_BOFF		(1 &lt;&lt; 7)
</I>&gt;<i> +#define STATUS_EWARN		(1 &lt;&lt; 6)
</I>&gt;<i> +#define STATUS_EPASS		(1 &lt;&lt; 5)
</I>&gt;<i> +#define STATUS_RXOK		(1 &lt;&lt; 4)
</I>&gt;<i> +#define STATUS_TXOK		(1 &lt;&lt; 3)
</I>&gt;<i> +#define STATUS_LEC_MASK		0x07
</I>&gt;<i> +#define LEC_STUFF_ERROR		1
</I>&gt;<i> +#define LEC_FORM_ERROR		2
</I>&gt;<i> +#define LEC_ACK_ERROR		3
</I>&gt;<i> +#define LEC_BIT1_ERROR		4
</I>&gt;<i> +#define LEC_BIT0_ERROR		5
</I>&gt;<i> +#define LEC_CRC_ERROR		6
</I>&gt;<i> +
</I>&gt;<i> +/* error counter register */
</I>&gt;<i> +#define ERR_COUNTER_TEC_MASK	0xff
</I>&gt;<i> +#define ERR_COUNTER_TEC_SHIFT	0x0
</I>
nitpick, I'd just use a pure decimal 0 :)

&gt;<i> +#define ERR_COUNTER_REC_SHIFT	8
</I>&gt;<i> +#define ERR_COUNTER_REC_MASK	(0x7f &lt;&lt; ERR_COUNTER_REC_SHIFT)
</I>&gt;<i> +#define ERR_COUNTER_RP_SHIFT	15
</I>&gt;<i> +#define ERR_COUNTER_RP_MASK	(0x1 &lt;&lt; ERR_COUNTER_RP_SHIFT)
</I>&gt;<i> +
</I>&gt;<i> +/* bit-timing register */
</I>&gt;<i> +#define BTR_BRP_MASK		0x3f
</I>&gt;<i> +#define BTR_BRP_SHIFT		0
</I>&gt;<i> +#define BTR_SJW_SHIFT		6
</I>&gt;<i> +#define BTR_SJW_MASK		(0x3 &lt;&lt; BTR_SJW_SHIFT)
</I>&gt;<i> +#define BTR_TSEG1_SHIFT		8
</I>&gt;<i> +#define BTR_TSEG1_MASK		(0xf &lt;&lt; BTR_TSEG1_SHIFT)
</I>&gt;<i> +#define BTR_TSEG2_SHIFT		12
</I>&gt;<i> +#define BTR_TSEG2_MASK		(0x7 &lt;&lt; BTR_TSEG2_SHIFT)
</I>&gt;<i> +
</I>&gt;<i> +/* brp extension register */
</I>&gt;<i> +#define BRP_EXT_BRPE_MASK	0x0f
</I>&gt;<i> +#define BRP_EXT_BRPE_SHIFT	0
</I>&gt;<i> +
</I>&gt;<i> +/* IFx command request */
</I>&gt;<i> +#define IF_COMR_BUSY		(1 &lt;&lt; 15)
</I>&gt;<i> +
</I>&gt;<i> +/* IFx command mask */
</I>&gt;<i> +#define IF_COMM_WR		(1 &lt;&lt; 7)
</I>&gt;<i> +#define IF_COMM_MASK		(1 &lt;&lt; 6)
</I>&gt;<i> +#define IF_COMM_ARB		(1 &lt;&lt; 5)
</I>&gt;<i> +#define IF_COMM_CONTROL		(1 &lt;&lt; 4)
</I>&gt;<i> +#define IF_COMM_CLR_INT_PND	(1 &lt;&lt; 3)
</I>&gt;<i> +#define IF_COMM_TXRQST		(1 &lt;&lt; 2)
</I>&gt;<i> +#define IF_COMM_DATAA		(1 &lt;&lt; 1)
</I>&gt;<i> +#define IF_COMM_DATAB		(1 &lt;&lt; 0)
</I>&gt;<i> +#define IF_COMM_ALL		(IF_COMM_MASK | IF_COMM_ARB | \
</I>&gt;<i> +				IF_COMM_CONTROL | IF_COMM_TXRQST | \
</I>&gt;<i> +				IF_COMM_DATAA | IF_COMM_DATAB)
</I>&gt;<i> +
</I>&gt;<i> +/* IFx arbitration */
</I>&gt;<i> +#define IF_ARB_MSGVAL		(1 &lt;&lt; 15)
</I>&gt;<i> +#define IF_ARB_MSGXTD		(1 &lt;&lt; 14)
</I>&gt;<i> +#define IF_ARB_TRANSMIT		(1 &lt;&lt; 13)
</I>&gt;<i> +
</I>&gt;<i> +/* IFx message control */
</I>&gt;<i> +#define IF_MCONT_NEWDAT		(1 &lt;&lt; 15)
</I>&gt;<i> +#define IF_MCONT_MSGLST		(1 &lt;&lt; 14)
</I>&gt;<i> +#define IF_MCONT_INTPND		(1 &lt;&lt; 13)
</I>&gt;<i> +#define IF_MCONT_UMASK		(1 &lt;&lt; 12)
</I>&gt;<i> +#define IF_MCONT_TXIE		(1 &lt;&lt; 11)
</I>&gt;<i> +#define IF_MCONT_RXIE		(1 &lt;&lt; 10)
</I>&gt;<i> +#define IF_MCONT_RMTEN		(1 &lt;&lt; 9)
</I>&gt;<i> +#define IF_MCONT_TXRQST		(1 &lt;&lt; 8)
</I>&gt;<i> +#define IF_MCONT_EOB		(1 &lt;&lt; 7)
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * IFx register masks:
</I>&gt;<i> + * allow easy operation on 16-bit registers when the
</I>&gt;<i> + * argument is 32-bit instead
</I>&gt;<i> + */
</I>&gt;<i> +#define IFX_WRITE_LOW_16BIT(x)	(x &amp; 0xFFFF)
</I>&gt;<i> +#define IFX_WRITE_HIGH_16BIT(x)	((x &amp; 0xFFFF0000) &gt;&gt; 16)
</I>&gt;<i> +
</I>&gt;<i> +/* message object split */
</I>&gt;<i> +#define C_CAN_NO_OF_OBJECTS	31
</I>&gt;<i> +#define C_CAN_MSG_OBJ_RX_NUM	16
</I>&gt;<i> +#define C_CAN_MSG_OBJ_TX_NUM	16
</I>&gt;<i> +
</I>&gt;<i> +#define C_CAN_MSG_OBJ_RX_FIRST	0
</I>&gt;<i> +#define C_CAN_MSG_OBJ_RX_LAST	(C_CAN_MSG_OBJ_RX_FIRST + \
</I>&gt;<i> +				C_CAN_MSG_OBJ_RX_NUM - 1)
</I>&gt;<i> +
</I>&gt;<i> +#define C_CAN_MSG_OBJ_TX_FIRST	(C_CAN_MSG_OBJ_RX_LAST + 1)
</I>&gt;<i> +#define C_CAN_MSG_OBJ_TX_LAST	(C_CAN_MSG_OBJ_TX_FIRST + \
</I>&gt;<i> +				C_CAN_MSG_OBJ_TX_NUM - 1)
</I>&gt;<i> +#define C_CAN_NEXT_MSG_OBJ_MASK	(C_CAN_MSG_OBJ_TX_NUM - 1)
</I>&gt;<i> +#define RECEIVE_OBJECT_BITS	0x0000ffff
</I>&gt;<i> +
</I>&gt;<i> +/* status interrupt */
</I>&gt;<i> +#define STATUS_INTERRUPT	0x8000
</I>&gt;<i> +
</I>&gt;<i> +/* napi related */
</I>&gt;<i> +#define C_CAN_NAPI_WEIGHT	C_CAN_MSG_OBJ_RX_NUM
</I>&gt;<i> +
</I>&gt;<i> +/* c_can IF registers */
</I>&gt;<i> +struct c_can_if_regs {
</I>&gt;<i> +	u16 com_reg;
</I>&gt;<i> +	u16 com_mask;
</I>&gt;<i> +	u16 mask1;
</I>&gt;<i> +	u16 mask2;
</I>&gt;<i> +	u16 arb1;
</I>&gt;<i> +	u16 arb2;
</I>&gt;<i> +	u16 msg_cntrl;
</I>&gt;<i> +	u16 data_a1;
</I>&gt;<i> +	u16 data_a2;
</I>&gt;<i> +	u16 data_b1;
</I>&gt;<i> +	u16 data_b2;
</I>
The later code _mighy_ be easier to read if you define data as an array
of u16, but let's see...

&gt;<i> +	u16 _reserved[13];
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +/* c_can hardware registers */
</I>&gt;<i> +struct c_can_regs {
</I>&gt;<i> +	u16 control;
</I>&gt;<i> +	u16 status;
</I>&gt;<i> +	u16 error_counter;
</I>&gt;<i> +	u16 btr;
</I>&gt;<i> +	u16 ir;
</I>&gt;<i> +	u16 test;
</I>&gt;<i> +	u16 brp_ext;
</I>&gt;<i> +	u16 _reserved1;
</I>&gt;<i> +	struct c_can_if_regs ifreg[2]; /* [0] = IF1 and [1] = IF2 */
</I>&gt;<i> +	u16 _reserved2[8];
</I>&gt;<i> +	u16 txrqst1;
</I>&gt;<i> +	u16 txrqst2;
</I>&gt;<i> +	u16 _reserved3[6];
</I>&gt;<i> +	u16 newdat1;
</I>&gt;<i> +	u16 newdat2;
</I>&gt;<i> +	u16 _reserved4[6];
</I>&gt;<i> +	u16 intpnd1;
</I>&gt;<i> +	u16 intpnd2;
</I>&gt;<i> +	u16 _reserved5[6];
</I>&gt;<i> +	u16 msgval1;
</I>&gt;<i> +	u16 msgval2;
</I>&gt;<i> +	u16 _reserved6[6];
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * c_can error types:
</I>&gt;<i> + * Bus errors (BUS_OFF, ERROR_WARNING, ERROR_PASSIVE) are supported
</I>&gt;<i> + */
</I>&gt;<i> +enum c_can_bus_error_types {
</I>&gt;<i> +	C_CAN_NO_ERROR = 0,
</I>&gt;<i> +	C_CAN_BUS_OFF,
</I>&gt;<i> +	C_CAN_ERROR_WARNING,
</I>&gt;<i> +	C_CAN_ERROR_PASSIVE
</I>                           ^
please add a &quot;,&quot;
&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +enum c_can_interrupt_mode {
</I>&gt;<i> +	ENABLE_MODULE_INTERRUPT = 0,
</I>&gt;<i> +	DISABLE_MODULE_INTERRUPT,
</I>&gt;<i> +	ENABLE_ALL_INTERRUPTS,
</I>&gt;<i> +	DISABLE_ALL_INTERRUPTS
</I>same here
&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +/* c_can private data structure */
</I>&gt;<i> +struct c_can_priv {
</I>&gt;<i> +	struct can_priv can;	/* must be the first member */
</I>&gt;<i> +	struct napi_struct napi;
</I>&gt;<i> +	struct net_device *dev;
</I>&gt;<i> +	int tx_object;
</I>&gt;<i> +	int current_status;
</I>&gt;<i> +	int last_status;
</I>&gt;<i> +	u16 (*read_reg) (struct c_can_priv *priv, void *reg);
</I>&gt;<i> +	void (*write_reg) (struct c_can_priv *priv, void *reg, u16 val);
</I>&gt;<i> +	struct c_can_regs __iomem *reg_base;
</I>&gt;<i> +	unsigned long irq_flags; /* for request_irq() */
</I>&gt;<i> +	unsigned int tx_next;
</I>&gt;<i> +	unsigned int tx_echo;
</I>&gt;<i> +	struct clk *clk;
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +static struct can_bittiming_const c_can_bittiming_const = {
</I>&gt;<i> +	.name = DRV_NAME,
</I>
use KBUILD_MODNAME here
&gt;<i> +	.tseg1_min = 2,		/* Time segment 1 = prop_seg + phase_seg1 */
</I>&gt;<i> +	.tseg1_max = 16,
</I>&gt;<i> +	.tseg2_min = 1,		/* Time segment 2 = phase_seg2 */
</I>&gt;<i> +	.tseg2_max = 8,
</I>&gt;<i> +	.sjw_max = 4,
</I>&gt;<i> +	.brp_min = 1,
</I>&gt;<i> +	.brp_max = 1024,	/* 6-bit BRP field + 4-bit BRPE field*/
</I>&gt;<i> +	.brp_inc = 1,
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +static inline int get_tx_next_msg_obj(const struct c_can_priv *priv)
</I>&gt;<i> +{
</I>&gt;<i> +	return (priv-&gt;tx_next &amp; C_CAN_NEXT_MSG_OBJ_MASK) +
</I>&gt;<i> +			C_CAN_MSG_OBJ_TX_FIRST;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static inline int get_tx_echo_msg_obj(const struct c_can_priv *priv)
</I>&gt;<i> +{
</I>&gt;<i> +	return (priv-&gt;tx_echo &amp; C_CAN_NEXT_MSG_OBJ_MASK) +
</I>&gt;<i> +			C_CAN_MSG_OBJ_TX_FIRST;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/* 16-bit c_can registers can be arranged differently in the memory
</I>&gt;<i> + * architecture of different implementations. For example: 16-bit
</I>&gt;<i> + * registers can be aligned to a 16-bit boundary or 32-bit boundary etc.
</I>&gt;<i> + * Handle the same by providing a common read/write interface.
</I>&gt;<i> + */
</I>
/*
 * this is the preferred multi-line comment style,
 * please adjust
 */
&gt;<i> +static u16 c_can_read_reg_aligned_to_16bit(void *reg)
</I>&gt;<i> +{
</I>&gt;<i> +	return readw(reg);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static void c_can_write_reg_aligned_to_16bit(void *reg, u16 val)
</I>&gt;<i> +{
</I>&gt;<i> +	writew(val, reg);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static u16 c_can_read_reg_aligned_to_32bit(struct c_can_priv *priv, void *reg)
</I>&gt;<i> +{
</I>&gt;<i> +	return readw(reg + (u32)reg - (u32)priv-&gt;reg_base);
</I>
as Wolfgang said not 64 bit safe.....what about casting the reg_base to
void __iomem *?

&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static void c_can_write_reg_aligned_to_32bit(struct c_can_priv *priv,
</I>&gt;<i> +					void *reg, u16 val)
</I>&gt;<i> +{
</I>&gt;<i> +	writew(val, reg + (u32)reg - (u32)priv-&gt;reg_base);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static u32 c_can_read_reg32(struct c_can_priv *priv, void *reg)
</I>&gt;<i> +{
</I>&gt;<i> +	u32 val = priv-&gt;read_reg(priv, reg);
</I>&gt;<i> +	val |= ((u32) priv-&gt;read_reg(priv, reg + 2)) &lt;&lt; 16;
</I>&gt;<i> +	return val;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static inline int c_can_configure_interrupts(struct c_can_priv *priv,
</I>&gt;<i> +					enum c_can_interrupt_mode intr_mode)
</I>&gt;<i> +{
</I>&gt;<i> +	unsigned int cntrl_save = priv-&gt;read_reg(priv,
</I>&gt;<i> +						&amp;priv-&gt;reg_base-&gt;control);
</I>&gt;<i> +
</I>&gt;<i> +	switch (intr_mode) {
</I>&gt;<i> +	case ENABLE_MODULE_INTERRUPT:
</I>&gt;<i> +		cntrl_save |= CONTROL_IE;
</I>&gt;<i> +		break;
</I>&gt;<i> +	case DISABLE_MODULE_INTERRUPT:
</I>&gt;<i> +		cntrl_save &amp;= ~CONTROL_IE;
</I>&gt;<i> +		break;
</I>&gt;<i> +	case ENABLE_ALL_INTERRUPTS:
</I>&gt;<i> +		cntrl_save |= (CONTROL_SIE | CONTROL_EIE | CONTROL_IE);
</I>&gt;<i> +		break;
</I>&gt;<i> +	case DISABLE_ALL_INTERRUPTS:
</I>&gt;<i> +		cntrl_save &amp;= ~(CONTROL_EIE | CONTROL_IE | CONTROL_SIE);
</I>&gt;<i> +		break;
</I>&gt;<i> +	default:
</I>&gt;<i> +		return -EOPNOTSUPP;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;control, cntrl_save);
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static inline int c_can_object_get(struct net_device *dev,
</I>&gt;<i> +					int iface, int objno, int mask)
</I>&gt;<i> +{
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +	int timeout = (6 / priv-&gt;can.clock.freq);
</I>&gt;<i> +
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].com_mask,
</I>&gt;<i> +			IFX_WRITE_LOW_16BIT(mask));
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].com_reg,
</I>&gt;<i> +			IFX_WRITE_LOW_16BIT(objno + 1));
</I>&gt;<i> +
</I>&gt;<i> +	/* as per specs, after writting the message object number in the
</I>&gt;<i> +	 * IF command request register the transfer b/w interface
</I>&gt;<i> +	 * register and message RAM must be complete in 6 CAN-CLK
</I>&gt;<i> +	 * period. The delay accounts for the same
</I>&gt;<i> +	 */
</I>&gt;<i> +	udelay(timeout);
</I>&gt;<i> +	if ((priv-&gt;read_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].com_reg)) &amp;
</I>&gt;<i> +			IF_COMR_BUSY) {
</I>&gt;<i> +		dev_info(dev-&gt;dev.parent, &quot;timed out in object get\n&quot;);
</I>&gt;<i> +		return -ETIMEDOUT;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static inline int c_can_object_put(struct net_device *dev,
</I>&gt;<i> +					int iface, int objno, int mask)
</I>&gt;<i> +{
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +	int timeout = (6 / priv-&gt;can.clock.freq);
</I>&gt;<i> +
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].com_mask,
</I>&gt;<i> +			(IF_COMM_WR | IFX_WRITE_LOW_16BIT(mask)));
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].com_reg,
</I>&gt;<i> +			IFX_WRITE_LOW_16BIT(objno + 1));
</I>&gt;<i> +
</I>&gt;<i> +	/* as per specs, after writting the message object number in the
</I>&gt;<i> +	 * IF command request register the transfer b/w interface
</I>&gt;<i> +	 * register and message RAM must be complete in 6 CAN-CLK
</I>&gt;<i> +	 * period. The delay accounts for the same
</I>&gt;<i> +	 */
</I>&gt;<i> +	udelay(timeout);
</I>&gt;<i> +	if ((priv-&gt;read_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].com_reg)) &amp;
</I>&gt;<i> +			IF_COMR_BUSY) {
</I>&gt;<i> +		dev_info(dev-&gt;dev.parent, &quot;timed out in object put\n&quot;);
</I>&gt;<i> +		return -ETIMEDOUT;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +int c_can_write_msg_object(struct net_device *dev,
</I>&gt;<i> +			int iface, struct can_frame *frame, int objno)
</I>&gt;<i> +{
</I>&gt;<i> +	u16 flags = 0;
</I>&gt;<i> +	unsigned int id;
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +
</I>&gt;<i> +	if (frame-&gt;can_id &amp; CAN_EFF_FLAG) {
</I>&gt;<i> +		id = frame-&gt;can_id &amp; CAN_EFF_MASK;
</I>&gt;<i> +		flags |= IF_ARB_MSGXTD;
</I>&gt;<i> +	} else
</I>&gt;<i> +		id = ((frame-&gt;can_id &amp; CAN_SFF_MASK) &lt;&lt; 18);
</I>&gt;<i> +
</I>&gt;<i> +	if (!(frame-&gt;can_id &amp; CAN_RTR_FLAG))
</I>&gt;<i> +		flags |= IF_ARB_TRANSMIT;
</I>&gt;<i> +
</I>&gt;<i> +	flags |= IF_ARB_MSGVAL;
</I>&gt;<i> +
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].arb1,
</I>&gt;<i> +				IFX_WRITE_LOW_16BIT(id));
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].arb2, flags |
</I>&gt;<i> +				IFX_WRITE_HIGH_16BIT(id));
</I>&gt;<i> +
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].data_a1,
</I>&gt;<i> +			(*(u16 *)(frame-&gt;data)));
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].data_a2,
</I>&gt;<i> +			(*(u32 *)(frame-&gt;data)) &gt;&gt; 16);
</I>&gt;<i> +
</I>&gt;<i> +	if (frame-&gt;can_dlc &gt; 4) {
</I>&gt;<i> +		priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].data_b1,
</I>&gt;<i> +			(*(u16 *)(frame-&gt;data + 4)));
</I>&gt;<i> +		priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].data_b2,
</I>&gt;<i> +			(*(u32 *)(frame-&gt;data + 4)) &gt;&gt; 16);
</I>&gt;<i> +	} else
</I>&gt;<i> +		*(u32 *)(frame-&gt;data + 4) = 0;
</I>
look at the pch can driver, it uses an array for ifreg-&gt;data and is
endianess safe.

&gt;<i> +
</I>&gt;<i> +	return frame-&gt;can_dlc;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int c_can_read_msg_object(struct net_device *dev, int iface, int objno)
</I>&gt;<i> +{
</I>&gt;<i> +	u16 flags;
</I>&gt;<i> +	int ctrl;
</I>&gt;<i> +	unsigned int val, data;
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +	struct net_device_stats *stats = &amp;dev-&gt;stats;
</I>&gt;<i> +	struct sk_buff *skb;
</I>&gt;<i> +	struct can_frame *frame;
</I>&gt;<i> +
</I>&gt;<i> +	skb = alloc_can_skb(dev, &amp;frame);
</I>&gt;<i> +	if (!skb) {
</I>&gt;<i> +		stats-&gt;rx_dropped++;
</I>&gt;<i> +		return -ENOMEM;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	val = c_can_object_get(dev, iface, objno, IF_COMM_ALL &amp;
</I>&gt;<i> +						~IF_COMM_TXRQST);
</I>&gt;<i> +	if (val &lt; 0)
</I>&gt;<i> +		return val;
</I>&gt;<i> +
</I>&gt;<i> +	ctrl = priv-&gt;read_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].msg_cntrl);
</I>&gt;<i> +	if (ctrl &amp; IF_MCONT_MSGLST) {
</I>&gt;<i> +		stats-&gt;rx_errors++;
</I>&gt;<i> +		dev_info(dev-&gt;dev.parent, &quot;msg lost in buffer %d\n&quot;, objno);
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	frame-&gt;can_dlc = get_can_dlc(ctrl &amp; 0x0F);
</I>&gt;<i> +	data = priv-&gt;read_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].data_a1) |
</I>&gt;<i> +		(priv-&gt;read_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].data_a2) &lt;&lt;
</I>&gt;<i> +			16);
</I>&gt;<i> +	*(u32 *)(frame-&gt;data) = data;
</I>&gt;<i> +	if (frame-&gt;can_dlc &gt; 4) {
</I>&gt;<i> +		data = priv-&gt;read_reg(priv,
</I>&gt;<i> +				&amp;priv-&gt;reg_base-&gt;ifreg[iface].data_b1) |
</I>&gt;<i> +			(priv-&gt;read_reg(priv,
</I>&gt;<i> +				&amp;priv-&gt;reg_base-&gt;ifreg[iface].data_b2) &lt;&lt;
</I>&gt;<i> +				16);
</I>&gt;<i> +		*(u32 *)(frame-&gt;data + 4) = data;
</I>&gt;<i> +	} else
</I>&gt;<i> +		*(u32 *)(frame-&gt;data + 4) = 0;
</I>
dito

&gt;<i> +
</I>&gt;<i> +	flags =	priv-&gt;read_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].arb2);
</I>&gt;<i> +	val = priv-&gt;read_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].arb1) |
</I>&gt;<i> +		(flags &lt;&lt; 16);
</I>&gt;<i> +
</I>&gt;<i> +	if (flags &amp; IF_ARB_MSGXTD)
</I>&gt;<i> +		frame-&gt;can_id = (val &amp; CAN_EFF_MASK) | CAN_EFF_FLAG;
</I>&gt;<i> +	else
</I>&gt;<i> +		frame-&gt;can_id = (val &gt;&gt; 18) &amp; CAN_SFF_MASK;
</I>&gt;<i> +
</I>&gt;<i> +	if (flags &amp; IF_ARB_TRANSMIT)
</I>&gt;<i> +		frame-&gt;can_id |= CAN_RTR_FLAG;
</I>&gt;<i> +
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].msg_cntrl, ctrl &amp;
</I>&gt;<i> +			~(IF_MCONT_MSGLST | IF_MCONT_INTPND | IF_MCONT_NEWDAT));
</I>&gt;<i> +
</I>&gt;<i> +	val = c_can_object_put(dev, iface, objno, IF_COMM_CONTROL);
</I>&gt;<i> +	if (val &lt; 0)
</I>&gt;<i> +		return val;
</I>&gt;<i> +
</I>&gt;<i> +	netif_receive_skb(skb);
</I>&gt;<i> +
</I>&gt;<i> +	stats-&gt;rx_packets++;
</I>&gt;<i> +	stats-&gt;rx_bytes += frame-&gt;can_dlc;
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int c_can_setup_receive_object(struct net_device *dev, int iface,
</I>&gt;<i> +					int objno, unsigned int mask,
</I>&gt;<i> +					unsigned int id, unsigned int mcont)
</I>&gt;<i> +{
</I>&gt;<i> +	int ret;
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].mask1,
</I>&gt;<i> +			IFX_WRITE_LOW_16BIT(mask));
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].mask2,
</I>&gt;<i> +			IFX_WRITE_HIGH_16BIT(mask));
</I>&gt;<i> +
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].arb1,
</I>&gt;<i> +			IFX_WRITE_LOW_16BIT(id));
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].arb2,
</I>&gt;<i> +			(IF_ARB_MSGVAL | IFX_WRITE_HIGH_16BIT(id)));
</I>&gt;<i> +
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].msg_cntrl, mcont);
</I>&gt;<i> +	ret = c_can_object_put(dev, iface, objno, IF_COMM_ALL &amp;
</I>&gt;<i> +						~IF_COMM_TXRQST);
</I>&gt;<i> +	if (ret &lt; 0)
</I>&gt;<i> +		return ret;
</I>&gt;<i> +
</I>&gt;<i> +	dev_dbg(dev-&gt;dev.parent, &quot;obj no:%d, msgval:0x%08x\n&quot;, objno,
</I>&gt;<i> +			c_can_read_reg32(priv, &amp;priv-&gt;reg_base-&gt;msgval1));
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int c_can_inval_msg_object(struct net_device *dev, int iface, int objno)
</I>&gt;<i> +{
</I>&gt;<i> +	int ret;
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].arb1, 0);
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].arb2, 0);
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].msg_cntrl, 0);
</I>&gt;<i> +
</I>&gt;<i> +	ret = c_can_object_put(dev, iface, objno,
</I>&gt;<i> +				IF_COMM_ARB | IF_COMM_CONTROL);
</I>&gt;<i> +	if (ret &lt; 0)
</I>&gt;<i> +		return ret;
</I>&gt;<i> +
</I>&gt;<i> +	dev_dbg(dev-&gt;dev.parent, &quot;obj no:%d, msgval:0x%08x\n&quot;, objno,
</I>&gt;<i> +			c_can_read_reg32(priv, &amp;priv-&gt;reg_base-&gt;msgval1));
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static netdev_tx_t c_can_start_xmit(struct sk_buff *skb,
</I>&gt;<i> +					struct net_device *dev)
</I>&gt;<i> +{
</I>&gt;<i> +	u32 val;
</I>&gt;<i> +	u32 msg_obj_no;
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +	struct can_frame *frame = (struct can_frame *)skb-&gt;data;
</I>&gt;<i> +
</I>&gt;<i> +	if (can_dropped_invalid_skb(dev, skb))
</I>&gt;<i> +		return NETDEV_TX_OK;
</I>&gt;<i> +
</I>&gt;<i> +	msg_obj_no = get_tx_next_msg_obj(priv);
</I>&gt;<i> +
</I>&gt;<i> +	/* prepare message object for transmission */
</I>&gt;<i> +	val = c_can_write_msg_object(dev, 0, frame, msg_obj_no);
</I>&gt;<i> +
</I>&gt;<i> +	/* enable interrupt for this message object */
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[0].msg_cntrl,
</I>&gt;<i> +			IF_MCONT_TXIE | IF_MCONT_TXRQST | IF_MCONT_EOB |
</I>&gt;<i> +			(val &amp; 0xf));
</I>&gt;<i> +	val = c_can_object_put(dev, 0, msg_obj_no, IF_COMM_ALL);
</I>&gt;<i> +	if (val &lt; 0)
</I>&gt;<i> +		return val;
</I>&gt;<i> +
</I>&gt;<i> +	can_put_echo_skb(skb, dev, msg_obj_no - C_CAN_MSG_OBJ_TX_FIRST);
</I>&gt;<i> +
</I>&gt;<i> +	priv-&gt;tx_next++;
</I>&gt;<i> +	if ((priv-&gt;tx_next &amp; C_CAN_NEXT_MSG_OBJ_MASK) == 0)
</I>&gt;<i> +		netif_stop_queue(dev);
</I>&gt;<i> +
</I>&gt;<i> +	return NETDEV_TX_OK;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int c_can_set_bittiming(struct net_device *dev)
</I>&gt;<i> +{
</I>&gt;<i> +	unsigned int reg_btr, reg_brpe, ctrl_save;
</I>&gt;<i> +	u8 brp, brpe, sjw, tseg1, tseg2;
</I>&gt;<i> +	u32 ten_bit_brp;
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +	const struct can_bittiming *bt = &amp;priv-&gt;can.bittiming;
</I>&gt;<i> +
</I>&gt;<i> +	/* c_can provides a 6-bit brp and 4-bit brpe fields */
</I>&gt;<i> +	ten_bit_brp = bt-&gt;brp - 1;
</I>&gt;<i> +	brp = ten_bit_brp &amp; BTR_BRP_MASK;
</I>&gt;<i> +	brpe = ten_bit_brp &gt;&gt; 6;
</I>&gt;<i> +
</I>&gt;<i> +	sjw = bt-&gt;sjw - 1;
</I>&gt;<i> +	tseg1 = bt-&gt;prop_seg + bt-&gt;phase_seg1 - 1;
</I>&gt;<i> +	tseg2 = bt-&gt;phase_seg2 - 1;
</I>&gt;<i> +
</I>&gt;<i> +	reg_btr = ((brp) | (sjw &lt;&lt; BTR_SJW_SHIFT) | (tseg1 &lt;&lt; BTR_TSEG1_SHIFT) |
</I>&gt;<i> +			(tseg2 &lt;&lt; BTR_TSEG2_SHIFT));
</I>&gt;<i> +
</I>&gt;<i> +	reg_brpe = brpe &amp; BRP_EXT_BRPE_MASK;
</I>&gt;<i> +
</I>&gt;<i> +	dev_dbg(dev-&gt;dev.parent,
</I>&gt;<i> +			&quot;brp = %d, brpe = %d, sjw = %d, seg1 = %d, seg2 = %d\n&quot;,
</I>&gt;<i> +			brp, brpe, sjw, tseg1, tseg2);
</I>&gt;<i> +	dev_dbg(dev-&gt;dev.parent, &quot;setting BTR to %04x\n&quot;, reg_btr);
</I>&gt;<i> +	dev_dbg(dev-&gt;dev.parent, &quot;setting BRPE to %04x\n&quot;, reg_brpe);
</I>&gt;<i> +
</I>&gt;<i> +	ctrl_save = priv-&gt;read_reg(priv, &amp;priv-&gt;reg_base-&gt;control);
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;control,
</I>&gt;<i> +			ctrl_save | CONTROL_CCE | CONTROL_INIT);
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;btr, reg_btr);
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;brp_ext, reg_brpe);
</I>&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;control, ctrl_save);
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Configure C_CAN message objects for Tx and Rx purposes:
</I>&gt;<i> + * C_CAN provides a total of 32 message objects that can be configured
</I>&gt;<i> + * either for Tx or Rx purposes. Here the first 16 message objects are used as
</I>&gt;<i> + * a reception FIFO. The end of reception FIFO is signified by the EoB bit
</I>&gt;<i> + * being SET. The remaining 16 message objects are kept aside for Tx purposes.
</I>&gt;<i> + * See user guide document for further details on configuring message
</I>&gt;<i> + * objects.
</I>&gt;<i> + */
</I>&gt;<i> +static int c_can_configure_msg_objects(struct net_device *dev)
</I>&gt;<i> +{
</I>&gt;<i> +	int i;
</I>&gt;<i> +
</I>&gt;<i> +	/* first invalidate all message objects */
</I>&gt;<i> +	for (i = 0; i &lt;= C_CAN_NO_OF_OBJECTS; i++)
</I>&gt;<i> +		c_can_inval_msg_object(dev, 0, i);
</I>&gt;<i> +
</I>&gt;<i> +	/* setup receive message objects */
</I>&gt;<i> +	for (i = C_CAN_MSG_OBJ_RX_FIRST + 1 ; i &lt; C_CAN_MSG_OBJ_RX_LAST; i++)
</I>&gt;<i> +		c_can_setup_receive_object(dev, 0, i, 0, 0,
</I>&gt;<i> +			((IF_MCONT_RXIE | IF_MCONT_UMASK) &amp; ~IF_MCONT_EOB));
</I>&gt;<i> +
</I>&gt;<i> +	c_can_setup_receive_object(dev, 0, C_CAN_MSG_OBJ_RX_LAST, 0, 0,
</I>&gt;<i> +				IF_MCONT_EOB | IF_MCONT_RXIE | IF_MCONT_UMASK);
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Configure C_CAN chip:
</I>&gt;<i> + * - enable/disable auto-retransmission
</I>&gt;<i> + * - set operating mode
</I>&gt;<i> + * - configure message objects
</I>&gt;<i> + */
</I>&gt;<i> +static int c_can_chip_config(struct net_device *dev)
</I>&gt;<i> +{
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +
</I>&gt;<i> +	if (priv-&gt;can.ctrlmode &amp; CAN_CTRLMODE_ONE_SHOT)
</I>&gt;<i> +		/* disable automatic retransmission */
</I>&gt;<i> +		priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;control,
</I>&gt;<i> +				CONTROL_DISABLE_AR);
</I>&gt;<i> +	else
</I>&gt;<i> +		/* enable automatic retransmission */
</I>&gt;<i> +		priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;control,
</I>&gt;<i> +				CONTROL_ENABLE_AR);
</I>&gt;<i> +
</I>&gt;<i> +	if (priv-&gt;can.ctrlmode &amp; CAN_CTRLMODE_LOOPBACK) {
</I>&gt;<i> +		/* loopback mode : useful for self-test function */
</I>&gt;<i> +		priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;control, (CONTROL_EIE |
</I>&gt;<i> +				CONTROL_SIE | CONTROL_IE | CONTROL_TEST));
</I>&gt;<i> +		priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;test, TEST_LBACK);
</I>&gt;<i> +	} else if (priv-&gt;can.ctrlmode &amp; CAN_CTRLMODE_LISTENONLY) {
</I>&gt;<i> +		/* silent mode : bus-monitoring mode */
</I>&gt;<i> +		priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;control, (CONTROL_EIE |
</I>&gt;<i> +				CONTROL_SIE | CONTROL_IE | CONTROL_TEST));
</I>&gt;<i> +		priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;test, TEST_SILENT);
</I>&gt;<i> +	} else if (priv-&gt;can.ctrlmode &amp; (CAN_CTRLMODE_LISTENONLY &amp;
</I>&gt;<i> +					CAN_CTRLMODE_LOOPBACK)) {
</I>&gt;<i> +		/* loopback + silent mode : useful for hot self-test */
</I>&gt;<i> +		priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;control, (CONTROL_EIE |
</I>&gt;<i> +				CONTROL_SIE | CONTROL_IE | CONTROL_TEST));
</I>&gt;<i> +		priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;test,
</I>&gt;<i> +				(TEST_LBACK | TEST_SILENT));
</I>&gt;<i> +	} else
</I>&gt;<i> +		/* normal mode*/
</I>&gt;<i> +		priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;control,
</I>&gt;<i> +				(CONTROL_EIE | CONTROL_SIE | CONTROL_IE));
</I>&gt;<i> +
</I>&gt;<i> +	/* configure message objects */
</I>&gt;<i> +	c_can_configure_msg_objects(dev);
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int c_can_start(struct net_device *dev)
</I>&gt;<i> +{
</I>&gt;<i> +	int err;
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +
</I>&gt;<i> +	/* enable status change, error and module interrupts */
</I>&gt;<i> +	c_can_configure_interrupts(priv, ENABLE_ALL_INTERRUPTS);
</I>&gt;<i> +
</I>&gt;<i> +	/* basic c_can configuration */
</I>&gt;<i> +	err = c_can_chip_config(dev);
</I>&gt;<i> +	if (err)
</I>&gt;<i> +		return err;
</I>&gt;<i> +
</I>&gt;<i> +	priv-&gt;can.state = CAN_STATE_ERROR_ACTIVE;
</I>&gt;<i> +
</I>&gt;<i> +	/* reset tx helper pointers */
</I>&gt;<i> +	priv-&gt;tx_next = priv-&gt;tx_echo = 0;
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int c_can_stop(struct net_device *dev)
</I>&gt;<i> +{
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +
</I>&gt;<i> +	/* disable all interrupts */
</I>&gt;<i> +	c_can_configure_interrupts(priv, DISABLE_ALL_INTERRUPTS);
</I>&gt;<i> +
</I>&gt;<i> +	/* set the state as STOPPED */
</I>&gt;<i> +	priv-&gt;can.state = CAN_STATE_STOPPED;
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int c_can_set_mode(struct net_device *dev, enum can_mode mode)
</I>&gt;<i> +{
</I>&gt;<i> +	switch (mode) {
</I>&gt;<i> +	case CAN_MODE_START:
</I>&gt;<i> +		c_can_start(dev);
</I>&gt;<i> +		netif_wake_queue(dev);
</I>&gt;<i> +		dev_info(dev-&gt;dev.parent,
</I>&gt;<i> +				&quot;c_can CAN_MODE_START requested\n&quot;);
</I>&gt;<i> +		break;
</I>&gt;<i> +	default:
</I>&gt;<i> +		return -EOPNOTSUPP;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int c_can_get_state(const struct net_device *dev,
</I>&gt;<i> +				enum can_state *state)
</I>&gt;<i> +{
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +
</I>&gt;<i> +	*state = priv-&gt;can.state;
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int c_can_get_berr_counter(const struct net_device *dev,
</I>&gt;<i> +					struct can_berr_counter *bec)
</I>&gt;<i> +{
</I>&gt;<i> +	unsigned int reg_err_counter;
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +
</I>&gt;<i> +	reg_err_counter = priv-&gt;read_reg(priv, &amp;priv-&gt;reg_base-&gt;error_counter);
</I>&gt;<i> +	bec-&gt;rxerr = ((reg_err_counter &amp; ERR_COUNTER_REC_MASK) &gt;&gt;
</I>&gt;<i> +				ERR_COUNTER_REC_SHIFT);
</I>&gt;<i> +	bec-&gt;txerr = (reg_err_counter &amp; ERR_COUNTER_TEC_MASK);
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * theory of operation:
</I>&gt;<i> + *
</I>&gt;<i> + * priv-&gt;tx_echo holds the number of the oldest can_frame put for
</I>&gt;<i> + * transmission into the hardware, but not yet ACKed by the CAN tx
</I>&gt;<i> + * complete IRQ.
</I>&gt;<i> + *
</I>&gt;<i> + * We iterate from priv-&gt;tx_echo to priv-&gt;tx_next and check if the
</I>&gt;<i> + * packet has been transmitted, echo it back to the CAN framework. If
</I>&gt;<i> + * we discover a not yet transmitted package, stop looking for more.
</I>&gt;<i> + */
</I>&gt;<i> +static void c_can_do_tx(struct net_device *dev)
</I>&gt;<i> +{
</I>&gt;<i> +	u32 val;
</I>&gt;<i> +	u32 msg_obj_no;
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +	struct net_device_stats *stats = &amp;dev-&gt;stats;
</I>&gt;<i> +
</I>&gt;<i> +	for (/* nix */; (priv-&gt;tx_next - priv-&gt;tx_echo) &gt; 0; priv-&gt;tx_echo++) {
</I>&gt;<i> +		msg_obj_no = get_tx_echo_msg_obj(priv);
</I>&gt;<i> +		c_can_inval_msg_object(dev, 0, msg_obj_no);
</I>&gt;<i> +		val = c_can_read_reg32(priv, &amp;priv-&gt;reg_base-&gt;txrqst1);
</I>&gt;<i> +		if (!(val &amp; (1 &lt;&lt; msg_obj_no))) {
</I>&gt;<i> +			can_get_echo_skb(dev,
</I>&gt;<i> +					msg_obj_no - C_CAN_MSG_OBJ_TX_FIRST);
</I>&gt;<i> +			stats-&gt;tx_bytes += priv-&gt;read_reg(priv,
</I>&gt;<i> +					&amp;priv-&gt;reg_base-&gt;ifreg[0].msg_cntrl)
</I>&gt;<i> +					&amp; 0xF;
</I>&gt;<i> +			stats-&gt;tx_packets++;
</I>&gt;<i> +		}
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* restart queue if wrap-up or if queue stalled on last pkt */
</I>&gt;<i> +	if (((priv-&gt;tx_next &amp; C_CAN_NEXT_MSG_OBJ_MASK) != 0) ||
</I>&gt;<i> +			((priv-&gt;tx_echo &amp; C_CAN_NEXT_MSG_OBJ_MASK) == 0))
</I>&gt;<i> +		netif_wake_queue(dev);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * c_can_do_rx_poll - read multiple CAN messages from message objects
</I>&gt;<i> + */
</I>&gt;<i> +static int c_can_do_rx_poll(struct net_device *dev, int quota)
</I>&gt;<i> +{
</I>&gt;<i> +	u32 num_rx_pkts = 0;
</I>&gt;<i> +	unsigned int msg_obj;
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +	u32 val = c_can_read_reg32(priv, &amp;priv-&gt;reg_base-&gt;newdat1);
</I>&gt;<i> +
</I>&gt;<i> +	while (val &amp; RECEIVE_OBJECT_BITS) {
</I>&gt;<i> +		for (msg_obj = C_CAN_MSG_OBJ_RX_FIRST;
</I>&gt;<i> +				msg_obj &lt;= C_CAN_MSG_OBJ_RX_LAST; msg_obj++) {
</I>&gt;<i> +			if (val &amp; (1 &lt;&lt; msg_obj)) {
</I>&gt;<i> +				c_can_read_msg_object(dev, 0, msg_obj);
</I>&gt;<i> +				num_rx_pkts++;
</I>&gt;<i> +				quota--;
</I>&gt;<i> +			}
</I>&gt;<i> +		}
</I>&gt;<i> +
</I>&gt;<i> +		val = c_can_read_reg32(priv, &amp;priv-&gt;reg_base-&gt;newdat1);
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	return num_rx_pkts;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int c_can_err(struct net_device *dev,
</I>&gt;<i> +				enum c_can_bus_error_types error_type,
</I>&gt;<i> +				int lec_type)
</I>&gt;<i> +{
</I>&gt;<i> +	unsigned int reg_err_counter;
</I>&gt;<i> +	unsigned int rx_err_passive;
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +	struct net_device_stats *stats = &amp;dev-&gt;stats;
</I>&gt;<i> +	struct can_frame *cf;
</I>&gt;<i> +	struct sk_buff *skb;
</I>&gt;<i> +	struct can_berr_counter bec;
</I>&gt;<i> +
</I>&gt;<i> +	/* propogate the error condition to the CAN stack */
</I>&gt;<i> +	skb = alloc_can_err_skb(dev, &amp;cf);
</I>&gt;<i> +	if (unlikely(!skb))
</I>&gt;<i> +		return 0;
</I>&gt;<i> +
</I>&gt;<i> +	c_can_get_berr_counter(dev, &amp;bec);
</I>&gt;<i> +	reg_err_counter = priv-&gt;read_reg(priv, &amp;priv-&gt;reg_base-&gt;error_counter);
</I>&gt;<i> +	rx_err_passive = ((reg_err_counter &amp; ERR_COUNTER_RP_MASK) &gt;&gt;
</I>&gt;<i> +				ERR_COUNTER_RP_SHIFT);
</I>&gt;<i> +
</I>&gt;<i> +	if (error_type &amp; C_CAN_ERROR_WARNING) {
</I>&gt;<i> +		/* error warning state */
</I>&gt;<i> +		priv-&gt;can.can_stats.error_warning++;
</I>&gt;<i> +		priv-&gt;can.state = CAN_STATE_ERROR_WARNING;
</I>&gt;<i> +		cf-&gt;can_id |= CAN_ERR_CRTL;
</I>&gt;<i> +		if (bec.rxerr &gt; 96)
</I>&gt;<i> +			cf-&gt;data[1] = CAN_ERR_CRTL_RX_WARNING;
</I>&gt;<i> +		if (bec.txerr &gt; 96)
</I>&gt;<i> +			cf-&gt;data[1] = CAN_ERR_CRTL_TX_WARNING;
</I>&gt;<i> +	}
</I>&gt;<i> +	if (error_type &amp; C_CAN_ERROR_PASSIVE) {
</I>&gt;<i> +		/* error passive state */
</I>&gt;<i> +		priv-&gt;can.can_stats.error_passive++;
</I>&gt;<i> +		priv-&gt;can.state = CAN_STATE_ERROR_PASSIVE;
</I>&gt;<i> +		cf-&gt;can_id |= CAN_ERR_CRTL;
</I>&gt;<i> +		if (rx_err_passive)
</I>&gt;<i> +			cf-&gt;data[1] = CAN_ERR_CRTL_RX_PASSIVE;
</I>&gt;<i> +		if (bec.txerr &gt; 127)
</I>&gt;<i> +			cf-&gt;data[1] = CAN_ERR_CRTL_TX_PASSIVE;
</I>&gt;<i> +	}
</I>&gt;<i> +	if (error_type &amp; C_CAN_BUS_OFF) {
</I>&gt;<i> +		/* bus-off state */
</I>&gt;<i> +		priv-&gt;can.state = CAN_STATE_BUS_OFF;
</I>&gt;<i> +		cf-&gt;can_id |= CAN_ERR_BUSOFF;
</I>&gt;<i> +		/* disable all interrupts in bus-off mode to ensure that
</I>&gt;<i> +		 * the CPU is not hogged down
</I>&gt;<i> +		 */
</I>&gt;<i> +		c_can_configure_interrupts(priv, DISABLE_ALL_INTERRUPTS);
</I>&gt;<i> +		can_bus_off(dev);
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* check for 'last error code' which tells us the
</I>&gt;<i> +	 * type of the last error to occur on the CAN bus
</I>&gt;<i> +	 */
</I>&gt;<i> +	if (lec_type) {
</I>&gt;<i> +		/* common for all type of bus errors */
</I>&gt;<i> +		priv-&gt;can.can_stats.bus_error++;
</I>&gt;<i> +		stats-&gt;rx_errors++;
</I>&gt;<i> +		cf-&gt;can_id |= CAN_ERR_PROT | CAN_ERR_BUSERROR;
</I>&gt;<i> +		cf-&gt;data[2] |= CAN_ERR_PROT_UNSPEC;
</I>&gt;<i> +
</I>&gt;<i> +		if (lec_type &amp; LEC_STUFF_ERROR) {
</I>&gt;<i> +			dev_info(dev-&gt;dev.parent, &quot;stuff error\n&quot;);
</I>&gt;<i> +			cf-&gt;data[2] |= CAN_ERR_PROT_STUFF;
</I>&gt;<i> +		}
</I>&gt;<i> +		if (lec_type &amp; LEC_FORM_ERROR) {
</I>&gt;<i> +			dev_info(dev-&gt;dev.parent, &quot;form error\n&quot;);
</I>&gt;<i> +			cf-&gt;data[2] |= CAN_ERR_PROT_FORM;
</I>&gt;<i> +		}
</I>&gt;<i> +		if (lec_type &amp; LEC_ACK_ERROR) {
</I>&gt;<i> +			dev_info(dev-&gt;dev.parent, &quot;ack error\n&quot;);
</I>&gt;<i> +			cf-&gt;data[2] |= (CAN_ERR_PROT_LOC_ACK |
</I>&gt;<i> +					CAN_ERR_PROT_LOC_ACK_DEL);
</I>&gt;<i> +		}
</I>&gt;<i> +		if (lec_type &amp; LEC_BIT1_ERROR) {
</I>&gt;<i> +			dev_info(dev-&gt;dev.parent, &quot;bit1 error\n&quot;);
</I>&gt;<i> +			cf-&gt;data[2] |= CAN_ERR_PROT_BIT1;
</I>&gt;<i> +		}
</I>&gt;<i> +		if (lec_type &amp; LEC_BIT0_ERROR) {
</I>&gt;<i> +			dev_info(dev-&gt;dev.parent, &quot;bit0 error\n&quot;);
</I>&gt;<i> +			cf-&gt;data[2] |= CAN_ERR_PROT_BIT0;
</I>&gt;<i> +		}
</I>&gt;<i> +		if (lec_type &amp; LEC_CRC_ERROR) {
</I>&gt;<i> +			dev_info(dev-&gt;dev.parent, &quot;CRC error\n&quot;);
</I>&gt;<i> +			cf-&gt;data[2] |= (CAN_ERR_PROT_LOC_CRC_SEQ |
</I>&gt;<i> +					CAN_ERR_PROT_LOC_CRC_DEL);
</I>&gt;<i> +		}
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	netif_receive_skb(skb);
</I>&gt;<i> +	stats-&gt;rx_packets++;
</I>&gt;<i> +	stats-&gt;rx_bytes += cf-&gt;can_dlc;
</I>&gt;<i> +
</I>&gt;<i> +	return 1;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int c_can_poll(struct napi_struct *napi, int quota)
</I>&gt;<i> +{
</I>&gt;<i> +	u16 irqstatus;
</I>&gt;<i> +	int lec_type = 0;
</I>&gt;<i> +	int work_done = 0;
</I>&gt;<i> +	struct net_device *dev = napi-&gt;dev;
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +	enum c_can_bus_error_types error_type = C_CAN_NO_ERROR;
</I>&gt;<i> +
</I>&gt;<i> +	irqstatus = priv-&gt;read_reg(priv, &amp;priv-&gt;reg_base-&gt;ir);
</I>&gt;<i> +
</I>&gt;<i> +	/* status events have the highest priority */
</I>&gt;<i> +	if (irqstatus == STATUS_INTERRUPT) {
</I>&gt;<i> +		priv-&gt;current_status = priv-&gt;read_reg(priv,
</I>&gt;<i> +					&amp;priv-&gt;reg_base-&gt;status);
</I>&gt;<i> +
</I>&gt;<i> +		/* handle Tx/Rx events */
</I>&gt;<i> +		if (priv-&gt;current_status &amp; STATUS_TXOK)
</I>&gt;<i> +			priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;status,
</I>&gt;<i> +					(priv-&gt;current_status &amp; ~STATUS_TXOK));
</I>&gt;<i> +
</I>&gt;<i> +		if (priv-&gt;current_status &amp; STATUS_RXOK)
</I>&gt;<i> +			priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;status,
</I>&gt;<i> +					(priv-&gt;current_status &amp; ~STATUS_RXOK));
</I>&gt;<i> +
</I>&gt;<i> +		/* handle bus error events */
</I>&gt;<i> +		if (priv-&gt;current_status &amp; STATUS_EWARN) {
</I>&gt;<i> +			dev_info(dev-&gt;dev.parent,
</I>&gt;<i> +					&quot;entered error warning state\n&quot;);
</I>&gt;<i> +			error_type = C_CAN_ERROR_WARNING;
</I>&gt;<i> +		}
</I>&gt;<i> +		if ((priv-&gt;current_status &amp; STATUS_EPASS) &amp;&amp;
</I>&gt;<i> +				(!(priv-&gt;last_status &amp; STATUS_EPASS))) {
</I>&gt;<i> +			dev_info(dev-&gt;dev.parent,
</I>&gt;<i> +					&quot;entered error passive state\n&quot;);
</I>&gt;<i> +			error_type = C_CAN_ERROR_PASSIVE;
</I>&gt;<i> +		}
</I>&gt;<i> +		if ((priv-&gt;current_status &amp; STATUS_BOFF) &amp;&amp;
</I>&gt;<i> +				(!(priv-&gt;last_status &amp; STATUS_BOFF))) {
</I>&gt;<i> +			dev_info(dev-&gt;dev.parent,
</I>&gt;<i> +					&quot;entered bus off state\n&quot;);
</I>&gt;<i> +			error_type = C_CAN_BUS_OFF;
</I>&gt;<i> +		}
</I>&gt;<i> +		if (priv-&gt;current_status &amp; STATUS_LEC_MASK)
</I>&gt;<i> +			lec_type = (priv-&gt;current_status &amp; STATUS_LEC_MASK);
</I>&gt;<i> +
</I>&gt;<i> +		/* handle bus recovery events */
</I>&gt;<i> +		if ((!(priv-&gt;current_status &amp; STATUS_EPASS)) &amp;&amp;
</I>&gt;<i> +				(priv-&gt;last_status &amp; STATUS_EPASS)) {
</I>&gt;<i> +			dev_info(dev-&gt;dev.parent,
</I>&gt;<i> +					&quot;left error passive state\n&quot;);
</I>&gt;<i> +			priv-&gt;can.state = CAN_STATE_ERROR_ACTIVE;
</I>&gt;<i> +		}
</I>&gt;<i> +		if ((!(priv-&gt;current_status &amp; STATUS_BOFF)) &amp;&amp;
</I>&gt;<i> +				(priv-&gt;last_status &amp; STATUS_BOFF)) {
</I>&gt;<i> +			dev_info(dev-&gt;dev.parent,
</I>&gt;<i> +					&quot;left bus off state\n&quot;);
</I>&gt;<i> +			priv-&gt;can.state = CAN_STATE_ERROR_ACTIVE;
</I>&gt;<i> +		}
</I>&gt;<i> +
</I>&gt;<i> +		priv-&gt;last_status = priv-&gt;current_status;
</I>&gt;<i> +
</I>&gt;<i> +		/* handle error on the bus */
</I>&gt;<i> +		if (error_type != C_CAN_NO_ERROR)
</I>&gt;<i> +			work_done += c_can_err(dev, error_type, lec_type);
</I>&gt;<i> +	} else if ((irqstatus &gt; C_CAN_MSG_OBJ_RX_FIRST) &amp;&amp;
</I>&gt;<i> +			(irqstatus &lt;= C_CAN_MSG_OBJ_RX_LAST)) {
</I>&gt;<i> +		/* handle events corresponding to receive message objects */
</I>&gt;<i> +		work_done += c_can_do_rx_poll(dev, (quota - work_done));
</I>&gt;<i> +		quota--;
</I>&gt;<i> +	} else if ((irqstatus &gt; C_CAN_MSG_OBJ_TX_FIRST) &amp;&amp;
</I>&gt;<i> +			(irqstatus &lt;= C_CAN_MSG_OBJ_TX_LAST)) {
</I>&gt;<i> +		/* handle events corresponding to transmit message objects */
</I>&gt;<i> +		c_can_do_tx(dev);
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	if (work_done &lt; quota) {
</I>&gt;<i> +		napi_complete(napi);
</I>&gt;<i> +		/* enable all IRQs */
</I>&gt;<i> +		c_can_configure_interrupts(priv, ENABLE_ALL_INTERRUPTS);
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	return work_done;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static irqreturn_t c_can_isr(int irq, void *dev_id)
</I>&gt;<i> +{
</I>&gt;<i> +	struct net_device *dev = (struct net_device *)dev_id;
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +
</I>&gt;<i> +	/* disable all interrupts and schedule the NAPI */
</I>&gt;<i> +	c_can_configure_interrupts(priv, DISABLE_ALL_INTERRUPTS);
</I>&gt;<i> +	napi_schedule(&amp;priv-&gt;napi);
</I>&gt;<i> +
</I>&gt;<i> +	return IRQ_HANDLED;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int c_can_open(struct net_device *dev)
</I>&gt;<i> +{
</I>&gt;<i> +	int err;
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +
</I>&gt;<i> +	/* open the can device */
</I>&gt;<i> +	err = open_candev(dev);
</I>&gt;<i> +	if (err) {
</I>&gt;<i> +		dev_err(dev-&gt;dev.parent, &quot;failed to open can device\n&quot;);
</I>&gt;<i> +		return err;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* register interrupt handler */
</I>&gt;<i> +	err = request_irq(dev-&gt;irq, &amp;c_can_isr, priv-&gt;irq_flags, dev-&gt;name,
</I>&gt;<i> +				(void *)dev);
</I>&gt;<i> +	if (err &lt; 0) {
</I>&gt;<i> +		dev_err(dev-&gt;dev.parent, &quot;failed to attach interrupt\n&quot;);
</I>&gt;<i> +		goto exit_irq_fail;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* start the c_can controller */
</I>&gt;<i> +	err = c_can_start(dev);
</I>&gt;<i> +	if (err)
</I>&gt;<i> +		goto exit_start_fail;
</I>&gt;<i> +	napi_enable(&amp;priv-&gt;napi);
</I>&gt;<i> +
</I>&gt;<i> +	netif_start_queue(dev);
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +
</I>&gt;<i> +exit_start_fail:
</I>&gt;<i> +	free_irq(dev-&gt;irq, dev);
</I>&gt;<i> +exit_irq_fail:
</I>&gt;<i> +	close_candev(dev);
</I>&gt;<i> +	return err;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int c_can_close(struct net_device *dev)
</I>&gt;<i> +{
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +
</I>&gt;<i> +	netif_stop_queue(dev);
</I>&gt;<i> +	napi_disable(&amp;priv-&gt;napi);
</I>&gt;<i> +	c_can_stop(dev);
</I>&gt;<i> +	free_irq(dev-&gt;irq, dev);
</I>&gt;<i> +	close_candev(dev);
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static const struct net_device_ops c_can_netdev_ops = {
</I>&gt;<i> +	.ndo_open = c_can_open,
</I>&gt;<i> +	.ndo_stop = c_can_close,
</I>&gt;<i> +	.ndo_start_xmit = c_can_start_xmit,
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +static int c_can_probe(struct platform_device *pdev)
</I>&gt;<i> +{
</I>&gt;<i> +	int ret;
</I>&gt;<i> +	void __iomem *addr;
</I>&gt;<i> +	struct net_device *dev;
</I>&gt;<i> +	struct c_can_priv *priv;
</I>&gt;<i> +	struct resource *mem, *irq;
</I>&gt;<i> +	struct clk *clk;
</I>&gt;<i> +
</I>&gt;<i> +	/* get the appropriate clk */
</I>&gt;<i> +	clk = clk_get(&amp;pdev-&gt;dev, NULL);
</I>&gt;<i> +	if (IS_ERR(clk)) {
</I>&gt;<i> +		dev_err(&amp;pdev-&gt;dev, &quot;no clock defined\n&quot;);
</I>&gt;<i> +		ret = -ENODEV;
</I>&gt;<i> +		goto exit;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* get the platform data */
</I>&gt;<i> +	mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
</I>&gt;<i> +	irq = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
</I>&gt;<i> +	if (!mem || (irq &lt;= 0)) {
</I>&gt;<i> +		ret = -ENODEV;
</I>&gt;<i> +		goto exit_free_clk;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	if (!request_mem_region(mem-&gt;start, resource_size(mem), DRV_NAME)) {
</I>&gt;<i> +		dev_err(&amp;pdev-&gt;dev, &quot;resource unavailable\n&quot;);
</I>&gt;<i> +		ret = -ENODEV;
</I>&gt;<i> +		goto exit_free_clk;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	addr = ioremap(mem-&gt;start, resource_size(mem));
</I>&gt;<i> +	if (!addr) {
</I>&gt;<i> +		dev_err(&amp;pdev-&gt;dev, &quot;failed to map can port\n&quot;);
</I>&gt;<i> +		ret = -ENOMEM;
</I>&gt;<i> +		goto exit_release_mem;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* allocate the c_can device */
</I>&gt;<i> +	dev = alloc_candev(sizeof(struct c_can_priv), C_CAN_MSG_OBJ_TX_NUM);
</I>&gt;<i> +	if (!dev) {
</I>&gt;<i> +		ret = -ENOMEM;
</I>&gt;<i> +		goto exit_iounmap;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	priv = netdev_priv(dev);
</I>&gt;<i> +
</I>&gt;<i> +	priv-&gt;irq_flags = irq-&gt;flags;
</I>&gt;<i> +	priv-&gt;reg_base = addr;
</I>&gt;<i> +	priv-&gt;can.clock.freq = clk_get_rate(clk);
</I>&gt;<i> +	priv-&gt;clk = clk;
</I>&gt;<i> +
</I>&gt;<i> +	switch (mem-&gt;flags &amp; IORESOURCE_MEM_TYPE_MASK) {
</I>&gt;<i> +	case IORESOURCE_MEM_32BIT:
</I>&gt;<i> +		priv-&gt;read_reg = c_can_read_reg_aligned_to_32bit;
</I>&gt;<i> +		priv-&gt;write_reg = c_can_write_reg_aligned_to_32bit;
</I>&gt;<i> +		break;
</I>&gt;<i> +	case IORESOURCE_MEM_16BIT:
</I>&gt;<i> +	default:
</I>&gt;<i> +		priv-&gt;read_reg = c_can_read_reg_aligned_to_16bit;
</I>&gt;<i> +		priv-&gt;write_reg = c_can_write_reg_aligned_to_16bit;
</I>&gt;<i> +		break;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	priv-&gt;dev = dev;
</I>&gt;<i> +	priv-&gt;can.bittiming_const = &amp;c_can_bittiming_const;
</I>&gt;<i> +	priv-&gt;can.do_set_bittiming = c_can_set_bittiming;
</I>&gt;<i> +	priv-&gt;can.do_get_state = c_can_get_state;
</I>&gt;<i> +	priv-&gt;can.do_set_mode = c_can_set_mode;
</I>&gt;<i> +	priv-&gt;can.do_get_berr_counter = c_can_get_berr_counter;
</I>&gt;<i> +	priv-&gt;can.ctrlmode_supported = CAN_CTRLMODE_ONE_SHOT |
</I>&gt;<i> +					CAN_CTRLMODE_LOOPBACK |
</I>&gt;<i> +					CAN_CTRLMODE_LISTENONLY |
</I>&gt;<i> +					CAN_CTRLMODE_BERR_REPORTING;
</I>&gt;<i> +
</I>&gt;<i> +	netif_napi_add(dev, &amp;priv-&gt;napi, c_can_poll, C_CAN_NAPI_WEIGHT);
</I>&gt;<i> +
</I>&gt;<i> +	dev-&gt;irq = irq-&gt;start;
</I>&gt;<i> +	dev-&gt;flags |= IFF_ECHO;	/* we support local echo */
</I>&gt;<i> +	dev-&gt;netdev_ops = &amp;c_can_netdev_ops;
</I>&gt;<i> +	platform_set_drvdata(pdev, dev);
</I>&gt;<i> +	SET_NETDEV_DEV(dev, &amp;pdev-&gt;dev);
</I>&gt;<i> +
</I>&gt;<i> +	ret = register_candev(dev);
</I>&gt;<i> +	if (ret) {
</I>&gt;<i> +		dev_err(&amp;pdev-&gt;dev, &quot;registering %s failed (err=%d)\n&quot;,
</I>&gt;<i> +			DRV_NAME, ret);
</I>&gt;<i> +		goto exit_free_device;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	dev_info(&amp;pdev-&gt;dev, &quot;%s device registered (reg_base=%p, irq=%d)\n&quot;,
</I>&gt;<i> +		 DRV_NAME, priv-&gt;reg_base, dev-&gt;irq);
</I>&gt;<i> +	return 0;
</I>&gt;<i> +
</I>&gt;<i> +exit_free_device:
</I>&gt;<i> +	platform_set_drvdata(pdev, NULL);
</I>&gt;<i> +	free_candev(dev);
</I>&gt;<i> +exit_iounmap:
</I>&gt;<i> +	iounmap(addr);
</I>&gt;<i> +exit_release_mem:
</I>&gt;<i> +	release_mem_region(mem-&gt;start, resource_size(mem));
</I>&gt;<i> +exit_free_clk:
</I>&gt;<i> +	clk_put(clk);
</I>&gt;<i> +exit:
</I>&gt;<i> +	dev_err(&amp;pdev-&gt;dev, &quot;probe failed\n&quot;);
</I>&gt;<i> +
</I>&gt;<i> +	return ret;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int c_can_remove(struct platform_device *pdev)
</I>&gt;<i> +{
</I>&gt;<i> +	struct net_device *dev = platform_get_drvdata(pdev);
</I>&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;<i> +	struct resource *mem;
</I>&gt;<i> +
</I>&gt;<i> +	/* disable all interrupts */
</I>&gt;<i> +	c_can_configure_interrupts(priv, DISABLE_ALL_INTERRUPTS);
</I>&gt;<i> +
</I>&gt;<i> +	unregister_candev(dev);
</I>&gt;<i> +	platform_set_drvdata(pdev, NULL);
</I>&gt;<i> +
</I>&gt;<i> +	free_candev(dev);
</I>&gt;<i> +	iounmap(priv-&gt;reg_base);
</I>&gt;<i> +
</I>&gt;<i> +	mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
</I>&gt;<i> +	release_mem_region(mem-&gt;start, resource_size(mem));
</I>&gt;<i> +
</I>&gt;<i> +	clk_put(priv-&gt;clk);
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static struct platform_driver c_can_driver = {
</I>&gt;<i> +	.driver		= {
</I>&gt;<i> +		.name	= DRV_NAME,
</I>&gt;<i> +		.owner = THIS_MODULE,
</I>&gt;<i> +	},
</I>&gt;<i> +	.probe		= c_can_probe,
</I>&gt;<i> +	.remove		= c_can_remove,
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +static int __init c_can_init(void)
</I>&gt;<i> +{
</I>&gt;<i> +	return platform_driver_register(&amp;c_can_driver);
</I>&gt;<i> +}
</I>&gt;<i> +module_init(c_can_init);
</I>&gt;<i> +
</I>&gt;<i> +static void __exit c_can_exit(void)
</I>&gt;<i> +{
</I>&gt;<i> +	platform_driver_unregister(&amp;c_can_driver);
</I>&gt;<i> +}
</I>&gt;<i> +module_exit(c_can_exit);
</I>&gt;<i> +
</I>&gt;<i> +MODULE_AUTHOR(&quot;Bhupesh Sharma &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">bhupesh.sharma at st.com</A>&gt;&quot;);
</I>&gt;<i> +MODULE_LICENSE(&quot;GPL v2&quot;);
</I>&gt;<i> +MODULE_DESCRIPTION(&quot;CAN bus driver for Bosch C_CAN controller&quot;);
</I>

-- 
Pengutronix e.K.                  | Marc Kleine-Budde           |
Industrial Linux Solutions        | Phone: +49-231-2826-924     |
Vertretung West/Dortmund          | Fax:   +49-5121-206917-5555 |
Amtsgericht Hildesheim, HRA 2686  | <A HREF="http://www.pengutronix.de">http://www.pengutronix.de</A>   |

-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 262 bytes
Desc: OpenPGP digital signature
URL: &lt;<A HREF="https://lists.berlios.de/pipermail/socketcan-core/attachments/20101217/ffa76797/attachment.pgp">https://lists.berlios.de/pipermail/socketcan-core/attachments/20101217/ffa76797/attachment.pgp</A>&gt;
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="005246.html">[PATCH net-next-2.6 v2 1/1] can: c_can: Added support for Bosch	C_CAN controller
</A></li>
	<LI>Next message: <A HREF="005234.html">[PATCH net-next-2.6 v2 1/1] can: c_can: Added support for Bosch	C_CAN controller
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5233">[ date ]</a>
              <a href="thread.html#5233">[ thread ]</a>
              <a href="subject.html#5233">[ subject ]</a>
              <a href="author.html#5233">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
