Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: NERP_demo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NERP_demo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NERP_demo_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : NERP_demo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\clockdiv.v" into library work
Parsing module <clockdiv>.
Analyzing Verilog file "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\NERP_demo_top.v" into library work
Parsing module <NERP_demo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\NERP_demo_top.v" Line 44: Port clr is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\NERP_demo_top.v" Line 62: Port clr is not connected to this instance

Elaborating module <NERP_demo_top>.
WARNING:HDLCompiler:1127 - "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\NERP_demo_top.v" Line 41: Assignment to dp ignored, since the identifier is never used

Elaborating module <clockdiv>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\clockdiv.v" Line 42: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\NERP_demo_top.v" Line 47: Assignment to segclk ignored, since the identifier is never used

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\vga640x480.v" Line 68: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\vga640x480.v" Line 77: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\vga640x480.v" Line 89: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\vga640x480.v" Line 90: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:552 - "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\NERP_demo_top.v" Line 44: Input port clr is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\NERP_demo_top.v" Line 62: Input port clr is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NERP_demo_top>.
    Related source file is "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\NERP_demo_top.v".
WARNING:Xst:2898 - Port 'clr', unconnected in block instance 'U1', is tied to GND.
WARNING:Xst:2898 - Port 'clr', unconnected in block instance 'U3', is tied to GND.
INFO:Xst:3210 - "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\NERP_demo_top.v" line 44: Output port <segclk> of the instance <U1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NERP_demo_top> synthesized.

Synthesizing Unit <clockdiv>.
    Related source file is "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\clockdiv.v".
        counter_25Mhz = 3
WARNING:Xst:653 - Signal <segclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <q>.
    Found 2-bit adder for signal <q[1]_GND_2_o_add_2_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <clockdiv> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "C:\Users\152\Desktop\lab6_group11\UCLA_CSM152A_src\4_project_repo\sample_vga\vga640x480.v".
        hpixels = 800
        vlines = 521
        hpulse = 96
        vpulse = 2
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
        boxDimension = 128
        lineThickness = 10
        vOffset = 50
        hOffset = 144
    Found 10-bit register for signal <vc>.
    Found 10-bit register for signal <hc>.
    Found 10-bit adder for signal <hc[9]_GND_3_o_add_2_OUT> created at line 68.
    Found 10-bit adder for signal <vc[9]_GND_3_o_add_4_OUT> created at line 77.
WARNING:Xst:737 - Found 1-bit latch for signal <red<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <hc[9]_PWR_3_o_LessThan_2_o> created at line 67
    Found 10-bit comparator lessequal for signal <vc[9]_PWR_3_o_LessThan_4_o> created at line 76
    Found 10-bit comparator greater for signal <hc[9]_GND_3_o_LessThan_11_o> created at line 89
    Found 10-bit comparator greater for signal <vc[9]_GND_3_o_LessThan_13_o> created at line 90
    Found 10-bit comparator lessequal for signal <n0014> created at line 105
    Found 10-bit comparator greater for signal <vc[9]_GND_3_o_LessThan_16_o> created at line 105
    Found 10-bit comparator greater for signal <hc[9]_PWR_3_o_LessThan_17_o> created at line 112
    Found 10-bit comparator greater for signal <vc[9]_GND_3_o_LessThan_18_o> created at line 112
    Found 10-bit comparator greater for signal <GND_3_o_hc[9]_LessThan_19_o> created at line 113
    Found 10-bit comparator greater for signal <hc[9]_GND_3_o_LessThan_20_o> created at line 113
    Found 10-bit comparator greater for signal <GND_3_o_hc[9]_LessThan_21_o> created at line 119
    Found 10-bit comparator greater for signal <hc[9]_GND_3_o_LessThan_22_o> created at line 119
    Found 10-bit comparator greater for signal <GND_3_o_vc[9]_LessThan_23_o> created at line 125
    Found 10-bit comparator greater for signal <vc[9]_GND_3_o_LessThan_24_o> created at line 125
    Found 10-bit comparator greater for signal <GND_3_o_vc[9]_LessThan_25_o> created at line 131
    Found 10-bit comparator greater for signal <vc[9]_GND_3_o_LessThan_26_o> created at line 131
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred  16 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vga640x480> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 2
 2-bit adder                                           : 1
# Registers                                            : 3
 10-bit register                                       : 2
 2-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 16
 10-bit comparator greater                             : 14
 10-bit comparator lessequal                           : 2
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clockdiv>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <clockdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Comparators                                          : 16
 10-bit comparator greater                             : 14
 10-bit comparator lessequal                           : 2
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    red_2 in unit <vga640x480>


Optimizing unit <NERP_demo_top> ...

Optimizing unit <vga640x480> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NERP_demo_top, actual ratio is 0.
FlipFlop U3/hc_8 has been replicated 1 time(s)
FlipFlop U3/hc_9 has been replicated 1 time(s)
Latch U3/red_2 has been replicated 7 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : NERP_demo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 114
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 18
#      LUT2                        : 2
#      LUT3                        : 2
#      LUT4                        : 11
#      LUT5                        : 6
#      LUT6                        : 32
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 32
#      FD                          : 22
#      FDR                         : 2
#      LD                          : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  18224     0%  
 Number of Slice LUTs:                   74  out of   9112     0%  
    Number used as Logic:                74  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     76
   Number with an unused Flip Flop:      52  out of     76    68%  
   Number with an unused LUT:             2  out of     76     2%  
   Number of fully used LUT-FF pairs:    22  out of     76    28%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    232     4%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)  | Load  |
-----------------------------------------------------+------------------------+-------+
clk                                                  | BUFGP                  | 2     |
dclk(U1/GND_2_o_GND_2_o_equal_2_o1:O)                | BUFG(*)(U3/hc_0)       | 22    |
U3/GND_3_o_hc[9]_OR_36_o(U3/GND_3_o_hc[9]_OR_36_o6:O)| NONE(*)(U3/red_2)      | 8     |
-----------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.965ns (Maximum Frequency: 252.229MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.005ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.418ns (frequency: 413.650MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               2.418ns (Levels of Logic = 1)
  Source:            U1/q_1 (FF)
  Destination:       U1/q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U1/q_1 to U1/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.721  U1/q_1 (U1/q_1)
     LUT2:I0->O            2   0.203   0.616  U1/GND_2_o_GND_2_o_equal_2_o1 (dclk)
     FDR:R                     0.430          U1/q_0
    ----------------------------------------
    Total                      2.418ns (1.080ns logic, 1.338ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dclk'
  Clock period: 3.965ns (frequency: 252.229MHz)
  Total number of paths / destination ports: 568 / 22
-------------------------------------------------------------------------
Delay:               3.965ns (Levels of Logic = 3)
  Source:            U3/hc_3 (FF)
  Destination:       U3/vc_0 (FF)
  Source Clock:      dclk rising
  Destination Clock: dclk rising

  Data Path: U3/hc_3 to U3/vc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   1.089  U3/hc_3 (U3/hc_3)
     LUT6:I1->O           10   0.203   0.857  U3/hc[9]_PWR_3_o_LessThan_2_o11_1 (U3/hc[9]_PWR_3_o_LessThan_2_o11)
     LUT6:I5->O           10   0.205   0.857  U3/_n00741 (U3/_n0074)
     LUT4:I3->O            1   0.205   0.000  U3/vc_0_rstpot (U3/vc_0_rstpot)
     FD:D                      0.102          U3/vc_0
    ----------------------------------------
    Total                      3.965ns (1.162ns logic, 2.803ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/GND_3_o_hc[9]_OR_36_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            U3/red_2_1 (LATCH)
  Destination:       vgaRed<2> (PAD)
  Source Clock:      U3/GND_3_o_hc[9]_OR_36_o falling

  Data Path: U3/red_2_1 to vgaRed<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  U3/red_2_1 (U3/red_2_1)
     OBUF:I->O                 2.571          vgaRed_2_OBUF (vgaRed<2>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dclk'
  Total number of paths / destination ports: 14 / 2
-------------------------------------------------------------------------
Offset:              6.005ns (Levels of Logic = 3)
  Source:            U3/vc_8 (FF)
  Destination:       vsync (PAD)
  Source Clock:      dclk rising

  Data Path: U3/vc_8 to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.021  U3/vc_8 (U3/vc_8)
     LUT4:I0->O            2   0.203   0.981  U3/GND_3_o_vc[9]_LessThan_15_o111 (U3/GND_3_o_vc[9]_LessThan_15_o11)
     LUT6:I0->O            1   0.203   0.579  U3/_n00811 (vsync_OBUF)
     OBUF:I->O                 2.571          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      6.005ns (3.424ns logic, 2.581ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U3/GND_3_o_hc[9]_OR_36_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dclk           |         |         |    5.232|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.418|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dclk           |    3.965|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.37 secs
 
--> 

Total memory usage is 256540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    2 (   0 filtered)

