// Seed: 438495591
module module_0;
  id_1 :
  assert property (@(posedge 1) 1)
  else $display(id_1);
  genvar id_2;
  integer id_3;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output uwire id_2,
    output wire id_3
);
  uwire id_5 = 1;
  assign id_1 = 1;
  module_0();
endmodule
module module_2 (
    output wand id_0,
    output supply1 id_1,
    input wire id_2,
    output uwire id_3
);
  tri1 id_5;
  assign id_5 = 1'b0 ? id_5 != id_2 : 1;
  module_0();
  always @(id_2 or negedge id_2) begin
    id_1 = 1;
  end
endmodule
