// Seed: 1665545414
module module_0 (
    input uwire id_0,
    input tri1  id_1,
    input wor   id_2,
    input tri   id_3
);
  wire id_5;
  tri id_6, id_7, id_8;
  assign id_7 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input wor id_2,
    input wor id_3,
    input wor id_4,
    input wire id_5,
    output tri1 id_6,
    input tri1 id_7,
    output logic id_8,
    input tri1 id_9,
    input tri1 id_10,
    input wand id_11,
    input tri0 id_12
);
  always if (-1) id_8 <= 1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_5,
      id_5
  );
endmodule
