Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Mon Apr 30 14:39:17 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt radiant_proj_impl_1.twr radiant_proj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock pclk
        2.2  Clock u_HSOSC.osc_inst/CLKHF
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]
            4.1.2  Setup Path Details For Constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]
            4.2.2  Hold Path Details For Constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]
create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "pclk"
=======================
create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock pclk               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pclk                              |             Target |          41.666 ns |         24.000 MHz 
                                        | Actual (all paths) |         104.293 ns |          9.588 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock pclk               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From u_HSOSC.osc_inst/CLKHF            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "u_HSOSC.osc_inst/CLKHF"
=======================
create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock u_HSOSC.osc_inst/CLKHF      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From u_HSOSC.osc_inst/CLKHF            |             Target |          41.666 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock u_HSOSC.osc_inst/CLKHF      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pclk                              |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 97.4164%

3.1.2  Timing Errors
---------------------
Timing Errors: 41 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 2309.156 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {pclk} -period 41.66                                                                                                    
66666666667 [get_ports pclk]            |   41.666 ns |  -62.627 ns |   51   |  104.294 ns |   9.588 MHz |      2053      |       41       
                                        |             |             |        |             |             |                |                
create_clock -name {u_HSOSC.osc_inst/CL                                                                                                    
KHF} -period 41.6667 [get_pins {u_HSOSC                                                                                                    
.osc_inst/CLKHF }]                      |   41.667 ns |   20.837 ns |    0   |   20.830 ns |  48.008 MHz |       227      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
je/un5_QNT_DU.QNT_DU_ret_2_Z.ff_inst/D   |  -62.627 ns 
je/QNT_DU_ret_12_Z.ff_inst/D             |  -62.031 ns 
je/QNT_DU_ret_19_Z.ff_inst/D             |  -61.912 ns 
je/QNT_DU_ret_8_Z.ff_inst/D              |  -61.647 ns 
je/un5_QNT_DU.QNT_DU_ret_4_Z.ff_inst/D   |  -61.369 ns 
je/un5_QNT_DU.QNT_DU_ret_6_Z.ff_inst/D   |  -61.316 ns 
je/un5_QNT_DU.QNT_DU_ret_8_Z.ff_inst/D   |  -61.316 ns 
je/QNT_DU_ret_3_Z.ff_inst/D              |  -61.051 ns 
je/ram_rom/zzdu_ram_zzdu_ram_0_0.ebr_inst/WDATA14              
                                         |  -60.937 ns 
je/ram_rom/zzdu_ram_zzdu_ram_0_0.ebr_inst/WDATA11              
                                         |  -60.579 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          41 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {pclk} -period 41.66                                                                                                    
66666666667 [get_ports pclk]            |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |      2053      |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {u_HSOSC.osc_inst/CL                                                                                                    
KHF} -period 41.6667 [get_pins {u_HSOSC                                                                                                    
.osc_inst/CLKHF }]                      |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       227      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
q_href_Z.ff_inst/D                       |    3.112 ns 
yty/img_x_Z[3].ff_inst/D                 |    3.112 ns 
yty/img_x_Z[7].ff_inst/D                 |    3.112 ns 
yty/img_y_Z[5].ff_inst/D                 |    3.112 ns 
yty/img_col_Z[1].ff_inst/D               |    3.112 ns 
yty/yuyv_Z[22].ff_inst/D                 |    3.112 ns 
yty/yuyv_Z[20].ff_inst/D                 |    3.112 ns 
yty/yuyv_Z[18].ff_inst/D                 |    3.112 ns 
yty/yuyv_Z[17].ff_inst/D                 |    3.112 ns 
yty/yuyv_Z[16].ff_inst/D                 |    3.112 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
cam_buf/u_spram0.vfb_b_inst/DATAOUT1    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT9    |    No arrival or required
cam_buf/u_spram2.vfb_b_inst/DATAOUT1    |    No arrival or required
cam_buf/u_spram2.vfb_b_inst/DATAOUT9    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT2    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT10   |    No arrival or required
cam_buf/u_spram2.vfb_b_inst/DATAOUT2    |    No arrival or required
cam_buf/u_spram2.vfb_b_inst/DATAOUT10   |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT3    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT11   |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       110
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{pix_per_line_Z[14].ff_inst/SR   pix_per_line_Z[15].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[12].ff_inst/SR   pix_per_line_Z[13].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[10].ff_inst/SR   pix_per_line_Z[11].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[8].ff_inst/SR   pix_per_line_Z[9].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[6].ff_inst/SR   pix_per_line_Z[7].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[4].ff_inst/SR   pix_per_line_Z[5].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[2].ff_inst/SR   pix_per_line_Z[3].ff_inst/SR}                           
                                        |           No arrival time
pix_per_line_Z[1].ff_inst/SR            |           No arrival time
pix_per_line_Z[0].ff_inst/SR            |           No arrival time
je/ram_rom/zzidx_rom_data_2_0_0.ebr_inst/RADDR5                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        99
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
ssel                                    |                     input
sclk                                    |                     input
img_req                                 |                     input
pdata[7]                                |                     input
pdata[6]                                |                     input
pdata[5]                                |                     input
pdata[4]                                |                     input
pdata[3]                                |                     input
pdata[2]                                |                     input
pdata[1]                                |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        21
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]
----------------------------------------------------------------------
2053 endpoints scored, 41 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : SRAM
MPW Pin          : CLOCK
MPW Period       : 0.418 ns
Clock Period     : 41.6667 ns
Period margin    : 41.2487 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_2_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 51
Delay Ratio      : 80.9% (route), 19.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -62.627 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                50.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        104.095
--------------------------------------   -------
End-of-path arrival time( ns )           112.962

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C10  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            2.358        12.404  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R21C14A   D1_TO_F1_DELAY       0.450        12.854  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            3.603        16.457  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R18C10A   B0_TO_COUT0_DELAY    0.358        16.815  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        16.815  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R18C10A   CIN1_TO_COUT1_DELAY  0.278        17.093  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        17.093  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        17.371  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        17.371  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        17.649  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        17.649  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        17.927  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        17.927  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        18.205  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        18.205  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        18.483  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        18.483  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        18.761  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        19.317  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R18C11A   CIN0_TO_COUT0_DELAY  0.278        19.595  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        19.595  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R18C11A   CIN1_TO_COUT1_DELAY  0.278        19.873  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        19.873  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R18C11B   CIN0_TO_COUT0_DELAY  0.278        20.151  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        20.151  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R18C11B   CIN1_TO_COUT1_DELAY  0.278        20.429  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        20.429  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R18C11C   CIN0_TO_COUT0_DELAY  0.278        20.707  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        20.707  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R18C11C   CIN1_TO_COUT1_DELAY  0.278        20.985  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        20.985  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R18C11D   CIN0_TO_COUT0_DELAY  0.278        21.263  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        21.263  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R18C11D   CIN1_TO_COUT1_DELAY  0.278        21.541  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        22.097  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R18C12A   CIN0_TO_COUT0_DELAY  0.278        22.375  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        23.037  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R18C12A   D1_TO_F1_DELAY       0.450        23.487  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.364        26.851  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R21C14A   D0_TO_F0_DELAY       0.450        27.301  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.172        29.473  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R21C14B   D0_TO_F0_DELAY       0.477        29.950  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        30.255  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R21C14B   C1_TO_F1_DELAY       0.450        30.705  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            3.086        33.791  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R19C14C   B0_TO_COUT0_DELAY    0.358        34.149  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.000        34.149  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO1
                                          SLICE_R19C14C   CIN1_TO_COUT1_DELAY  0.278        34.427  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.662        35.089  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst/S0
                                          SLICE_R19C14D   D0_TO_F0_DELAY       0.450        35.539  3       
je/mult1_un10_sum0[5]                                     NET DELAY            3.881        39.420  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5/Z
                                          SLICE_R24C16B   D1_TO_F1_DELAY       0.450        39.870  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5
                                                          NET DELAY            4.199        44.069  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst/S1
                                          SLICE_R18C14D   B1_TO_F1_DELAY       0.450        44.519  2       
je/mult1_un17_sum0[6]                                     NET DELAY            2.172        46.691  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0/Z
                                          SLICE_R18C15B   D1_TO_F1_DELAY       0.450        47.141  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0
                                                          NET DELAY            3.881        51.022  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3/Z
                                          SLICE_R23C13C   D0_TO_F0_DELAY       0.450        51.472  4       
je/mult1_un17_sum[6]                                      NET DELAY            3.033        54.505  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2/Z
                                          SLICE_R24C15D   C0_TO_F0_DELAY       0.450        54.955  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2
                                                          NET DELAY            2.490        57.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/CO0
                                          SLICE_R23C15A   B0_TO_COUT0_DELAY    0.358        57.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.CO0
                                                          NET DELAY            0.662        58.465  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/S1
                                          SLICE_R23C15A   D1_TO_F1_DELAY       0.450        58.915  16      
je/mult1_un24_sum0[8]                                     NET DELAY            4.715        63.630  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3/Z
                                          SLICE_R16C18B   B0_TO_F0_DELAY       0.450        64.080  28      
je/mult1_un24_sum[8]                                      NET DELAY            3.364        67.444  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1/Z
                                          SLICE_R19C21D   D1_TO_F1_DELAY       0.450        67.894  1       
je/fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1
                                                          NET DELAY            4.199        72.093  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst/CO1
                                          SLICE_R22C14B   B1_TO_COUT1_DELAY    0.358        72.451  2       
je/mult1_un38_sum_0_cry_2                                 NET DELAY            0.662        73.113  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst/S0
                                          SLICE_R22C14C   D0_TO_F0_DELAY       0.450        73.563  4       
je/mult1_un38_sum0[3]                                     NET DELAY            3.960        77.523  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0/Z
                                          SLICE_R24C20A   D0_TO_F0_DELAY       0.450        77.973  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0
                                                          NET DELAY            3.682        81.655  1       
SLICE_1798/B1->SLICE_1798/F1              SLICE_R23C23D   B1_TO_F1_DELAY       0.450        82.105  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNI44COHN
                                                          NET DELAY            3.563        85.668  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst/CO1
                                          SLICE_R23C20C   B1_TO_COUT1_DELAY    0.358        86.026  2       
je/mult1_un45_sum_1_cry_4                                 NET DELAY            0.000        86.026  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CO0
                                          SLICE_R23C20D   CIN0_TO_COUT0_DELAY  0.278        86.304  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.CO0
                                                          NET DELAY            0.000        86.304  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CO1
                                          SLICE_R23C20D   CIN1_TO_COUT1_DELAY  0.278        86.582  2       
je/mult1_un45_sum_1_cry_6                                 NET DELAY            0.556        87.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/CO0
                                          SLICE_R23C21A   CIN0_TO_COUT0_DELAY  0.278        87.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.CO0
                                                          NET DELAY            0.662        88.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/S1
                                          SLICE_R23C21A   D1_TO_F1_DELAY       0.450        88.528  12      
je/mult1_un45_sum1[8]                                     NET DELAY            3.960        92.488  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R21C15C   D0_TO_F0_DELAY       0.450        92.938  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.364        96.302  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R22C20B   D0_TO_F0_DELAY       0.450        96.752  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            2.490        99.242  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R21C21A   B0_TO_F0_DELAY       0.450        99.692  2       
je/mult1_un52_sum1[7]                                     NET DELAY            2.437       102.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R22C20D   C0_TO_F0_DELAY       0.450       102.579  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.086       105.665  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R19C20A   B1_TO_F1_DELAY       0.450       106.115  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.172       108.287  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H/Z
                                          SLICE_R18C19B   D0_TO_F0_DELAY       0.450       108.737  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H
                                                          NET DELAY            3.748       112.485  1       
SLICE_4149/A1->SLICE_4149/F1              SLICE_R17C13A   A1_TO_F1_DELAY       0.477       112.962  1       
je/mult1_un59_sum[8]$n25                                  NET DELAY            0.000       112.962  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_12_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 51
Delay Ratio      : 80.8% (route), 19.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -62.031 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                50.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        103.499
--------------------------------------   -------
End-of-path arrival time( ns )           112.366

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C10  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            2.358        12.404  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R21C14A   D1_TO_F1_DELAY       0.450        12.854  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            3.603        16.457  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R18C10A   B0_TO_COUT0_DELAY    0.358        16.815  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        16.815  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R18C10A   CIN1_TO_COUT1_DELAY  0.278        17.093  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        17.093  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        17.371  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        17.371  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        17.649  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        17.649  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        17.927  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        17.927  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        18.205  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        18.205  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        18.483  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        18.483  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        18.761  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        19.317  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R18C11A   CIN0_TO_COUT0_DELAY  0.278        19.595  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        19.595  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R18C11A   CIN1_TO_COUT1_DELAY  0.278        19.873  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        19.873  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R18C11B   CIN0_TO_COUT0_DELAY  0.278        20.151  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        20.151  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R18C11B   CIN1_TO_COUT1_DELAY  0.278        20.429  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        20.429  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R18C11C   CIN0_TO_COUT0_DELAY  0.278        20.707  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        20.707  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R18C11C   CIN1_TO_COUT1_DELAY  0.278        20.985  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        20.985  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R18C11D   CIN0_TO_COUT0_DELAY  0.278        21.263  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        21.263  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R18C11D   CIN1_TO_COUT1_DELAY  0.278        21.541  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        22.097  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R18C12A   CIN0_TO_COUT0_DELAY  0.278        22.375  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        23.037  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R18C12A   D1_TO_F1_DELAY       0.450        23.487  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.364        26.851  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R21C14A   D0_TO_F0_DELAY       0.450        27.301  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.172        29.473  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R21C14B   D0_TO_F0_DELAY       0.477        29.950  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        30.255  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R21C14B   C1_TO_F1_DELAY       0.450        30.705  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            3.086        33.791  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R19C14C   B0_TO_COUT0_DELAY    0.358        34.149  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.000        34.149  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO1
                                          SLICE_R19C14C   CIN1_TO_COUT1_DELAY  0.278        34.427  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.662        35.089  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst/S0
                                          SLICE_R19C14D   D0_TO_F0_DELAY       0.450        35.539  3       
je/mult1_un10_sum0[5]                                     NET DELAY            3.881        39.420  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5/Z
                                          SLICE_R24C16B   D1_TO_F1_DELAY       0.450        39.870  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5
                                                          NET DELAY            4.199        44.069  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst/S1
                                          SLICE_R18C14D   B1_TO_F1_DELAY       0.450        44.519  2       
je/mult1_un17_sum0[6]                                     NET DELAY            2.172        46.691  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0/Z
                                          SLICE_R18C15B   D1_TO_F1_DELAY       0.450        47.141  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0
                                                          NET DELAY            3.881        51.022  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3/Z
                                          SLICE_R23C13C   D0_TO_F0_DELAY       0.450        51.472  4       
je/mult1_un17_sum[6]                                      NET DELAY            3.033        54.505  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2/Z
                                          SLICE_R24C15D   C0_TO_F0_DELAY       0.450        54.955  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2
                                                          NET DELAY            2.490        57.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/CO0
                                          SLICE_R23C15A   B0_TO_COUT0_DELAY    0.358        57.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.CO0
                                                          NET DELAY            0.662        58.465  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/S1
                                          SLICE_R23C15A   D1_TO_F1_DELAY       0.450        58.915  16      
je/mult1_un24_sum0[8]                                     NET DELAY            4.715        63.630  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3/Z
                                          SLICE_R16C18B   B0_TO_F0_DELAY       0.450        64.080  28      
je/mult1_un24_sum[8]                                      NET DELAY            3.364        67.444  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1/Z
                                          SLICE_R19C21D   D1_TO_F1_DELAY       0.450        67.894  1       
je/fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1
                                                          NET DELAY            4.199        72.093  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst/CO1
                                          SLICE_R22C14B   B1_TO_COUT1_DELAY    0.358        72.451  2       
je/mult1_un38_sum_0_cry_2                                 NET DELAY            0.662        73.113  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst/S0
                                          SLICE_R22C14C   D0_TO_F0_DELAY       0.450        73.563  4       
je/mult1_un38_sum0[3]                                     NET DELAY            3.960        77.523  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0/Z
                                          SLICE_R24C20A   D0_TO_F0_DELAY       0.450        77.973  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0
                                                          NET DELAY            3.682        81.655  1       
SLICE_1798/B1->SLICE_1798/F1              SLICE_R23C23D   B1_TO_F1_DELAY       0.450        82.105  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNI44COHN
                                                          NET DELAY            3.563        85.668  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst/CO1
                                          SLICE_R23C20C   B1_TO_COUT1_DELAY    0.358        86.026  2       
je/mult1_un45_sum_1_cry_4                                 NET DELAY            0.000        86.026  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CO0
                                          SLICE_R23C20D   CIN0_TO_COUT0_DELAY  0.278        86.304  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.CO0
                                                          NET DELAY            0.000        86.304  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CO1
                                          SLICE_R23C20D   CIN1_TO_COUT1_DELAY  0.278        86.582  2       
je/mult1_un45_sum_1_cry_6                                 NET DELAY            0.556        87.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/CO0
                                          SLICE_R23C21A   CIN0_TO_COUT0_DELAY  0.278        87.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.CO0
                                                          NET DELAY            0.662        88.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/S1
                                          SLICE_R23C21A   D1_TO_F1_DELAY       0.450        88.528  12      
je/mult1_un45_sum1[8]                                     NET DELAY            3.960        92.488  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R21C15C   D0_TO_F0_DELAY       0.450        92.938  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.364        96.302  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R22C20B   D0_TO_F0_DELAY       0.450        96.752  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            2.490        99.242  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R21C21A   B0_TO_F0_DELAY       0.450        99.692  2       
je/mult1_un52_sum1[7]                                     NET DELAY            2.437       102.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R22C20D   C0_TO_F0_DELAY       0.450       102.579  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.086       105.665  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R19C20A   B1_TO_F1_DELAY       0.450       106.115  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.172       108.287  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H/Z
                                          SLICE_R18C19B   D0_TO_F0_DELAY       0.450       108.737  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H
                                                          NET DELAY            3.152       111.889  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI25IE9D2/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI25IE9D2/Z
                                          SLICE_R17C17B   A1_TO_F1_DELAY       0.477       112.366  1       
je/mult1_un59_sum[8]                                      NET DELAY            0.000       112.366  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_19_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 51
Delay Ratio      : 80.8% (route), 19.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -61.912 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                50.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        103.380
--------------------------------------   -------
End-of-path arrival time( ns )           112.247

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C10  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            2.358        12.404  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R21C14A   D1_TO_F1_DELAY       0.450        12.854  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            3.603        16.457  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R18C10A   B0_TO_COUT0_DELAY    0.358        16.815  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        16.815  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R18C10A   CIN1_TO_COUT1_DELAY  0.278        17.093  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        17.093  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        17.371  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        17.371  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        17.649  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        17.649  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        17.927  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        17.927  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        18.205  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        18.205  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        18.483  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        18.483  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        18.761  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        19.317  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R18C11A   CIN0_TO_COUT0_DELAY  0.278        19.595  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        19.595  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R18C11A   CIN1_TO_COUT1_DELAY  0.278        19.873  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        19.873  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R18C11B   CIN0_TO_COUT0_DELAY  0.278        20.151  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        20.151  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R18C11B   CIN1_TO_COUT1_DELAY  0.278        20.429  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        20.429  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R18C11C   CIN0_TO_COUT0_DELAY  0.278        20.707  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        20.707  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R18C11C   CIN1_TO_COUT1_DELAY  0.278        20.985  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        20.985  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R18C11D   CIN0_TO_COUT0_DELAY  0.278        21.263  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        21.263  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R18C11D   CIN1_TO_COUT1_DELAY  0.278        21.541  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        22.097  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R18C12A   CIN0_TO_COUT0_DELAY  0.278        22.375  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        23.037  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R18C12A   D1_TO_F1_DELAY       0.450        23.487  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.364        26.851  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R21C14A   D0_TO_F0_DELAY       0.450        27.301  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.172        29.473  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R21C14B   D0_TO_F0_DELAY       0.477        29.950  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        30.255  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R21C14B   C1_TO_F1_DELAY       0.450        30.705  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            3.086        33.791  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R19C14C   B0_TO_COUT0_DELAY    0.358        34.149  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.000        34.149  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO1
                                          SLICE_R19C14C   CIN1_TO_COUT1_DELAY  0.278        34.427  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.662        35.089  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst/S0
                                          SLICE_R19C14D   D0_TO_F0_DELAY       0.450        35.539  3       
je/mult1_un10_sum0[5]                                     NET DELAY            3.881        39.420  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5/Z
                                          SLICE_R24C16B   D1_TO_F1_DELAY       0.450        39.870  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5
                                                          NET DELAY            4.199        44.069  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst/S1
                                          SLICE_R18C14D   B1_TO_F1_DELAY       0.450        44.519  2       
je/mult1_un17_sum0[6]                                     NET DELAY            2.172        46.691  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0/Z
                                          SLICE_R18C15B   D1_TO_F1_DELAY       0.450        47.141  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0
                                                          NET DELAY            3.881        51.022  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3/Z
                                          SLICE_R23C13C   D0_TO_F0_DELAY       0.450        51.472  4       
je/mult1_un17_sum[6]                                      NET DELAY            3.033        54.505  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2/Z
                                          SLICE_R24C15D   C0_TO_F0_DELAY       0.450        54.955  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2
                                                          NET DELAY            2.490        57.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/CO0
                                          SLICE_R23C15A   B0_TO_COUT0_DELAY    0.358        57.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.CO0
                                                          NET DELAY            0.662        58.465  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/S1
                                          SLICE_R23C15A   D1_TO_F1_DELAY       0.450        58.915  16      
je/mult1_un24_sum0[8]                                     NET DELAY            4.715        63.630  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3/Z
                                          SLICE_R16C18B   B0_TO_F0_DELAY       0.450        64.080  28      
je/mult1_un24_sum[8]                                      NET DELAY            3.364        67.444  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1/Z
                                          SLICE_R19C21D   D1_TO_F1_DELAY       0.450        67.894  1       
je/fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1
                                                          NET DELAY            4.199        72.093  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst/CO1
                                          SLICE_R22C14B   B1_TO_COUT1_DELAY    0.358        72.451  2       
je/mult1_un38_sum_0_cry_2                                 NET DELAY            0.662        73.113  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst/S0
                                          SLICE_R22C14C   D0_TO_F0_DELAY       0.450        73.563  4       
je/mult1_un38_sum0[3]                                     NET DELAY            3.960        77.523  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0/Z
                                          SLICE_R24C20A   D0_TO_F0_DELAY       0.450        77.973  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0
                                                          NET DELAY            3.682        81.655  1       
SLICE_1798/B1->SLICE_1798/F1              SLICE_R23C23D   B1_TO_F1_DELAY       0.450        82.105  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNI44COHN
                                                          NET DELAY            3.563        85.668  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst/CO1
                                          SLICE_R23C20C   B1_TO_COUT1_DELAY    0.358        86.026  2       
je/mult1_un45_sum_1_cry_4                                 NET DELAY            0.000        86.026  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CO0
                                          SLICE_R23C20D   CIN0_TO_COUT0_DELAY  0.278        86.304  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.CO0
                                                          NET DELAY            0.000        86.304  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CO1
                                          SLICE_R23C20D   CIN1_TO_COUT1_DELAY  0.278        86.582  2       
je/mult1_un45_sum_1_cry_6                                 NET DELAY            0.556        87.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/CO0
                                          SLICE_R23C21A   CIN0_TO_COUT0_DELAY  0.278        87.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.CO0
                                                          NET DELAY            0.662        88.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/S1
                                          SLICE_R23C21A   D1_TO_F1_DELAY       0.450        88.528  12      
je/mult1_un45_sum1[8]                                     NET DELAY            3.960        92.488  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R21C15C   D0_TO_F0_DELAY       0.450        92.938  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.364        96.302  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R22C20B   D0_TO_F0_DELAY       0.450        96.752  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            2.490        99.242  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R21C21A   B0_TO_F0_DELAY       0.450        99.692  2       
je/mult1_un52_sum1[7]                                     NET DELAY            2.437       102.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R22C20D   C0_TO_F0_DELAY       0.450       102.579  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.086       105.665  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R19C20A   B1_TO_F1_DELAY       0.450       106.115  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.172       108.287  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/Z
                                          SLICE_R18C19A   D0_TO_F0_DELAY       0.450       108.737  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0
                                                          NET DELAY            3.033       111.770  1       
SLICE_838/C0->SLICE_838/F0                SLICE_R17C17A   C0_TO_F0_DELAY       0.477       112.247  1       
je/mult1_un59_sum[8]$n24                                  NET DELAY            0.000       112.247  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_8_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 51
Delay Ratio      : 80.8% (route), 19.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -61.647 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                50.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        103.115
--------------------------------------   -------
End-of-path arrival time( ns )           111.982

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C10  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            2.358        12.404  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R21C14A   D1_TO_F1_DELAY       0.450        12.854  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            3.603        16.457  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R18C10A   B0_TO_COUT0_DELAY    0.358        16.815  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        16.815  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R18C10A   CIN1_TO_COUT1_DELAY  0.278        17.093  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        17.093  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        17.371  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        17.371  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        17.649  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        17.649  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        17.927  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        17.927  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        18.205  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        18.205  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        18.483  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        18.483  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        18.761  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        19.317  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R18C11A   CIN0_TO_COUT0_DELAY  0.278        19.595  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        19.595  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R18C11A   CIN1_TO_COUT1_DELAY  0.278        19.873  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        19.873  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R18C11B   CIN0_TO_COUT0_DELAY  0.278        20.151  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        20.151  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R18C11B   CIN1_TO_COUT1_DELAY  0.278        20.429  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        20.429  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R18C11C   CIN0_TO_COUT0_DELAY  0.278        20.707  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        20.707  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R18C11C   CIN1_TO_COUT1_DELAY  0.278        20.985  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        20.985  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R18C11D   CIN0_TO_COUT0_DELAY  0.278        21.263  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        21.263  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R18C11D   CIN1_TO_COUT1_DELAY  0.278        21.541  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        22.097  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R18C12A   CIN0_TO_COUT0_DELAY  0.278        22.375  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        23.037  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R18C12A   D1_TO_F1_DELAY       0.450        23.487  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.364        26.851  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R21C14A   D0_TO_F0_DELAY       0.450        27.301  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.172        29.473  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R21C14B   D0_TO_F0_DELAY       0.477        29.950  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        30.255  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R21C14B   C1_TO_F1_DELAY       0.450        30.705  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            3.086        33.791  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R19C14C   B0_TO_COUT0_DELAY    0.358        34.149  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.000        34.149  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO1
                                          SLICE_R19C14C   CIN1_TO_COUT1_DELAY  0.278        34.427  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.662        35.089  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst/S0
                                          SLICE_R19C14D   D0_TO_F0_DELAY       0.450        35.539  3       
je/mult1_un10_sum0[5]                                     NET DELAY            3.881        39.420  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5/Z
                                          SLICE_R24C16B   D1_TO_F1_DELAY       0.450        39.870  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5
                                                          NET DELAY            4.199        44.069  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst/S1
                                          SLICE_R18C14D   B1_TO_F1_DELAY       0.450        44.519  2       
je/mult1_un17_sum0[6]                                     NET DELAY            2.172        46.691  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0/Z
                                          SLICE_R18C15B   D1_TO_F1_DELAY       0.450        47.141  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0
                                                          NET DELAY            3.881        51.022  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3/Z
                                          SLICE_R23C13C   D0_TO_F0_DELAY       0.450        51.472  4       
je/mult1_un17_sum[6]                                      NET DELAY            3.033        54.505  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2/Z
                                          SLICE_R24C15D   C0_TO_F0_DELAY       0.450        54.955  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2
                                                          NET DELAY            2.490        57.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/CO0
                                          SLICE_R23C15A   B0_TO_COUT0_DELAY    0.358        57.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.CO0
                                                          NET DELAY            0.662        58.465  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/S1
                                          SLICE_R23C15A   D1_TO_F1_DELAY       0.450        58.915  16      
je/mult1_un24_sum0[8]                                     NET DELAY            4.715        63.630  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3/Z
                                          SLICE_R16C18B   B0_TO_F0_DELAY       0.450        64.080  28      
je/mult1_un24_sum[8]                                      NET DELAY            3.364        67.444  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1/Z
                                          SLICE_R19C21D   D1_TO_F1_DELAY       0.450        67.894  1       
je/fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1
                                                          NET DELAY            4.199        72.093  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst/CO1
                                          SLICE_R22C14B   B1_TO_COUT1_DELAY    0.358        72.451  2       
je/mult1_un38_sum_0_cry_2                                 NET DELAY            0.662        73.113  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst/S0
                                          SLICE_R22C14C   D0_TO_F0_DELAY       0.450        73.563  4       
je/mult1_un38_sum0[3]                                     NET DELAY            3.960        77.523  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0/Z
                                          SLICE_R24C20A   D0_TO_F0_DELAY       0.450        77.973  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0
                                                          NET DELAY            3.682        81.655  1       
SLICE_1798/B1->SLICE_1798/F1              SLICE_R23C23D   B1_TO_F1_DELAY       0.450        82.105  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNI44COHN
                                                          NET DELAY            3.563        85.668  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst/CO1
                                          SLICE_R23C20C   B1_TO_COUT1_DELAY    0.358        86.026  2       
je/mult1_un45_sum_1_cry_4                                 NET DELAY            0.000        86.026  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CO0
                                          SLICE_R23C20D   CIN0_TO_COUT0_DELAY  0.278        86.304  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.CO0
                                                          NET DELAY            0.000        86.304  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CO1
                                          SLICE_R23C20D   CIN1_TO_COUT1_DELAY  0.278        86.582  2       
je/mult1_un45_sum_1_cry_6                                 NET DELAY            0.556        87.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/CO0
                                          SLICE_R23C21A   CIN0_TO_COUT0_DELAY  0.278        87.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.CO0
                                                          NET DELAY            0.662        88.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/S1
                                          SLICE_R23C21A   D1_TO_F1_DELAY       0.450        88.528  12      
je/mult1_un45_sum1[8]                                     NET DELAY            3.960        92.488  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R21C15C   D0_TO_F0_DELAY       0.450        92.938  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.364        96.302  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R22C20B   D0_TO_F0_DELAY       0.450        96.752  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            2.490        99.242  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R21C21A   B0_TO_F0_DELAY       0.450        99.692  2       
je/mult1_un52_sum1[7]                                     NET DELAY            2.437       102.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R22C20D   C0_TO_F0_DELAY       0.450       102.579  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.086       105.665  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R19C20A   B1_TO_F1_DELAY       0.450       106.115  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.172       108.287  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H/Z
                                          SLICE_R18C19B   D0_TO_F0_DELAY       0.450       108.737  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H
                                                          NET DELAY            2.768       111.505  1       
SLICE_4147/D1->SLICE_4147/F1              SLICE_R17C20C   D1_TO_F1_DELAY       0.477       111.982  1       
je/mult1_un59_sum[8]$n30                                  NET DELAY            0.000       111.982  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_4_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 51
Delay Ratio      : 80.7% (route), 19.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -61.369 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                50.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        102.837
--------------------------------------   -------
End-of-path arrival time( ns )           111.704

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C10  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            2.358        12.404  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R21C14A   D1_TO_F1_DELAY       0.450        12.854  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            3.603        16.457  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R18C10A   B0_TO_COUT0_DELAY    0.358        16.815  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        16.815  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R18C10A   CIN1_TO_COUT1_DELAY  0.278        17.093  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        17.093  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        17.371  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        17.371  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        17.649  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        17.649  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        17.927  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        17.927  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        18.205  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        18.205  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        18.483  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        18.483  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        18.761  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        19.317  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R18C11A   CIN0_TO_COUT0_DELAY  0.278        19.595  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        19.595  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R18C11A   CIN1_TO_COUT1_DELAY  0.278        19.873  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        19.873  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R18C11B   CIN0_TO_COUT0_DELAY  0.278        20.151  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        20.151  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R18C11B   CIN1_TO_COUT1_DELAY  0.278        20.429  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        20.429  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R18C11C   CIN0_TO_COUT0_DELAY  0.278        20.707  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        20.707  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R18C11C   CIN1_TO_COUT1_DELAY  0.278        20.985  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        20.985  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R18C11D   CIN0_TO_COUT0_DELAY  0.278        21.263  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        21.263  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R18C11D   CIN1_TO_COUT1_DELAY  0.278        21.541  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        22.097  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R18C12A   CIN0_TO_COUT0_DELAY  0.278        22.375  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        23.037  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R18C12A   D1_TO_F1_DELAY       0.450        23.487  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.364        26.851  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R21C14A   D0_TO_F0_DELAY       0.450        27.301  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.172        29.473  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R21C14B   D0_TO_F0_DELAY       0.477        29.950  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        30.255  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R21C14B   C1_TO_F1_DELAY       0.450        30.705  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            3.086        33.791  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R19C14C   B0_TO_COUT0_DELAY    0.358        34.149  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.000        34.149  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO1
                                          SLICE_R19C14C   CIN1_TO_COUT1_DELAY  0.278        34.427  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.662        35.089  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst/S0
                                          SLICE_R19C14D   D0_TO_F0_DELAY       0.450        35.539  3       
je/mult1_un10_sum0[5]                                     NET DELAY            3.881        39.420  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5/Z
                                          SLICE_R24C16B   D1_TO_F1_DELAY       0.450        39.870  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5
                                                          NET DELAY            4.199        44.069  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst/S1
                                          SLICE_R18C14D   B1_TO_F1_DELAY       0.450        44.519  2       
je/mult1_un17_sum0[6]                                     NET DELAY            2.172        46.691  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0/Z
                                          SLICE_R18C15B   D1_TO_F1_DELAY       0.450        47.141  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0
                                                          NET DELAY            3.881        51.022  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3/Z
                                          SLICE_R23C13C   D0_TO_F0_DELAY       0.450        51.472  4       
je/mult1_un17_sum[6]                                      NET DELAY            3.033        54.505  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2/Z
                                          SLICE_R24C15D   C0_TO_F0_DELAY       0.450        54.955  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2
                                                          NET DELAY            2.490        57.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/CO0
                                          SLICE_R23C15A   B0_TO_COUT0_DELAY    0.358        57.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.CO0
                                                          NET DELAY            0.662        58.465  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/S1
                                          SLICE_R23C15A   D1_TO_F1_DELAY       0.450        58.915  16      
je/mult1_un24_sum0[8]                                     NET DELAY            4.715        63.630  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3/Z
                                          SLICE_R16C18B   B0_TO_F0_DELAY       0.450        64.080  28      
je/mult1_un24_sum[8]                                      NET DELAY            3.364        67.444  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1/Z
                                          SLICE_R19C21D   D1_TO_F1_DELAY       0.450        67.894  1       
je/fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1
                                                          NET DELAY            4.199        72.093  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst/CO1
                                          SLICE_R22C14B   B1_TO_COUT1_DELAY    0.358        72.451  2       
je/mult1_un38_sum_0_cry_2                                 NET DELAY            0.662        73.113  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst/S0
                                          SLICE_R22C14C   D0_TO_F0_DELAY       0.450        73.563  4       
je/mult1_un38_sum0[3]                                     NET DELAY            3.960        77.523  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0/Z
                                          SLICE_R24C20A   D0_TO_F0_DELAY       0.450        77.973  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0
                                                          NET DELAY            3.682        81.655  1       
SLICE_1798/B1->SLICE_1798/F1              SLICE_R23C23D   B1_TO_F1_DELAY       0.450        82.105  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNI44COHN
                                                          NET DELAY            3.563        85.668  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst/CO1
                                          SLICE_R23C20C   B1_TO_COUT1_DELAY    0.358        86.026  2       
je/mult1_un45_sum_1_cry_4                                 NET DELAY            0.000        86.026  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CO0
                                          SLICE_R23C20D   CIN0_TO_COUT0_DELAY  0.278        86.304  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.CO0
                                                          NET DELAY            0.000        86.304  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CO1
                                          SLICE_R23C20D   CIN1_TO_COUT1_DELAY  0.278        86.582  2       
je/mult1_un45_sum_1_cry_6                                 NET DELAY            0.556        87.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/CO0
                                          SLICE_R23C21A   CIN0_TO_COUT0_DELAY  0.278        87.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.CO0
                                                          NET DELAY            0.662        88.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/S1
                                          SLICE_R23C21A   D1_TO_F1_DELAY       0.450        88.528  12      
je/mult1_un45_sum1[8]                                     NET DELAY            3.960        92.488  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R21C15C   D0_TO_F0_DELAY       0.450        92.938  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.364        96.302  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R22C20B   D0_TO_F0_DELAY       0.450        96.752  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            2.490        99.242  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R21C21A   B0_TO_F0_DELAY       0.450        99.692  2       
je/mult1_un52_sum1[7]                                     NET DELAY            2.437       102.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R22C20D   C0_TO_F0_DELAY       0.450       102.579  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.086       105.665  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R19C20A   B1_TO_F1_DELAY       0.450       106.115  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.172       108.287  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/Z
                                          SLICE_R18C19A   D0_TO_F0_DELAY       0.450       108.737  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0
                                                          NET DELAY            2.490       111.227  1       
SLICE_3311/B1->SLICE_3311/F1              SLICE_R18C19B   B1_TO_F1_DELAY       0.477       111.704  1       
je/mult1_un59_sum[8]$n26                                  NET DELAY            0.000       111.704  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_8_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 51
Delay Ratio      : 80.7% (route), 19.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -61.316 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                50.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        102.784
--------------------------------------   -------
End-of-path arrival time( ns )           111.651

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C10  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            2.358        12.404  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R21C14A   D1_TO_F1_DELAY       0.450        12.854  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            3.603        16.457  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R18C10A   B0_TO_COUT0_DELAY    0.358        16.815  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        16.815  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R18C10A   CIN1_TO_COUT1_DELAY  0.278        17.093  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        17.093  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        17.371  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        17.371  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        17.649  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        17.649  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        17.927  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        17.927  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        18.205  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        18.205  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        18.483  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        18.483  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        18.761  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        19.317  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R18C11A   CIN0_TO_COUT0_DELAY  0.278        19.595  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        19.595  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R18C11A   CIN1_TO_COUT1_DELAY  0.278        19.873  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        19.873  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R18C11B   CIN0_TO_COUT0_DELAY  0.278        20.151  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        20.151  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R18C11B   CIN1_TO_COUT1_DELAY  0.278        20.429  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        20.429  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R18C11C   CIN0_TO_COUT0_DELAY  0.278        20.707  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        20.707  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R18C11C   CIN1_TO_COUT1_DELAY  0.278        20.985  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        20.985  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R18C11D   CIN0_TO_COUT0_DELAY  0.278        21.263  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        21.263  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R18C11D   CIN1_TO_COUT1_DELAY  0.278        21.541  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        22.097  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R18C12A   CIN0_TO_COUT0_DELAY  0.278        22.375  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        23.037  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R18C12A   D1_TO_F1_DELAY       0.450        23.487  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.364        26.851  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R21C14A   D0_TO_F0_DELAY       0.450        27.301  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.172        29.473  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R21C14B   D0_TO_F0_DELAY       0.477        29.950  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        30.255  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R21C14B   C1_TO_F1_DELAY       0.450        30.705  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            3.086        33.791  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R19C14C   B0_TO_COUT0_DELAY    0.358        34.149  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.000        34.149  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO1
                                          SLICE_R19C14C   CIN1_TO_COUT1_DELAY  0.278        34.427  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.662        35.089  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst/S0
                                          SLICE_R19C14D   D0_TO_F0_DELAY       0.450        35.539  3       
je/mult1_un10_sum0[5]                                     NET DELAY            3.881        39.420  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5/Z
                                          SLICE_R24C16B   D1_TO_F1_DELAY       0.450        39.870  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5
                                                          NET DELAY            4.199        44.069  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst/S1
                                          SLICE_R18C14D   B1_TO_F1_DELAY       0.450        44.519  2       
je/mult1_un17_sum0[6]                                     NET DELAY            2.172        46.691  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0/Z
                                          SLICE_R18C15B   D1_TO_F1_DELAY       0.450        47.141  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0
                                                          NET DELAY            3.881        51.022  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3/Z
                                          SLICE_R23C13C   D0_TO_F0_DELAY       0.450        51.472  4       
je/mult1_un17_sum[6]                                      NET DELAY            3.033        54.505  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2/Z
                                          SLICE_R24C15D   C0_TO_F0_DELAY       0.450        54.955  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2
                                                          NET DELAY            2.490        57.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/CO0
                                          SLICE_R23C15A   B0_TO_COUT0_DELAY    0.358        57.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.CO0
                                                          NET DELAY            0.662        58.465  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/S1
                                          SLICE_R23C15A   D1_TO_F1_DELAY       0.450        58.915  16      
je/mult1_un24_sum0[8]                                     NET DELAY            4.715        63.630  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3/Z
                                          SLICE_R16C18B   B0_TO_F0_DELAY       0.450        64.080  28      
je/mult1_un24_sum[8]                                      NET DELAY            3.364        67.444  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1/Z
                                          SLICE_R19C21D   D1_TO_F1_DELAY       0.450        67.894  1       
je/fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1
                                                          NET DELAY            4.199        72.093  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst/CO1
                                          SLICE_R22C14B   B1_TO_COUT1_DELAY    0.358        72.451  2       
je/mult1_un38_sum_0_cry_2                                 NET DELAY            0.662        73.113  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst/S0
                                          SLICE_R22C14C   D0_TO_F0_DELAY       0.450        73.563  4       
je/mult1_un38_sum0[3]                                     NET DELAY            3.960        77.523  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0/Z
                                          SLICE_R24C20A   D0_TO_F0_DELAY       0.450        77.973  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0
                                                          NET DELAY            3.682        81.655  1       
SLICE_1798/B1->SLICE_1798/F1              SLICE_R23C23D   B1_TO_F1_DELAY       0.450        82.105  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNI44COHN
                                                          NET DELAY            3.563        85.668  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst/CO1
                                          SLICE_R23C20C   B1_TO_COUT1_DELAY    0.358        86.026  2       
je/mult1_un45_sum_1_cry_4                                 NET DELAY            0.000        86.026  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CO0
                                          SLICE_R23C20D   CIN0_TO_COUT0_DELAY  0.278        86.304  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.CO0
                                                          NET DELAY            0.000        86.304  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CO1
                                          SLICE_R23C20D   CIN1_TO_COUT1_DELAY  0.278        86.582  2       
je/mult1_un45_sum_1_cry_6                                 NET DELAY            0.556        87.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/CO0
                                          SLICE_R23C21A   CIN0_TO_COUT0_DELAY  0.278        87.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.CO0
                                                          NET DELAY            0.662        88.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/S1
                                          SLICE_R23C21A   D1_TO_F1_DELAY       0.450        88.528  12      
je/mult1_un45_sum1[8]                                     NET DELAY            3.960        92.488  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R21C15C   D0_TO_F0_DELAY       0.450        92.938  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.364        96.302  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R22C20B   D0_TO_F0_DELAY       0.450        96.752  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            2.490        99.242  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R21C21A   B0_TO_F0_DELAY       0.450        99.692  2       
je/mult1_un52_sum1[7]                                     NET DELAY            2.437       102.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R22C20D   C0_TO_F0_DELAY       0.450       102.579  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.086       105.665  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R19C20A   B1_TO_F1_DELAY       0.450       106.115  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.172       108.287  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H/Z
                                          SLICE_R18C19B   D0_TO_F0_DELAY       0.450       108.737  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H
                                                          NET DELAY            2.437       111.174  1       
SLICE_4150/C1->SLICE_4150/F1              SLICE_R17C19B   C1_TO_F1_DELAY       0.477       111.651  1       
je/mult1_un59_sum[8]$n28                                  NET DELAY            0.000       111.651  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_6_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 51
Delay Ratio      : 80.7% (route), 19.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -61.316 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                50.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        102.784
--------------------------------------   -------
End-of-path arrival time( ns )           111.651

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C10  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            2.358        12.404  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R21C14A   D1_TO_F1_DELAY       0.450        12.854  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            3.603        16.457  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R18C10A   B0_TO_COUT0_DELAY    0.358        16.815  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        16.815  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R18C10A   CIN1_TO_COUT1_DELAY  0.278        17.093  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        17.093  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        17.371  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        17.371  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        17.649  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        17.649  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        17.927  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        17.927  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        18.205  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        18.205  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        18.483  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        18.483  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        18.761  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        19.317  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R18C11A   CIN0_TO_COUT0_DELAY  0.278        19.595  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        19.595  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R18C11A   CIN1_TO_COUT1_DELAY  0.278        19.873  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        19.873  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R18C11B   CIN0_TO_COUT0_DELAY  0.278        20.151  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        20.151  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R18C11B   CIN1_TO_COUT1_DELAY  0.278        20.429  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        20.429  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R18C11C   CIN0_TO_COUT0_DELAY  0.278        20.707  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        20.707  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R18C11C   CIN1_TO_COUT1_DELAY  0.278        20.985  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        20.985  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R18C11D   CIN0_TO_COUT0_DELAY  0.278        21.263  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        21.263  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R18C11D   CIN1_TO_COUT1_DELAY  0.278        21.541  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        22.097  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R18C12A   CIN0_TO_COUT0_DELAY  0.278        22.375  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        23.037  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R18C12A   D1_TO_F1_DELAY       0.450        23.487  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.364        26.851  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R21C14A   D0_TO_F0_DELAY       0.450        27.301  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.172        29.473  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R21C14B   D0_TO_F0_DELAY       0.477        29.950  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        30.255  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R21C14B   C1_TO_F1_DELAY       0.450        30.705  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            3.086        33.791  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R19C14C   B0_TO_COUT0_DELAY    0.358        34.149  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.000        34.149  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO1
                                          SLICE_R19C14C   CIN1_TO_COUT1_DELAY  0.278        34.427  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.662        35.089  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst/S0
                                          SLICE_R19C14D   D0_TO_F0_DELAY       0.450        35.539  3       
je/mult1_un10_sum0[5]                                     NET DELAY            3.881        39.420  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5/Z
                                          SLICE_R24C16B   D1_TO_F1_DELAY       0.450        39.870  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5
                                                          NET DELAY            4.199        44.069  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst/S1
                                          SLICE_R18C14D   B1_TO_F1_DELAY       0.450        44.519  2       
je/mult1_un17_sum0[6]                                     NET DELAY            2.172        46.691  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0/Z
                                          SLICE_R18C15B   D1_TO_F1_DELAY       0.450        47.141  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0
                                                          NET DELAY            3.881        51.022  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3/Z
                                          SLICE_R23C13C   D0_TO_F0_DELAY       0.450        51.472  4       
je/mult1_un17_sum[6]                                      NET DELAY            3.033        54.505  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2/Z
                                          SLICE_R24C15D   C0_TO_F0_DELAY       0.450        54.955  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2
                                                          NET DELAY            2.490        57.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/CO0
                                          SLICE_R23C15A   B0_TO_COUT0_DELAY    0.358        57.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.CO0
                                                          NET DELAY            0.662        58.465  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/S1
                                          SLICE_R23C15A   D1_TO_F1_DELAY       0.450        58.915  16      
je/mult1_un24_sum0[8]                                     NET DELAY            4.715        63.630  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3/Z
                                          SLICE_R16C18B   B0_TO_F0_DELAY       0.450        64.080  28      
je/mult1_un24_sum[8]                                      NET DELAY            3.364        67.444  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1/Z
                                          SLICE_R19C21D   D1_TO_F1_DELAY       0.450        67.894  1       
je/fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1
                                                          NET DELAY            4.199        72.093  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst/CO1
                                          SLICE_R22C14B   B1_TO_COUT1_DELAY    0.358        72.451  2       
je/mult1_un38_sum_0_cry_2                                 NET DELAY            0.662        73.113  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst/S0
                                          SLICE_R22C14C   D0_TO_F0_DELAY       0.450        73.563  4       
je/mult1_un38_sum0[3]                                     NET DELAY            3.960        77.523  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0/Z
                                          SLICE_R24C20A   D0_TO_F0_DELAY       0.450        77.973  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0
                                                          NET DELAY            3.682        81.655  1       
SLICE_1798/B1->SLICE_1798/F1              SLICE_R23C23D   B1_TO_F1_DELAY       0.450        82.105  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNI44COHN
                                                          NET DELAY            3.563        85.668  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst/CO1
                                          SLICE_R23C20C   B1_TO_COUT1_DELAY    0.358        86.026  2       
je/mult1_un45_sum_1_cry_4                                 NET DELAY            0.000        86.026  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CO0
                                          SLICE_R23C20D   CIN0_TO_COUT0_DELAY  0.278        86.304  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.CO0
                                                          NET DELAY            0.000        86.304  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CO1
                                          SLICE_R23C20D   CIN1_TO_COUT1_DELAY  0.278        86.582  2       
je/mult1_un45_sum_1_cry_6                                 NET DELAY            0.556        87.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/CO0
                                          SLICE_R23C21A   CIN0_TO_COUT0_DELAY  0.278        87.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.CO0
                                                          NET DELAY            0.662        88.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/S1
                                          SLICE_R23C21A   D1_TO_F1_DELAY       0.450        88.528  12      
je/mult1_un45_sum1[8]                                     NET DELAY            3.960        92.488  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R21C15C   D0_TO_F0_DELAY       0.450        92.938  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.364        96.302  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R22C20B   D0_TO_F0_DELAY       0.450        96.752  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            2.490        99.242  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R21C21A   B0_TO_F0_DELAY       0.450        99.692  2       
je/mult1_un52_sum1[7]                                     NET DELAY            2.437       102.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R22C20D   C0_TO_F0_DELAY       0.450       102.579  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.086       105.665  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R19C20A   B1_TO_F1_DELAY       0.450       106.115  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.172       108.287  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H/Z
                                          SLICE_R18C19B   D0_TO_F0_DELAY       0.450       108.737  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H
                                                          NET DELAY            2.437       111.174  1       
SLICE_4151/C1->SLICE_4151/F1              SLICE_R17C19C   C1_TO_F1_DELAY       0.477       111.651  1       
je/mult1_un59_sum[8]$n27                                  NET DELAY            0.000       111.651  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_3_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 51
Delay Ratio      : 80.7% (route), 19.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -61.051 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                50.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        102.519
--------------------------------------   -------
End-of-path arrival time( ns )           111.386

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C10  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            2.358        12.404  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R21C14A   D1_TO_F1_DELAY       0.450        12.854  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            3.603        16.457  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R18C10A   B0_TO_COUT0_DELAY    0.358        16.815  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        16.815  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R18C10A   CIN1_TO_COUT1_DELAY  0.278        17.093  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        17.093  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        17.371  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        17.371  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        17.649  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        17.649  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        17.927  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        17.927  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        18.205  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        18.205  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        18.483  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        18.483  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        18.761  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        19.317  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R18C11A   CIN0_TO_COUT0_DELAY  0.278        19.595  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        19.595  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R18C11A   CIN1_TO_COUT1_DELAY  0.278        19.873  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        19.873  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R18C11B   CIN0_TO_COUT0_DELAY  0.278        20.151  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        20.151  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R18C11B   CIN1_TO_COUT1_DELAY  0.278        20.429  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        20.429  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R18C11C   CIN0_TO_COUT0_DELAY  0.278        20.707  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        20.707  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R18C11C   CIN1_TO_COUT1_DELAY  0.278        20.985  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        20.985  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R18C11D   CIN0_TO_COUT0_DELAY  0.278        21.263  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        21.263  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R18C11D   CIN1_TO_COUT1_DELAY  0.278        21.541  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        22.097  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R18C12A   CIN0_TO_COUT0_DELAY  0.278        22.375  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        23.037  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R18C12A   D1_TO_F1_DELAY       0.450        23.487  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.364        26.851  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R21C14A   D0_TO_F0_DELAY       0.450        27.301  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.172        29.473  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R21C14B   D0_TO_F0_DELAY       0.477        29.950  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        30.255  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R21C14B   C1_TO_F1_DELAY       0.450        30.705  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            3.086        33.791  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R19C14C   B0_TO_COUT0_DELAY    0.358        34.149  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.000        34.149  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO1
                                          SLICE_R19C14C   CIN1_TO_COUT1_DELAY  0.278        34.427  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.662        35.089  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst/S0
                                          SLICE_R19C14D   D0_TO_F0_DELAY       0.450        35.539  3       
je/mult1_un10_sum0[5]                                     NET DELAY            3.881        39.420  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5/Z
                                          SLICE_R24C16B   D1_TO_F1_DELAY       0.450        39.870  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5
                                                          NET DELAY            4.199        44.069  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst/S1
                                          SLICE_R18C14D   B1_TO_F1_DELAY       0.450        44.519  2       
je/mult1_un17_sum0[6]                                     NET DELAY            2.172        46.691  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0/Z
                                          SLICE_R18C15B   D1_TO_F1_DELAY       0.450        47.141  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0
                                                          NET DELAY            3.881        51.022  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3/Z
                                          SLICE_R23C13C   D0_TO_F0_DELAY       0.450        51.472  4       
je/mult1_un17_sum[6]                                      NET DELAY            3.033        54.505  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2/Z
                                          SLICE_R24C15D   C0_TO_F0_DELAY       0.450        54.955  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2
                                                          NET DELAY            2.490        57.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/CO0
                                          SLICE_R23C15A   B0_TO_COUT0_DELAY    0.358        57.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.CO0
                                                          NET DELAY            0.662        58.465  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst/S1
                                          SLICE_R23C15A   D1_TO_F1_DELAY       0.450        58.915  16      
je/mult1_un24_sum0[8]                                     NET DELAY            4.715        63.630  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3/Z
                                          SLICE_R16C18B   B0_TO_F0_DELAY       0.450        64.080  28      
je/mult1_un24_sum[8]                                      NET DELAY            3.364        67.444  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1/Z
                                          SLICE_R19C21D   D1_TO_F1_DELAY       0.450        67.894  1       
je/fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1
                                                          NET DELAY            4.199        72.093  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst/CO1
                                          SLICE_R22C14B   B1_TO_COUT1_DELAY    0.358        72.451  2       
je/mult1_un38_sum_0_cry_2                                 NET DELAY            0.662        73.113  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst/S0
                                          SLICE_R22C14C   D0_TO_F0_DELAY       0.450        73.563  4       
je/mult1_un38_sum0[3]                                     NET DELAY            3.960        77.523  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0/Z
                                          SLICE_R24C20A   D0_TO_F0_DELAY       0.450        77.973  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0
                                                          NET DELAY            3.682        81.655  1       
SLICE_1798/B1->SLICE_1798/F1              SLICE_R23C23D   B1_TO_F1_DELAY       0.450        82.105  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNI44COHN
                                                          NET DELAY            3.563        85.668  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst/CO1
                                          SLICE_R23C20C   B1_TO_COUT1_DELAY    0.358        86.026  2       
je/mult1_un45_sum_1_cry_4                                 NET DELAY            0.000        86.026  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CO0
                                          SLICE_R23C20D   CIN0_TO_COUT0_DELAY  0.278        86.304  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.CO0
                                                          NET DELAY            0.000        86.304  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst/CO1
                                          SLICE_R23C20D   CIN1_TO_COUT1_DELAY  0.278        86.582  2       
je/mult1_un45_sum_1_cry_6                                 NET DELAY            0.556        87.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/CO0
                                          SLICE_R23C21A   CIN0_TO_COUT0_DELAY  0.278        87.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.CO0
                                                          NET DELAY            0.662        88.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst/S1
                                          SLICE_R23C21A   D1_TO_F1_DELAY       0.450        88.528  12      
je/mult1_un45_sum1[8]                                     NET DELAY            3.960        92.488  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R21C15C   D0_TO_F0_DELAY       0.450        92.938  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.364        96.302  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R22C20B   D0_TO_F0_DELAY       0.450        96.752  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            2.490        99.242  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R21C21A   B0_TO_F0_DELAY       0.450        99.692  2       
je/mult1_un52_sum1[7]                                     NET DELAY            2.437       102.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R22C20D   C0_TO_F0_DELAY       0.450       102.579  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.086       105.665  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R19C20A   B1_TO_F1_DELAY       0.450       106.115  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.172       108.287  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H/Z
                                          SLICE_R18C19B   D0_TO_F0_DELAY       0.450       108.737  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H
                                                          NET DELAY            2.172       110.909  1       
SLICE_3310/D1->SLICE_3310/F1              SLICE_R18C19A   D1_TO_F1_DELAY       0.477       111.386  1       
je/mult1_un59_sum[8]$n29                                  NET DELAY            0.000       111.386  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/un5_QNT_DU.QNT_DU_ret_429_Z.ff_inst/Q
Path End         : je/ram_rom/zzdu_ram_zzdu_ram_0_0.ebr_inst/WDATA14
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 31
Delay Ratio      : 86.2% (route), 13.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -60.937 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.305
-------------------------------------------   -------
End-of-path required time( ns )                50.228

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        102.299
--------------------------------------   -------
End-of-path arrival time( ns )           111.166

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{je/un5_QNT_DU.QNT_DU_ret_429_Z.ff_inst/CK   je/un5_QNT_DU.QNT_DU_ret_430_Z.ff_inst/CK}->je/un5_QNT_DU.QNT_DU_ret_429_Z.ff_inst/Q
                                          SLICE_R24C13C   CLK_TO_Q0_DELAY      1.391        10.258  1       
je/mult1_inf_abs0_reto[5]                                 NET DELAY            4.066        14.324  1       
je/un5_QNT_DU.QNT_DU_ret_7_RNI9BI5/D->je/un5_QNT_DU.QNT_DU_ret_7_RNI9BI5/Z
                                          SLICE_R17C19B   D0_TO_F0_DELAY       0.450        14.774  1       
je/QNT_DU_ret_7_RNI9BI5                                   NET DELAY            4.278        19.052  1       
je/un5_QNT_DU.QNT_DU_ret_5_RNI0RT62.fa22_inst/B0->je/un5_QNT_DU.QNT_DU_ret_5_RNI0RT62.fa22_inst/CO0
                                          SLICE_R16C12D   B0_TO_COUT0_DELAY    0.358        19.410  2       
je/un5_QNT_DU.QNT_DU_ret_5_RNI0RT62.CO0                   NET DELAY            0.000        19.410  1       
je/un5_QNT_DU.QNT_DU_ret_5_RNI0RT62.fa22_inst/CI1->je/un5_QNT_DU.QNT_DU_ret_5_RNI0RT62.fa22_inst/CO1
                                          SLICE_R16C12D   CIN1_TO_COUT1_DELAY  0.278        19.688  2       
je/mult1_un66_sum_cry_6                                   NET DELAY            1.219        20.907  1       
je/un5_QNT_DU.QNT_DU_ret_3_RNIBK583.fa22_inst/D0->je/un5_QNT_DU.QNT_DU_ret_3_RNIBK583.fa22_inst/S0
                                          SLICE_R16C13A   D0_TO_F0_DELAY       0.477        21.384  2       
je/mult1_un66_sum[7]                                      NET DELAY            4.755        26.139  1       
je/un5_QNT_DU.QNT_DU_ret_3_RNIA52GE.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_3_RNIA52GE.fa22_inst/S1
                                          SLICE_R15C10A   B1_TO_F1_DELAY       0.450        26.589  15      
je/mult1_un73_sum1[8]                                     NET DELAY            2.490        29.079  1       
je/un5_QNT_DU.QNT_DU_ret_3_RNIKF7N11/B->je/un5_QNT_DU.QNT_DU_ret_3_RNIKF7N11/Z
                                          SLICE_R15C11A   B0_TO_F0_DELAY       0.450        29.529  33      
je/mult1_un73_sum[8]                                      NET DELAY            4.795        34.324  1       
je/un5_QNT_DU.QNT_DU_ret_9_RNI6PP7Q1/B->je/un5_QNT_DU.QNT_DU_ret_9_RNI6PP7Q1/Z
                                          SLICE_R23C6D    B0_TO_F0_DELAY       0.450        34.774  1       
je/mult1_un87_sum_1_axb_3                                 NET DELAY            2.172        36.946  1       
SLICE_1972/D1->SLICE_1972/F1              SLICE_R23C6D    D1_TO_F1_DELAY       0.450        37.396  1       
je/QNT_DU_ret_9_RNIIK9F25                                 NET DELAY            4.795        42.191  1       
je/un5_QNT_DU.QNT_DU_ret_10_RNITKH18S.fa22_inst/B0->je/un5_QNT_DU.QNT_DU_ret_10_RNITKH18S.fa22_inst/S0
                                          SLICE_R16C10C   B0_TO_F0_DELAY       0.450        42.641  5       
je/mult1_un87_sum1[3]                                     NET DELAY            4.146        46.787  1       
je/un5_QNT_DU.QNT_DU_ret_10_RNI3RA5E12/C->je/un5_QNT_DU.QNT_DU_ret_10_RNI3RA5E12/Z
                                          SLICE_R16C11B   C0_TO_F0_DELAY       0.477        47.264  1       
je/mult1_un94_sum_0_axb_4                                 NET DELAY            0.305        47.569  1       
SLICE_1948/C1->SLICE_1948/F1              SLICE_R16C11B   C1_TO_F1_DELAY       0.450        48.019  1       
je/QNT_DU_ret_10_RNIMVIS181                               NET DELAY            3.682        51.701  1       
je/un5_QNT_DU.QNT_DU_ret_RNIVOBNRP3.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_RNIVOBNRP3.fa22_inst/CO1
                                          SLICE_R17C8C    B1_TO_COUT1_DELAY    0.358        52.059  2       
je/mult1_un94_sum_0_cry_4                                 NET DELAY            0.662        52.721  1       
je/un5_QNT_DU.QNT_DU_ret_RNIKID16Q1.fa22_inst/D0->je/un5_QNT_DU.QNT_DU_ret_RNIKID16Q1.fa22_inst/S0
                                          SLICE_R17C8D    D0_TO_F0_DELAY       0.450        53.171  4       
je/mult1_un94_sum0[5]                                     NET DELAY            2.768        55.939  1       
je/un5_QNT_DU.QNT_DU_ret_RNIGVG3I3_0/D->je/un5_QNT_DU.QNT_DU_ret_RNIGVG3I3_0/Z
                                          SLICE_R17C9D    D1_TO_F1_DELAY       0.450        56.389  3       
je/QNT_DU_ret_RNIGVG3I3_0                                 NET DELAY            3.682        60.071  1       
SLICE_1930/B1->SLICE_1930/F1              SLICE_R18C5B    B1_TO_F1_DELAY       0.450        60.521  1       
je/QNT_DU_ret_RNI3N7L0V3                                  NET DELAY            4.278        64.799  1       
je/un5_QNT_DU.QNT_DU_ret_RNISP086O.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_RNISP086O.fa22_inst/S1
                                          SLICE_R17C11D   B1_TO_F1_DELAY       0.450        65.249  4       
je/mult1_un101_sum0[6]                                    NET DELAY            4.265        69.514  1       
je/un5_QNT_DU.QNT_DU_ret_RNISQH0VB2_2/A->je/un5_QNT_DU.QNT_DU_ret_RNISQH0VB2_2/Z
                                          SLICE_R14C7B    A1_TO_F1_DELAY       0.450        69.964  3       
je/QNT_DU_ret_RNISQH0VB2_2                                NET DELAY            3.086        73.050  1       
SLICE_1918/B1->SLICE_1918/F1              SLICE_R14C5C    B1_TO_F1_DELAY       0.450        73.500  1       
je/QNT_DU_ret_RNIC83K7K                                   NET DELAY            3.682        77.182  1       
je/un5_QNT_DU.QNT_DU_ret_RNIOONT9Q.fa22_inst/B0->je/un5_QNT_DU.QNT_DU_ret_RNIOONT9Q.fa22_inst/CO0
                                          SLICE_R12C6A    B0_TO_COUT0_DELAY    0.358        77.540  2       
je/un5_QNT_DU.QNT_DU_ret_RNIOONT9Q.CO0                    NET DELAY            0.662        78.202  1       
je/un5_QNT_DU.QNT_DU_ret_RNIOONT9Q.fa22_inst/D1->je/un5_QNT_DU.QNT_DU_ret_RNIOONT9Q.fa22_inst/S1
                                          SLICE_R12C6A    D1_TO_F1_DELAY       0.450        78.652  22      
je/mult1_un108_sum1[8]                                    NET DELAY            5.377        84.029  1       
je/un5_QNT_DU.QNT_DU_ret_RNIOCA1V_1/A->je/un5_QNT_DU.QNT_DU_ret_RNIOCA1V_1/Z
                                          SLICE_R22C8D    A0_TO_F0_DELAY       0.477        84.506  18      
je/mult1_un108_sum[8]                                     NET DELAY            4.702        89.208  1       
je/un5_QNT_DU.QNT_DU_ret_RNI8TGQS72/C->je/un5_QNT_DU.QNT_DU_ret_RNI8TGQS72/Z
                                          SLICE_R13C10C   C0_TO_F0_DELAY       0.450        89.658  1       
je/mult1_un122_sum_0_axb_5                                NET DELAY            2.556        92.214  1       
SLICE_1850/A1->SLICE_1850/F1              SLICE_R13C10C   A1_TO_F1_DELAY       0.450        92.664  1       
je/QNT_DU_ret_RNIJ1EG7K1                                  NET DELAY            2.490        95.154  1       
je/un5_QNT_DU.QNT_DU_ret_RNIOSM1O92.fa22_inst/B0->je/un5_QNT_DU.QNT_DU_ret_RNIOSM1O92.fa22_inst/CO0
                                          SLICE_R14C10D   B0_TO_COUT0_DELAY    0.358        95.512  2       
je/un5_QNT_DU.QNT_DU_ret_RNIOSM1O92.CO0                   NET DELAY            0.000        95.512  1       
je/un5_QNT_DU.QNT_DU_ret_RNIOSM1O92.fa22_inst/CI1->je/un5_QNT_DU.QNT_DU_ret_RNIOSM1O92.fa22_inst/CO1
                                          SLICE_R14C10D   CIN1_TO_COUT1_DELAY  0.278        95.790  2       
je/mult1_un122_sum_0_cry_6                                NET DELAY            0.556        96.346  1       
je/un5_QNT_DU.QNT_DU_ret_RNI0EGADR.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_RNI0EGADR.fa22_inst/CO0
                                          SLICE_R14C11A   CIN0_TO_COUT0_DELAY  0.278        96.624  2       
je/un5_QNT_DU.QNT_DU_ret_RNI0EGADR.CO0                    NET DELAY            0.662        97.286  1       
je/un5_QNT_DU.QNT_DU_ret_RNI0EGADR.fa22_inst/D1->je/un5_QNT_DU.QNT_DU_ret_RNI0EGADR.fa22_inst/S1
                                          SLICE_R14C11A   D1_TO_F1_DELAY       0.450        97.736  2       
je/mult1_un122_sum0[8]                                    NET DELAY            4.662       102.398  1       
je/un5_QNT_DU.QNT_DU_ret_RNI0R1ER5/C->je/un5_QNT_DU.QNT_DU_ret_RNI0R1ER5/Z
                                          SLICE_R22C9B    C0_TO_F0_DELAY       0.450       102.848  14      
je/mult1_un122_sum[8]                                     NET DELAY            3.801       106.649  1       
je/un5_QNT_DU.QNT_DU_ret_3_RNIQI5TGO3/D->je/un5_QNT_DU.QNT_DU_ret_3_RNIQI5TGO3/Z
                                          SLICE_R15C12C   D0_TO_F0_DELAY       0.477       107.126  1       
je/mult1_un2_quotient_2s_m[14]                            NET DELAY            0.305       107.431  1       
je/un5_QNT_DU.QNT_DU_ret_3_RNI8F7RMO3/C->je/un5_QNT_DU.QNT_DU_ret_3_RNI8F7RMO3/Z
                                          SLICE_R15C12C   C1_TO_F1_DELAY       0.450       107.881  1       
je/DIVIDE_0_i[14]                                         NET DELAY            3.285       111.166  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/un5_QNT_DU.QNT_DU_ret_429_Z.ff_inst/Q
Path End         : je/ram_rom/zzdu_ram_zzdu_ram_0_0.ebr_inst/WDATA11
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 31
Delay Ratio      : 86.2% (route), 13.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -60.579 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.305
-------------------------------------------   -------
End-of-path required time( ns )                50.228

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        101.941
--------------------------------------   -------
End-of-path arrival time( ns )           110.808

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{je/un5_QNT_DU.QNT_DU_ret_429_Z.ff_inst/CK   je/un5_QNT_DU.QNT_DU_ret_430_Z.ff_inst/CK}->je/un5_QNT_DU.QNT_DU_ret_429_Z.ff_inst/Q
                                          SLICE_R24C13C   CLK_TO_Q0_DELAY      1.391        10.258  1       
je/mult1_inf_abs0_reto[5]                                 NET DELAY            4.066        14.324  1       
je/un5_QNT_DU.QNT_DU_ret_7_RNI9BI5/D->je/un5_QNT_DU.QNT_DU_ret_7_RNI9BI5/Z
                                          SLICE_R17C19B   D0_TO_F0_DELAY       0.450        14.774  1       
je/QNT_DU_ret_7_RNI9BI5                                   NET DELAY            4.278        19.052  1       
je/un5_QNT_DU.QNT_DU_ret_5_RNI0RT62.fa22_inst/B0->je/un5_QNT_DU.QNT_DU_ret_5_RNI0RT62.fa22_inst/CO0
                                          SLICE_R16C12D   B0_TO_COUT0_DELAY    0.358        19.410  2       
je/un5_QNT_DU.QNT_DU_ret_5_RNI0RT62.CO0                   NET DELAY            0.000        19.410  1       
je/un5_QNT_DU.QNT_DU_ret_5_RNI0RT62.fa22_inst/CI1->je/un5_QNT_DU.QNT_DU_ret_5_RNI0RT62.fa22_inst/CO1
                                          SLICE_R16C12D   CIN1_TO_COUT1_DELAY  0.278        19.688  2       
je/mult1_un66_sum_cry_6                                   NET DELAY            1.219        20.907  1       
je/un5_QNT_DU.QNT_DU_ret_3_RNIBK583.fa22_inst/D0->je/un5_QNT_DU.QNT_DU_ret_3_RNIBK583.fa22_inst/S0
                                          SLICE_R16C13A   D0_TO_F0_DELAY       0.477        21.384  2       
je/mult1_un66_sum[7]                                      NET DELAY            4.755        26.139  1       
je/un5_QNT_DU.QNT_DU_ret_3_RNIA52GE.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_3_RNIA52GE.fa22_inst/S1
                                          SLICE_R15C10A   B1_TO_F1_DELAY       0.450        26.589  15      
je/mult1_un73_sum1[8]                                     NET DELAY            2.490        29.079  1       
je/un5_QNT_DU.QNT_DU_ret_3_RNIKF7N11/B->je/un5_QNT_DU.QNT_DU_ret_3_RNIKF7N11/Z
                                          SLICE_R15C11A   B0_TO_F0_DELAY       0.450        29.529  33      
je/mult1_un73_sum[8]                                      NET DELAY            4.795        34.324  1       
je/un5_QNT_DU.QNT_DU_ret_9_RNI6PP7Q1/B->je/un5_QNT_DU.QNT_DU_ret_9_RNI6PP7Q1/Z
                                          SLICE_R23C6D    B0_TO_F0_DELAY       0.450        34.774  1       
je/mult1_un87_sum_1_axb_3                                 NET DELAY            2.172        36.946  1       
SLICE_1972/D1->SLICE_1972/F1              SLICE_R23C6D    D1_TO_F1_DELAY       0.450        37.396  1       
je/QNT_DU_ret_9_RNIIK9F25                                 NET DELAY            4.795        42.191  1       
je/un5_QNT_DU.QNT_DU_ret_10_RNITKH18S.fa22_inst/B0->je/un5_QNT_DU.QNT_DU_ret_10_RNITKH18S.fa22_inst/S0
                                          SLICE_R16C10C   B0_TO_F0_DELAY       0.450        42.641  5       
je/mult1_un87_sum1[3]                                     NET DELAY            4.146        46.787  1       
je/un5_QNT_DU.QNT_DU_ret_10_RNI3RA5E12/C->je/un5_QNT_DU.QNT_DU_ret_10_RNI3RA5E12/Z
                                          SLICE_R16C11B   C0_TO_F0_DELAY       0.477        47.264  1       
je/mult1_un94_sum_0_axb_4                                 NET DELAY            0.305        47.569  1       
SLICE_1948/C1->SLICE_1948/F1              SLICE_R16C11B   C1_TO_F1_DELAY       0.450        48.019  1       
je/QNT_DU_ret_10_RNIMVIS181                               NET DELAY            3.682        51.701  1       
je/un5_QNT_DU.QNT_DU_ret_RNIVOBNRP3.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_RNIVOBNRP3.fa22_inst/CO1
                                          SLICE_R17C8C    B1_TO_COUT1_DELAY    0.358        52.059  2       
je/mult1_un94_sum_0_cry_4                                 NET DELAY            0.662        52.721  1       
je/un5_QNT_DU.QNT_DU_ret_RNIKID16Q1.fa22_inst/D0->je/un5_QNT_DU.QNT_DU_ret_RNIKID16Q1.fa22_inst/S0
                                          SLICE_R17C8D    D0_TO_F0_DELAY       0.450        53.171  4       
je/mult1_un94_sum0[5]                                     NET DELAY            2.768        55.939  1       
je/un5_QNT_DU.QNT_DU_ret_RNIGVG3I3_0/D->je/un5_QNT_DU.QNT_DU_ret_RNIGVG3I3_0/Z
                                          SLICE_R17C9D    D1_TO_F1_DELAY       0.450        56.389  3       
je/QNT_DU_ret_RNIGVG3I3_0                                 NET DELAY            3.682        60.071  1       
SLICE_1930/B1->SLICE_1930/F1              SLICE_R18C5B    B1_TO_F1_DELAY       0.450        60.521  1       
je/QNT_DU_ret_RNI3N7L0V3                                  NET DELAY            4.278        64.799  1       
je/un5_QNT_DU.QNT_DU_ret_RNISP086O.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_RNISP086O.fa22_inst/S1
                                          SLICE_R17C11D   B1_TO_F1_DELAY       0.450        65.249  4       
je/mult1_un101_sum0[6]                                    NET DELAY            4.265        69.514  1       
je/un5_QNT_DU.QNT_DU_ret_RNISQH0VB2_2/A->je/un5_QNT_DU.QNT_DU_ret_RNISQH0VB2_2/Z
                                          SLICE_R14C7B    A1_TO_F1_DELAY       0.450        69.964  3       
je/QNT_DU_ret_RNISQH0VB2_2                                NET DELAY            3.086        73.050  1       
SLICE_1918/B1->SLICE_1918/F1              SLICE_R14C5C    B1_TO_F1_DELAY       0.450        73.500  1       
je/QNT_DU_ret_RNIC83K7K                                   NET DELAY            3.682        77.182  1       
je/un5_QNT_DU.QNT_DU_ret_RNIOONT9Q.fa22_inst/B0->je/un5_QNT_DU.QNT_DU_ret_RNIOONT9Q.fa22_inst/CO0
                                          SLICE_R12C6A    B0_TO_COUT0_DELAY    0.358        77.540  2       
je/un5_QNT_DU.QNT_DU_ret_RNIOONT9Q.CO0                    NET DELAY            0.662        78.202  1       
je/un5_QNT_DU.QNT_DU_ret_RNIOONT9Q.fa22_inst/D1->je/un5_QNT_DU.QNT_DU_ret_RNIOONT9Q.fa22_inst/S1
                                          SLICE_R12C6A    D1_TO_F1_DELAY       0.450        78.652  22      
je/mult1_un108_sum1[8]                                    NET DELAY            5.377        84.029  1       
je/un5_QNT_DU.QNT_DU_ret_RNIOCA1V_1/A->je/un5_QNT_DU.QNT_DU_ret_RNIOCA1V_1/Z
                                          SLICE_R22C8D    A0_TO_F0_DELAY       0.477        84.506  18      
je/mult1_un108_sum[8]                                     NET DELAY            4.702        89.208  1       
je/un5_QNT_DU.QNT_DU_ret_RNI8TGQS72/C->je/un5_QNT_DU.QNT_DU_ret_RNI8TGQS72/Z
                                          SLICE_R13C10C   C0_TO_F0_DELAY       0.450        89.658  1       
je/mult1_un122_sum_0_axb_5                                NET DELAY            2.556        92.214  1       
SLICE_1850/A1->SLICE_1850/F1              SLICE_R13C10C   A1_TO_F1_DELAY       0.450        92.664  1       
je/QNT_DU_ret_RNIJ1EG7K1                                  NET DELAY            2.490        95.154  1       
je/un5_QNT_DU.QNT_DU_ret_RNIOSM1O92.fa22_inst/B0->je/un5_QNT_DU.QNT_DU_ret_RNIOSM1O92.fa22_inst/CO0
                                          SLICE_R14C10D   B0_TO_COUT0_DELAY    0.358        95.512  2       
je/un5_QNT_DU.QNT_DU_ret_RNIOSM1O92.CO0                   NET DELAY            0.000        95.512  1       
je/un5_QNT_DU.QNT_DU_ret_RNIOSM1O92.fa22_inst/CI1->je/un5_QNT_DU.QNT_DU_ret_RNIOSM1O92.fa22_inst/CO1
                                          SLICE_R14C10D   CIN1_TO_COUT1_DELAY  0.278        95.790  2       
je/mult1_un122_sum_0_cry_6                                NET DELAY            0.556        96.346  1       
je/un5_QNT_DU.QNT_DU_ret_RNI0EGADR.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_RNI0EGADR.fa22_inst/CO0
                                          SLICE_R14C11A   CIN0_TO_COUT0_DELAY  0.278        96.624  2       
je/un5_QNT_DU.QNT_DU_ret_RNI0EGADR.CO0                    NET DELAY            0.662        97.286  1       
je/un5_QNT_DU.QNT_DU_ret_RNI0EGADR.fa22_inst/D1->je/un5_QNT_DU.QNT_DU_ret_RNI0EGADR.fa22_inst/S1
                                          SLICE_R14C11A   D1_TO_F1_DELAY       0.450        97.736  2       
je/mult1_un122_sum0[8]                                    NET DELAY            4.662       102.398  1       
je/un5_QNT_DU.QNT_DU_ret_RNI0R1ER5/C->je/un5_QNT_DU.QNT_DU_ret_RNI0R1ER5/Z
                                          SLICE_R22C9B    C0_TO_F0_DELAY       0.450       102.848  14      
je/mult1_un122_sum[8]                                     NET DELAY            3.364       106.212  1       
je/un5_QNT_DU.QNT_DU_ret_3_RNI4E5UGO3/D->je/un5_QNT_DU.QNT_DU_ret_3_RNI4E5UGO3/Z
                                          SLICE_R24C13D   D0_TO_F0_DELAY       0.477       106.689  1       
je/mult1_un2_quotient_2s_m[11]                            NET DELAY            0.305       106.994  1       
je/un5_QNT_DU.QNT_DU_ret_3_RNI3EBUMO3/C->je/un5_QNT_DU.QNT_DU_ret_3_RNI3EBUMO3/Z
                                          SLICE_R24C13D   C1_TO_F1_DELAY       0.450       107.444  1       
je/DIVIDE_0_i[11]                                         NET DELAY            3.364       110.808  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 
----------------------------------------------------------------------
227 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 41.6667 ns
Period margin    : 20.8367 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[18].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[17].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 84.5% (route), 15.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 23.773 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          17.694
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             23.204

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R11C24A   CLK_TO_Q1_DELAY  1.391         6.901  4       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R10C26B   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R10C25D   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        5.377        18.873  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R10C24B   A0_TO_F0_DELAY   0.450        19.323  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        3.881        23.204  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[16].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[15].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 84.5% (route), 15.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 23.773 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          17.694
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             23.204

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R11C24A   CLK_TO_Q1_DELAY  1.391         6.901  4       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R10C26B   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R10C25D   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        5.377        18.873  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R10C24B   A0_TO_F0_DELAY   0.450        19.323  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        3.881        23.204  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[20].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[19].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 84.5% (route), 15.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 23.813 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          17.654
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             23.164

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R11C24A   CLK_TO_Q1_DELAY  1.391         6.901  4       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R10C26B   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R10C25D   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        5.377        18.873  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R10C24B   A0_TO_F0_DELAY   0.450        19.323  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        3.841        23.164  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[14].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[13].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 84.5% (route), 15.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 23.813 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          17.654
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             23.164

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R11C24A   CLK_TO_Q1_DELAY  1.391         6.901  4       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R10C26B   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R10C25D   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        5.377        18.873  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R10C24B   A0_TO_F0_DELAY   0.450        19.323  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        3.841        23.164  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[12].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[11].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 84.5% (route), 15.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 23.813 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          17.654
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             23.164

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R11C24A   CLK_TO_Q1_DELAY  1.391         6.901  4       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R10C26B   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R10C25D   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        5.377        18.873  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R10C24B   A0_TO_F0_DELAY   0.450        19.323  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        3.841        23.164  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[24].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[23].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 84.0% (route), 16.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 24.330 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          17.137
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             22.647

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R11C24A   CLK_TO_Q1_DELAY  1.391         6.901  4       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R10C26B   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R10C25D   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        5.377        18.873  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R10C24B   A0_TO_F0_DELAY   0.450        19.323  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        3.324        22.647  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[22].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[21].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 84.0% (route), 16.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 24.330 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          17.137
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             22.647

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R11C24A   CLK_TO_Q1_DELAY  1.391         6.901  4       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R10C26B   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R10C25D   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        5.377        18.873  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R10C24B   A0_TO_F0_DELAY   0.450        19.323  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        3.324        22.647  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[8].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[7].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 84.0% (route), 16.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 24.330 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          17.137
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             22.647

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R11C24A   CLK_TO_Q1_DELAY  1.391         6.901  4       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R10C26B   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R10C25D   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        5.377        18.873  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R10C24B   A0_TO_F0_DELAY   0.450        19.323  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        3.324        22.647  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[6].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[5].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 84.0% (route), 16.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 24.330 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          17.137
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             22.647

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R11C24A   CLK_TO_Q1_DELAY  1.391         6.901  4       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R10C26B   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R10C25D   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        5.377        18.873  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R10C24B   A0_TO_F0_DELAY   0.450        19.323  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        3.324        22.647  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[4].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[3].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 84.0% (route), 16.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 24.369 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          17.098
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             22.608

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R11C24A   CLK_TO_Q1_DELAY  1.391         6.901  4       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R10C26B   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R10C25D   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        5.377        18.873  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R10C24B   A0_TO_F0_DELAY   0.450        19.323  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        3.285        22.608  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]
----------------------------------------------------------------------
2053 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/img_out_reg_Z[4].ff_inst/Q
Path End         : jedw/data_reg_Z[4].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         3.112
--------------------------------------   ------
End-of-path arrival time( ns )           11.979

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{je/img_out_reg_Z[5].ff_inst/CK   je/img_out_reg_Z[4].ff_inst/CK}->je/img_out_reg_Z[4].ff_inst/Q
                                          SLICE_R15C21C   CLK_TO_Q1_DELAY  1.391        10.258  1       
je_data[4]                                                NET DELAY        1.271        11.529  1       
SLICE_1488/D1->SLICE_1488/F1              SLICE_R15C22C   D1_TO_F1_DELAY   0.450        11.979  1       
je_data[4]/sig_162/FeedThruLUT                            NET DELAY        0.000        11.979  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/wb_bit_buf_Z[4].ff_inst/Q
Path End         : je/wb_bit_buf_Z[4].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         3.112
--------------------------------------   ------
End-of-path arrival time( ns )           11.979

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{je/wb_bit_buf_Z[5].ff_inst/CK   je/wb_bit_buf_Z[4].ff_inst/CK}->je/wb_bit_buf_Z[4].ff_inst/Q
                                          SLICE_R14C28A   CLK_TO_Q1_DELAY  1.391        10.258  2       
je/wb_bit_buf[4]                                          NET DELAY        1.271        11.529  1       
je/c_state_ns_5_0_.wb_bit_buf_4_18_2068_i/D->je/c_state_ns_5_0_.wb_bit_buf_4_18_2068_i/Z
                                          SLICE_R14C28A   D1_TO_F1_DELAY   0.450        11.979  1       
je/N_3641_0                                               NET DELAY        0.000        11.979  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/wb_bit_buf_Z[7].ff_inst/Q
Path End         : je/wb_bit_buf_Z[7].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         3.112
--------------------------------------   ------
End-of-path arrival time( ns )           11.979

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{je/wb_bit_buf_Z[7].ff_inst/CK   je/wb_bit_buf_Z[6].ff_inst/CK}->je/wb_bit_buf_Z[7].ff_inst/Q
                                          SLICE_R14C29D   CLK_TO_Q0_DELAY  1.391        10.258  2       
je/wb_bit_buf[7]                                          NET DELAY        1.271        11.529  1       
je/wb_bit_buf_RNO[7]/D->je/wb_bit_buf_RNO[7]/Z
                                          SLICE_R14C29D   D0_TO_F0_DELAY   0.450        11.979  1       
je/N_46_0                                                 NET DELAY        0.000        11.979  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : pix_per_line_Z[13].ff_inst/Q
Path End         : q_href_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         3.112
--------------------------------------   ------
End-of-path arrival time( ns )           11.979

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{pix_per_line_Z[12].ff_inst/CK   pix_per_line_Z[13].ff_inst/CK}->pix_per_line_Z[13].ff_inst/Q
                                          SLICE_R2C30C    CLK_TO_Q1_DELAY  1.391        10.258  2       
pix_per_line[13]                                          NET DELAY        1.271        11.529  1       
q_href_RNO/D->q_href_RNO/Z                SLICE_R3C30B    D1_TO_F1_DELAY   0.450        11.979  1       
q_href_2                                                  NET DELAY        0.000        11.979  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/Q
Path End         : je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[2].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         3.112
--------------------------------------   ------
End-of-path arrival time( ns )           11.979

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/CK->je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/Q
                                          SLICE_R22C23D   CLK_TO_Q1_DELAY  1.391        10.258  32      
je/ram_rom/acht_bb_rom_data_2_0_0_sr_en                   NET DELAY        1.271        11.529  1       
je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[2]/D->je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[2]/Z
                                          SLICE_R23C24D   D0_TO_F0_DELAY   0.450        11.979  1       
je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[2]
                                                          NET DELAY        0.000        11.979  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/wb_bit_buf_Z[12].ff_inst/Q
Path End         : je/wb_bit_buf_Z[20].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         3.112
--------------------------------------   ------
End-of-path arrival time( ns )           11.979

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{je/wb_bit_buf_Z[13].ff_inst/CK   je/wb_bit_buf_Z[12].ff_inst/CK}->je/wb_bit_buf_Z[12].ff_inst/Q
                                          SLICE_R14C28D   CLK_TO_Q1_DELAY  1.391        10.258  2       
je/wb_bit_buf[12]                                         NET DELAY        1.271        11.529  1       
je/c_state_ns_5_0_.wb_bit_buf_4_2_2325_i/D->je/c_state_ns_5_0_.wb_bit_buf_4_2_2325_i/Z
                                          SLICE_R15C28C   D1_TO_F1_DELAY   0.450        11.979  1       
je/N_3842_0                                               NET DELAY        0.000        11.979  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : esp32_spi/sclk_reg_Z[0].ff_inst/Q
Path End         : esp32_spi/sclk_reg_Z[1].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         3.112
--------------------------------------   ------
End-of-path arrival time( ns )           11.979

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{esp32_spi/sclk_reg_Z[1].ff_inst/CK   esp32_spi/sclk_reg_Z[0].ff_inst/CK}->esp32_spi/sclk_reg_Z[0].ff_inst/Q
                                          SLICE_R15C2D    CLK_TO_Q1_DELAY  1.391        10.258  5       
esp32_spi/sclk_reg[0]                                     NET DELAY        1.271        11.529  1       
esp32_spi/sclk_reg_RNO[1]/D->esp32_spi/sclk_reg_RNO[1]/Z
                                          SLICE_R15C2D    D0_TO_F0_DELAY   0.450        11.979  1       
esp32_spi/sclk_reg_3[1]                                   NET DELAY        0.000        11.979  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : esp32_spi/sclk_reg_Z[1].ff_inst/Q
Path End         : esp32_spi/byte_received_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         3.112
--------------------------------------   ------
End-of-path arrival time( ns )           11.979

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{esp32_spi/sclk_reg_Z[1].ff_inst/CK   esp32_spi/sclk_reg_Z[0].ff_inst/CK}->esp32_spi/sclk_reg_Z[1].ff_inst/Q
                                          SLICE_R15C2D    CLK_TO_Q0_DELAY  1.391        10.258  4       
esp32_spi/sclk_reg[1]                                     NET DELAY        1.271        11.529  1       
esp32_spi/byte_received_RNO/D->esp32_spi/byte_received_RNO/Z
                                          SLICE_R16C2C    D1_TO_F1_DELAY   0.450        11.979  1       
esp32_spi/byte_received5                                  NET DELAY        0.000        11.979  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuyv_Z[6].ff_inst/Q
Path End         : yty/yuyv_Z[6].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         3.112
--------------------------------------   ------
End-of-path arrival time( ns )           11.979

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{yty/yuyv_Z[7].ff_inst/CK   yty/yuyv_Z[6].ff_inst/CK}->yty/yuyv_Z[6].ff_inst/Q
                                          SLICE_R10C2A    CLK_TO_Q1_DELAY  1.391        10.258  2       
yty/yuyv[6]                                               NET DELAY        1.271        11.529  1       
yty/yuyv_RNO[6]/D->yty/yuyv_RNO[6]/Z      SLICE_R10C2A    D1_TO_F1_DELAY   0.450        11.979  1       
yty/yuyv_en[6]                                            NET DELAY        0.000        11.979  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuyv_Z[18].ff_inst/Q
Path End         : yty/yuyv_Z[18].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         3.112
--------------------------------------   ------
End-of-path arrival time( ns )           11.979

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{yty/yuyv_Z[19].ff_inst/CK   yty/yuyv_Z[18].ff_inst/CK}->yty/yuyv_Z[18].ff_inst/Q
                                          SLICE_R11C2D    CLK_TO_Q1_DELAY  1.391        10.258  3       
yty/yuyv[18]                                              NET DELAY        1.271        11.529  1       
yty/yuyv_RNO[18]/D->yty/yuyv_RNO[18]/Z    SLICE_R11C2D    D1_TO_F1_DELAY   0.450        11.979  1       
yty/yuyv_en[18]                                           NET DELAY        0.000        11.979  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  735     
pclk_c                                                    NET DELAY             8.357         8.867  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 
----------------------------------------------------------------------
227 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[10].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[11].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[10].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[9].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[10].ff_inst/Q
                                          SLICE_R11C23D   CLK_TO_Q0_DELAY  1.391         6.901  2       
u_OV7670_Controller/I2C/busy_sr[10]                       NET DELAY        1.271         8.172  1       
SLICE_1719/D1->SLICE_1719/F1              SLICE_R12C23D   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[10]/sig_238/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[12].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[13].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[12].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[11].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[12].ff_inst/Q
                                          SLICE_R12C23D   CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/busy_sr[12]                       NET DELAY        1.271         8.172  1       
SLICE_1717/D1->SLICE_1717/F1              SLICE_R12C23A   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[12]/sig_236/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[15].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[16].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[16].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[15].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[15].ff_inst/Q
                                          SLICE_R12C24D   CLK_TO_Q1_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/busy_sr[15]                       NET DELAY        1.271         8.172  1       
SLICE_1715/D0->SLICE_1715/F0              SLICE_R12C24D   D0_TO_F0_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[15]/sig_233/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[16].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[17].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[16].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[15].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[16].ff_inst/Q
                                          SLICE_R12C24D   CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/busy_sr[16]                       NET DELAY        1.271         8.172  1       
SLICE_1713/D1->SLICE_1713/F1              SLICE_R12C24A   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[16]/sig_232/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[20].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[21].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[20].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[19].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[20].ff_inst/Q
                                          SLICE_R12C23C   CLK_TO_Q0_DELAY  1.391         6.901  2       
u_OV7670_Controller/I2C/busy_sr[20]                       NET DELAY        1.271         8.172  1       
SLICE_1709/D1->SLICE_1709/F1              SLICE_R13C23C   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[20]/sig_228/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[23].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[24].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[24].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[23].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[23].ff_inst/Q
                                          SLICE_R13C23D   CLK_TO_Q1_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/busy_sr[23]                       NET DELAY        1.271         8.172  1       
SLICE_1707/D0->SLICE_1707/F0              SLICE_R13C23D   D0_TO_F0_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[23]/sig_225/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[26].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[27].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[26].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[25].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[26].ff_inst/Q
                                          SLICE_R11C23B   CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/busy_sr[26]                       NET DELAY        1.271         8.172  1       
SLICE_1703/D1->SLICE_1703/F1              SLICE_R11C23C   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[26]/sig_222/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/data_sr_Z[1].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/data_sr_Z[2].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/data_sr_Z[2].ff_inst/CK   u_OV7670_Controller/I2C/data_sr_Z[1].ff_inst/CK}->u_OV7670_Controller/I2C/data_sr_Z[1].ff_inst/Q
                                          SLICE_R9C26B    CLK_TO_Q1_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/data_sr[1]                        NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/data_sr_RNO[2]/D->u_OV7670_Controller/I2C/data_sr_RNO[2]/Z
                                          SLICE_R9C26B    D0_TO_F0_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/data_sr_8[2]                      NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/data_sr_Z[5].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/data_sr_Z[6].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/data_sr_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/data_sr_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/data_sr_Z[5].ff_inst/Q
                                          SLICE_R9C25D    CLK_TO_Q1_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/data_sr[5]                        NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/data_sr_RNO[6]/D->u_OV7670_Controller/I2C/data_sr_RNO[6]/Z
                                          SLICE_R9C25D    D0_TO_F0_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/data_sr_8[6]                      NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/data_sr_Z[6].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/data_sr_Z[7].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/data_sr_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/data_sr_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/data_sr_Z[6].ff_inst/Q
                                          SLICE_R9C25D    CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/data_sr[6]                        NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/data_sr_RNO[7]/D->u_OV7670_Controller/I2C/data_sr_RNO[7]/Z
                                          SLICE_R10C26A   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/data_sr_8[7]                      NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

