
---------- Begin Simulation Statistics ----------
final_tick                                  288188000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 306657                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692416                       # Number of bytes of host memory used
host_op_rate                                   309097                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.33                       # Real time elapsed on the host
host_tick_rate                              883378676                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      100000                       # Number of instructions simulated
sim_ops                                        100833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000288                       # Number of seconds simulated
sim_ticks                                   288188000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.058867                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    5548                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6761                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               355                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6429                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  8                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              75                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               67                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7075                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     183                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      100000                       # Number of instructions committed
system.cpu.committedOps                        100833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.763760                       # CPI: cycles per instruction
system.cpu.discardedOps                          1132                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              52639                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             33028                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            11624                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          454483                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173498                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           576376                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   56609     56.14%     56.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                      7      0.01%     56.15% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.15% # Class of committed instruction
system.cpu.op_class_0::MemRead                  32558     32.29%     88.44% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 11659     11.56%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   100833                       # Class of committed instruction
system.cpu.tickCycles                          121893                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3233                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8922                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         5304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           15                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        11012                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             15                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    288188000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                375                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3227                       # Transaction distribution
system.membus.trans_dist::CleanEvict                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5314                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5314                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           375                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       570624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  570624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5689                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5689    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5689                       # Request fanout histogram
system.membus.respLayer1.occupancy           29928250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            23249500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    288188000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               409                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           74                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5315                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5314                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           331                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           78                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        15999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 16735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       678592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 704512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3248                       # Total snoops (count)
system.tol2bus.snoopTraffic                    206528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8972                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003790                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.061446                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8938     99.62%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     34      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8972                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           10791000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8089497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            496999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED    288188000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::total                       30                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  19                       # number of overall hits
system.l2.overall_hits::.cpu.data                  11                       # number of overall hits
system.l2.overall_hits::total                      30                       # number of overall hits
system.l2.demand_misses::.cpu.inst                312                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5382                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5694                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               312                       # number of overall misses
system.l2.overall_misses::.cpu.data              5382                       # number of overall misses
system.l2.overall_misses::total                  5694                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     24253500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    448127500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        472381000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     24253500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    448127500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       472381000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              331                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5393                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5724                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             331                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5393                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5724                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.942598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997960                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994759                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.942598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997960                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994759                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77735.576923                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83264.121145                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82961.187215                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77735.576923                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83264.121145                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82961.187215                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3227                       # number of writebacks
system.l2.writebacks::total                      3227                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5690                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5690                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21074000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    394121500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    415195500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21074000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    394121500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    415195500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.939577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.997404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994060                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.939577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.997404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994060                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67762.057878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73270.403421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72969.332162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67762.057878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73270.403421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72969.332162                       # average overall mshr miss latency
system.l2.replacements                           3248                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5211                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5211                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5211                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5211                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           71                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               71                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           71                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           71                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data            5315                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5315                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    442779000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     442779000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83307.431797                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83307.431797                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    389639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    389639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73309.313264                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73309.313264                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     24253500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     24253500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.942598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.942598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77735.576923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77735.576923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21074000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21074000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.939577                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.939577                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67762.057878                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67762.057878                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            11                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                11                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           67                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              67                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5348500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5348500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           78                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            78                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.858974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.858974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79828.358209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79828.358209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           64                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           64                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4482500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4482500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.820513                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.820513                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70039.062500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70039.062500                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    288188000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1872.647565                       # Cycle average of tags in use
system.l2.tags.total_refs                       11004                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5689                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.934259                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       283.363523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1589.284042                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.008648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.048501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.057149                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2441                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1779                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          468                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.074493                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     93761                       # Number of tag accesses
system.l2.tags.data_accesses                    93761                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    288188000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          19904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         344192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             364096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        19904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       206528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          206528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3227                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3227                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          69066026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1194331478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1263397504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     69066026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         69066026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      716643302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            716643302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      716643302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         69066026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1194331478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1980040807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000017670500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          200                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          200                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14228                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3013                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5689                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3227                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5689                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3227                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              200                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     74277000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   28445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               180945750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13056.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31806.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4899                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2783                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5689                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3227                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    468.648560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   435.109298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   126.375558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           40      3.29%      3.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           73      6.01%      9.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           43      3.54%     12.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           33      2.72%     15.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1015     83.54%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      0.25%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.08%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.16%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            5      0.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1215                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.435000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.447477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    175.289182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           199     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           200                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.040000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.035743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.398994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              198     99.00%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           200                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 364096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  205312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  364096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               206528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1263.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       712.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1263.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    716.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     288164000                       # Total gap between requests
system.mem_ctrls.avgGap                      32319.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        19904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       344192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       205312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 69066026.343914389610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1194331478.062931299210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 712423834.441406369209                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3227                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8339250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    172606500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4063019750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26814.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32094.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1259070.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4512480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2398440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            21005880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            8393760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     22741680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        122156700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          7871040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          189079980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        656.099421                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     19484750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      9410000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    259293250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4162620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2212485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19613580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            8352000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     22741680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        124613970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          5788800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          187485135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        650.565377                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     14050000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      9443000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    264695000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       288188000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    288188000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        17437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            17437                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        17437                       # number of overall hits
system.cpu.icache.overall_hits::total           17437                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          331                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            331                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          331                       # number of overall misses
system.cpu.icache.overall_misses::total           331                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25285000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25285000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25285000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25285000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        17768                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17768                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17768                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17768                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018629                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018629                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018629                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018629                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76389.728097                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76389.728097                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76389.728097                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76389.728097                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           74                       # number of writebacks
system.cpu.icache.writebacks::total                74                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          331                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          331                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          331                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          331                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24954000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24954000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24954000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24954000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018629                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018629                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018629                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018629                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75389.728097                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75389.728097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75389.728097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75389.728097                       # average overall mshr miss latency
system.cpu.icache.replacements                     74                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        17437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           17437                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          331                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           331                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25285000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25285000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018629                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018629                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76389.728097                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76389.728097                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24954000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24954000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018629                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018629                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75389.728097                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75389.728097                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    288188000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           244.790173                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17768                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               331                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.679758                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   244.790173                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.478106                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.478106                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          257                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.501953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35867                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35867                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    288188000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    288188000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    288188000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        33618                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            33618                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        33630                       # number of overall hits
system.cpu.dcache.overall_hits::total           33630                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5421                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5421                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5433                       # number of overall misses
system.cpu.dcache.overall_misses::total          5433                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    464033500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    464033500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    464033500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    464033500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        39039                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        39039                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        39063                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        39063                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.138861                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.138861                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.139083                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.139083                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 85599.243682                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85599.243682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 85410.178539                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85410.178539                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5211                       # number of writebacks
system.cpu.dcache.writebacks::total              5211                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           39                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           39                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5382                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5382                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5390                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5390                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    455441000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    455441000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    456126500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    456126500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.137862                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.137862                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.137982                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.137982                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84623.002601                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84623.002601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84624.582560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84624.582560                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5214                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        27350                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           27350                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           76                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            76                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5458000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5458000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        27426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        27426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002771                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002771                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71815.789474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71815.789474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           67                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4690500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4690500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70007.462687                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70007.462687                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6268                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6268                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5345                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5345                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    458575500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    458575500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        11613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        11613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.460260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.460260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85795.229186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85795.229186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           30                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           30                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    450750500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    450750500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.457677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.457677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84807.243650                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84807.243650                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       685500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       685500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85687.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85687.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       221000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       221000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.176471                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.176471                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       218000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       218000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.176471                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.176471                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    288188000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           165.668905                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               39053                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5392                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.242767                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   165.668905                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.161786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.161786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.173828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             83586                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            83586                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    288188000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    288188000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
