    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; U_BUART
U_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
U_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
U_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
U_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
U_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
U_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
U_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
U_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
U_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
U_BUART_sCR_SyncCtl_CtrlReg__2__MASK EQU 0x04
U_BUART_sCR_SyncCtl_CtrlReg__2__POS EQU 2
U_BUART_sCR_SyncCtl_CtrlReg__3__MASK EQU 0x08
U_BUART_sCR_SyncCtl_CtrlReg__3__POS EQU 3
U_BUART_sCR_SyncCtl_CtrlReg__4__MASK EQU 0x10
U_BUART_sCR_SyncCtl_CtrlReg__4__POS EQU 4
U_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
U_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
U_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
U_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB08_CTL
U_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
U_BUART_sCR_SyncCtl_CtrlReg__MASK EQU 0x1C
U_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
U_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
U_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
U_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
U_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB15_CTL
U_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
U_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB15_CTL
U_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
U_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
U_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
U_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB15_MSK
U_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB15_MSK
U_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
U_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
U_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
U_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
U_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
U_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB15_ST
U_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
U_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
U_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
U_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
U_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
U_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
U_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
U_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
U_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
U_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
U_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
U_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
U_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
U_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
U_BUART_sRX_RxSts__2__MASK EQU 0x04
U_BUART_sRX_RxSts__2__POS EQU 2
U_BUART_sRX_RxSts__3__MASK EQU 0x08
U_BUART_sRX_RxSts__3__POS EQU 3
U_BUART_sRX_RxSts__4__MASK EQU 0x10
U_BUART_sRX_RxSts__4__POS EQU 4
U_BUART_sRX_RxSts__5__MASK EQU 0x20
U_BUART_sRX_RxSts__5__POS EQU 5
U_BUART_sRX_RxSts__MASK EQU 0x3C
U_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
U_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
U_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
U_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
U_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
U_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
U_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
U_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
U_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
U_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
U_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
U_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
U_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
U_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
U_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
U_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
U_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
U_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
U_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
U_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
U_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
U_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
U_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
U_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
U_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
U_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
U_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
U_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
U_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
U_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
U_BUART_sTX_TxSts__0__MASK EQU 0x01
U_BUART_sTX_TxSts__0__POS EQU 0
U_BUART_sTX_TxSts__1__MASK EQU 0x02
U_BUART_sTX_TxSts__1__POS EQU 1
U_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
U_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
U_BUART_sTX_TxSts__2__MASK EQU 0x04
U_BUART_sTX_TxSts__2__POS EQU 2
U_BUART_sTX_TxSts__3__MASK EQU 0x08
U_BUART_sTX_TxSts__3__POS EQU 3
U_BUART_sTX_TxSts__MASK EQU 0x0F
U_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
U_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
U_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST

; U_IntClock
U_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
U_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
U_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
U_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
U_IntClock__INDEX EQU 0x02
U_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
U_IntClock__PM_ACT_MSK EQU 0x04
U_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
U_IntClock__PM_STBY_MSK EQU 0x04

; U_RXInternalInterrupt
U_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
U_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
U_RXInternalInterrupt__INTC_MASK EQU 0x02
U_RXInternalInterrupt__INTC_NUMBER EQU 1
U_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
U_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
U_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
U_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; U_TXInternalInterrupt
U_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
U_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
U_TXInternalInterrupt__INTC_MASK EQU 0x04
U_TXInternalInterrupt__INTC_NUMBER EQU 2
U_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
U_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
U_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
U_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; DE
DE__0__MASK EQU 0x80
DE__0__PC EQU CYREG_PRT1_PC7
DE__0__PORT EQU 1
DE__0__SHIFT EQU 7
DE__AG EQU CYREG_PRT1_AG
DE__AMUX EQU CYREG_PRT1_AMUX
DE__BIE EQU CYREG_PRT1_BIE
DE__BIT_MASK EQU CYREG_PRT1_BIT_MASK
DE__BYP EQU CYREG_PRT1_BYP
DE__CTL EQU CYREG_PRT1_CTL
DE__DM0 EQU CYREG_PRT1_DM0
DE__DM1 EQU CYREG_PRT1_DM1
DE__DM2 EQU CYREG_PRT1_DM2
DE__DR EQU CYREG_PRT1_DR
DE__INP_DIS EQU CYREG_PRT1_INP_DIS
DE__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
DE__LCD_EN EQU CYREG_PRT1_LCD_EN
DE__MASK EQU 0x80
DE__PORT EQU 1
DE__PRT EQU CYREG_PRT1_PRT
DE__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
DE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
DE__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
DE__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
DE__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
DE__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
DE__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
DE__PS EQU CYREG_PRT1_PS
DE__SHIFT EQU 7
DE__SLW EQU CYREG_PRT1_SLW

; ADC_bSAR_SEQ
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
ADC_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
ADC_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
ADC_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB01_CTL
ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
ADC_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
ADC_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
ADC_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
ADC_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB00_MSK
ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
ADC_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB00_ST

; ADC_FinalBuf
ADC_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_FinalBuf__DRQ_NUMBER EQU 0
ADC_FinalBuf__NUMBEROF_TDS EQU 0
ADC_FinalBuf__PRIORITY EQU 2
ADC_FinalBuf__TERMIN_EN EQU 0
ADC_FinalBuf__TERMIN_SEL EQU 0
ADC_FinalBuf__TERMOUT0_EN EQU 1
ADC_FinalBuf__TERMOUT0_SEL EQU 0
ADC_FinalBuf__TERMOUT1_EN EQU 0
ADC_FinalBuf__TERMOUT1_SEL EQU 0

; ADC_IntClock
ADC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_IntClock__INDEX EQU 0x01
ADC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_IntClock__PM_ACT_MSK EQU 0x02
ADC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_IntClock__PM_STBY_MSK EQU 0x02

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x01
ADC_IRQ__INTC_NUMBER EQU 0
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_ADC_SAR
ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_SAR_ExtVref
ADC_SAR_ExtVref__0__MASK EQU 0x04
ADC_SAR_ExtVref__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_ExtVref__0__PORT EQU 0
ADC_SAR_ExtVref__0__SHIFT EQU 2
ADC_SAR_ExtVref__AG EQU CYREG_PRT0_AG
ADC_SAR_ExtVref__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_ExtVref__BIE EQU CYREG_PRT0_BIE
ADC_SAR_ExtVref__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_ExtVref__BYP EQU CYREG_PRT0_BYP
ADC_SAR_ExtVref__CTL EQU CYREG_PRT0_CTL
ADC_SAR_ExtVref__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_ExtVref__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_ExtVref__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_ExtVref__DR EQU CYREG_PRT0_DR
ADC_SAR_ExtVref__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_ExtVref__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_ExtVref__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_ExtVref__MASK EQU 0x04
ADC_SAR_ExtVref__PORT EQU 0
ADC_SAR_ExtVref__PRT EQU CYREG_PRT0_PRT
ADC_SAR_ExtVref__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_ExtVref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_ExtVref__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_ExtVref__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_ExtVref__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_ExtVref__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_ExtVref__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_ExtVref__PS EQU CYREG_PRT0_PS
ADC_SAR_ExtVref__SHIFT EQU 2
ADC_SAR_ExtVref__SLW EQU CYREG_PRT0_SLW

; ADC_TempBuf
ADC_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_TempBuf__DRQ_NUMBER EQU 1
ADC_TempBuf__NUMBEROF_TDS EQU 0
ADC_TempBuf__PRIORITY EQU 2
ADC_TempBuf__TERMIN_EN EQU 0
ADC_TempBuf__TERMIN_SEL EQU 0
ADC_TempBuf__TERMOUT0_EN EQU 1
ADC_TempBuf__TERMOUT0_SEL EQU 1
ADC_TempBuf__TERMOUT1_EN EQU 0
ADC_TempBuf__TERMOUT1_SEL EQU 0

; USB_arb_int
USB_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_arb_int__INTC_MASK EQU 0x400000
USB_arb_int__INTC_NUMBER EQU 22
USB_arb_int__INTC_PRIOR_NUM EQU 7
USB_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USB_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_bus_reset
USB_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_bus_reset__INTC_MASK EQU 0x800000
USB_bus_reset__INTC_NUMBER EQU 23
USB_bus_reset__INTC_PRIOR_NUM EQU 7
USB_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USB_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_Dm
USB_Dm__0__MASK EQU 0x80
USB_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USB_Dm__0__PORT EQU 15
USB_Dm__0__SHIFT EQU 7
USB_Dm__AG EQU CYREG_PRT15_AG
USB_Dm__AMUX EQU CYREG_PRT15_AMUX
USB_Dm__BIE EQU CYREG_PRT15_BIE
USB_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dm__BYP EQU CYREG_PRT15_BYP
USB_Dm__CTL EQU CYREG_PRT15_CTL
USB_Dm__DM0 EQU CYREG_PRT15_DM0
USB_Dm__DM1 EQU CYREG_PRT15_DM1
USB_Dm__DM2 EQU CYREG_PRT15_DM2
USB_Dm__DR EQU CYREG_PRT15_DR
USB_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dm__MASK EQU 0x80
USB_Dm__PORT EQU 15
USB_Dm__PRT EQU CYREG_PRT15_PRT
USB_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dm__PS EQU CYREG_PRT15_PS
USB_Dm__SHIFT EQU 7
USB_Dm__SLW EQU CYREG_PRT15_SLW

; USB_Dp
USB_Dp__0__MASK EQU 0x40
USB_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USB_Dp__0__PORT EQU 15
USB_Dp__0__SHIFT EQU 6
USB_Dp__AG EQU CYREG_PRT15_AG
USB_Dp__AMUX EQU CYREG_PRT15_AMUX
USB_Dp__BIE EQU CYREG_PRT15_BIE
USB_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dp__BYP EQU CYREG_PRT15_BYP
USB_Dp__CTL EQU CYREG_PRT15_CTL
USB_Dp__DM0 EQU CYREG_PRT15_DM0
USB_Dp__DM1 EQU CYREG_PRT15_DM1
USB_Dp__DM2 EQU CYREG_PRT15_DM2
USB_Dp__DR EQU CYREG_PRT15_DR
USB_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USB_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dp__MASK EQU 0x40
USB_Dp__PORT EQU 15
USB_Dp__PRT EQU CYREG_PRT15_PRT
USB_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dp__PS EQU CYREG_PRT15_PS
USB_Dp__SHIFT EQU 6
USB_Dp__SLW EQU CYREG_PRT15_SLW
USB_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USB_dp_int
USB_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_dp_int__INTC_MASK EQU 0x1000
USB_dp_int__INTC_NUMBER EQU 12
USB_dp_int__INTC_PRIOR_NUM EQU 7
USB_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USB_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_ep_0
USB_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_0__INTC_MASK EQU 0x1000000
USB_ep_0__INTC_NUMBER EQU 24
USB_ep_0__INTC_PRIOR_NUM EQU 7
USB_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USB_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_ep_1
USB_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_1__INTC_MASK EQU 0x08
USB_ep_1__INTC_NUMBER EQU 3
USB_ep_1__INTC_PRIOR_NUM EQU 7
USB_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USB_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_ep_2
USB_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_2__INTC_MASK EQU 0x10
USB_ep_2__INTC_NUMBER EQU 4
USB_ep_2__INTC_PRIOR_NUM EQU 7
USB_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USB_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_ep_3
USB_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_3__INTC_MASK EQU 0x20
USB_ep_3__INTC_NUMBER EQU 5
USB_ep_3__INTC_PRIOR_NUM EQU 7
USB_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USB_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_sof_int
USB_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_sof_int__INTC_MASK EQU 0x200000
USB_sof_int__INTC_NUMBER EQU 21
USB_sof_int__INTC_PRIOR_NUM EQU 7
USB_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USB_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_USB
USB_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USB_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USB_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USB_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USB_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USB_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USB_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USB_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USB_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USB_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USB_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USB_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USB_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USB_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USB_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USB_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USB_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USB_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USB_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USB_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USB_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USB_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USB_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USB_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USB_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USB_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USB_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USB_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USB_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USB_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USB_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USB_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USB_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USB_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USB_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USB_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USB_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USB_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USB_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USB_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USB_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USB_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USB_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USB_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USB_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USB_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USB_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USB_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USB_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USB_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USB_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USB_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USB_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USB_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USB_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USB_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USB_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USB_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USB_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USB_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USB_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USB_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USB_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USB_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USB_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USB_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USB_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USB_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USB_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USB_USB__CR0 EQU CYREG_USB_CR0
USB_USB__CR1 EQU CYREG_USB_CR1
USB_USB__CWA EQU CYREG_USB_CWA
USB_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USB_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USB_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USB_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USB_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USB_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USB_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USB_USB__EP0_CR EQU CYREG_USB_EP0_CR
USB_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USB_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USB_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USB_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USB_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USB_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USB_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USB_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USB_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USB_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USB_USB__PM_ACT_MSK EQU 0x01
USB_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USB_USB__PM_STBY_MSK EQU 0x01
USB_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USB_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USB_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USB_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USB_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USB_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USB_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USB_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USB_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USB_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USB_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USB_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USB_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USB_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USB_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USB_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USB_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USB_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USB_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USB_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USB_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USB_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USB_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USB_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USB_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USB_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USB_USB__SOF0 EQU CYREG_USB_SOF0
USB_USB__SOF1 EQU CYREG_USB_SOF1
USB_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USB_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USB_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; nRE
nRE__0__MASK EQU 0x40
nRE__0__PC EQU CYREG_PRT12_PC6
nRE__0__PORT EQU 12
nRE__0__SHIFT EQU 6
nRE__AG EQU CYREG_PRT12_AG
nRE__BIE EQU CYREG_PRT12_BIE
nRE__BIT_MASK EQU CYREG_PRT12_BIT_MASK
nRE__BYP EQU CYREG_PRT12_BYP
nRE__DM0 EQU CYREG_PRT12_DM0
nRE__DM1 EQU CYREG_PRT12_DM1
nRE__DM2 EQU CYREG_PRT12_DM2
nRE__DR EQU CYREG_PRT12_DR
nRE__INP_DIS EQU CYREG_PRT12_INP_DIS
nRE__MASK EQU 0x40
nRE__PORT EQU 12
nRE__PRT EQU CYREG_PRT12_PRT
nRE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
nRE__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
nRE__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
nRE__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
nRE__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
nRE__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
nRE__PS EQU CYREG_PRT12_PS
nRE__SHIFT EQU 6
nRE__SIO_CFG EQU CYREG_PRT12_SIO_CFG
nRE__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
nRE__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
nRE__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
nRE__SLW EQU CYREG_PRT12_SLW

; Rx_1
Rx_1__0__MASK EQU 0x80
Rx_1__0__PC EQU CYREG_PRT12_PC7
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 7
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__MASK EQU 0x80
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 7
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__MASK EQU 0x40
Tx_1__0__PC EQU CYREG_PRT1_PC6
Tx_1__0__PORT EQU 1
Tx_1__0__SHIFT EQU 6
Tx_1__AG EQU CYREG_PRT1_AG
Tx_1__AMUX EQU CYREG_PRT1_AMUX
Tx_1__BIE EQU CYREG_PRT1_BIE
Tx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_1__BYP EQU CYREG_PRT1_BYP
Tx_1__CTL EQU CYREG_PRT1_CTL
Tx_1__DM0 EQU CYREG_PRT1_DM0
Tx_1__DM1 EQU CYREG_PRT1_DM1
Tx_1__DM2 EQU CYREG_PRT1_DM2
Tx_1__DR EQU CYREG_PRT1_DR
Tx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_1__MASK EQU 0x40
Tx_1__PORT EQU 1
Tx_1__PRT EQU CYREG_PRT1_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_1__PS EQU CYREG_PRT1_PS
Tx_1__SHIFT EQU 6
Tx_1__SLW EQU CYREG_PRT1_SLW

; VBUS
VBUS__0__MASK EQU 0x02
VBUS__0__PC EQU CYREG_PRT0_PC1
VBUS__0__PORT EQU 0
VBUS__0__SHIFT EQU 1
VBUS__AG EQU CYREG_PRT0_AG
VBUS__AMUX EQU CYREG_PRT0_AMUX
VBUS__BIE EQU CYREG_PRT0_BIE
VBUS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VBUS__BYP EQU CYREG_PRT0_BYP
VBUS__CTL EQU CYREG_PRT0_CTL
VBUS__DM0 EQU CYREG_PRT0_DM0
VBUS__DM1 EQU CYREG_PRT0_DM1
VBUS__DM2 EQU CYREG_PRT0_DM2
VBUS__DR EQU CYREG_PRT0_DR
VBUS__INP_DIS EQU CYREG_PRT0_INP_DIS
VBUS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VBUS__LCD_EN EQU CYREG_PRT0_LCD_EN
VBUS__MASK EQU 0x02
VBUS__PORT EQU 0
VBUS__PRT EQU CYREG_PRT0_PRT
VBUS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VBUS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VBUS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VBUS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VBUS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VBUS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VBUS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VBUS__PS EQU CYREG_PRT0_PS
VBUS__SHIFT EQU 1
VBUS__SLW EQU CYREG_PRT0_SLW

; Vpot
Vpot__0__MASK EQU 0x08
Vpot__0__PC EQU CYREG_PRT3_PC3
Vpot__0__PORT EQU 3
Vpot__0__SHIFT EQU 3
Vpot__AG EQU CYREG_PRT3_AG
Vpot__AMUX EQU CYREG_PRT3_AMUX
Vpot__BIE EQU CYREG_PRT3_BIE
Vpot__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Vpot__BYP EQU CYREG_PRT3_BYP
Vpot__CTL EQU CYREG_PRT3_CTL
Vpot__DM0 EQU CYREG_PRT3_DM0
Vpot__DM1 EQU CYREG_PRT3_DM1
Vpot__DM2 EQU CYREG_PRT3_DM2
Vpot__DR EQU CYREG_PRT3_DR
Vpot__INP_DIS EQU CYREG_PRT3_INP_DIS
Vpot__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Vpot__LCD_EN EQU CYREG_PRT3_LCD_EN
Vpot__MASK EQU 0x08
Vpot__PORT EQU 3
Vpot__PRT EQU CYREG_PRT3_PRT
Vpot__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Vpot__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Vpot__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Vpot__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Vpot__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Vpot__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Vpot__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Vpot__PS EQU CYREG_PRT3_PS
Vpot__SHIFT EQU 3
Vpot__SLW EQU CYREG_PRT3_SLW

; LED_1
LED_1__0__MASK EQU 0x02
LED_1__0__PC EQU CYREG_PRT2_PC1
LED_1__0__PORT EQU 2
LED_1__0__SHIFT EQU 1
LED_1__AG EQU CYREG_PRT2_AG
LED_1__AMUX EQU CYREG_PRT2_AMUX
LED_1__BIE EQU CYREG_PRT2_BIE
LED_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_1__BYP EQU CYREG_PRT2_BYP
LED_1__CTL EQU CYREG_PRT2_CTL
LED_1__DM0 EQU CYREG_PRT2_DM0
LED_1__DM1 EQU CYREG_PRT2_DM1
LED_1__DM2 EQU CYREG_PRT2_DM2
LED_1__DR EQU CYREG_PRT2_DR
LED_1__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_1__MASK EQU 0x02
LED_1__PORT EQU 2
LED_1__PRT EQU CYREG_PRT2_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_1__PS EQU CYREG_PRT2_PS
LED_1__SHIFT EQU 1
LED_1__SLW EQU CYREG_PRT2_SLW

; LED_2
LED_2__0__MASK EQU 0x04
LED_2__0__PC EQU CYREG_PRT2_PC2
LED_2__0__PORT EQU 2
LED_2__0__SHIFT EQU 2
LED_2__AG EQU CYREG_PRT2_AG
LED_2__AMUX EQU CYREG_PRT2_AMUX
LED_2__BIE EQU CYREG_PRT2_BIE
LED_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_2__BYP EQU CYREG_PRT2_BYP
LED_2__CTL EQU CYREG_PRT2_CTL
LED_2__DM0 EQU CYREG_PRT2_DM0
LED_2__DM1 EQU CYREG_PRT2_DM1
LED_2__DM2 EQU CYREG_PRT2_DM2
LED_2__DR EQU CYREG_PRT2_DR
LED_2__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_2__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_2__MASK EQU 0x04
LED_2__PORT EQU 2
LED_2__PRT EQU CYREG_PRT2_PRT
LED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_2__PS EQU CYREG_PRT2_PS
LED_2__SHIFT EQU 2
LED_2__SLW EQU CYREG_PRT2_SLW

; LED_3
LED_3__0__MASK EQU 0x08
LED_3__0__PC EQU CYREG_PRT2_PC3
LED_3__0__PORT EQU 2
LED_3__0__SHIFT EQU 3
LED_3__AG EQU CYREG_PRT2_AG
LED_3__AMUX EQU CYREG_PRT2_AMUX
LED_3__BIE EQU CYREG_PRT2_BIE
LED_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_3__BYP EQU CYREG_PRT2_BYP
LED_3__CTL EQU CYREG_PRT2_CTL
LED_3__DM0 EQU CYREG_PRT2_DM0
LED_3__DM1 EQU CYREG_PRT2_DM1
LED_3__DM2 EQU CYREG_PRT2_DM2
LED_3__DR EQU CYREG_PRT2_DR
LED_3__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_3__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_3__MASK EQU 0x08
LED_3__PORT EQU 2
LED_3__PRT EQU CYREG_PRT2_PRT
LED_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_3__PS EQU CYREG_PRT2_PS
LED_3__SHIFT EQU 3
LED_3__SLW EQU CYREG_PRT2_SLW

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

; PWM_2_PWMUDB
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; PWM_3_PWMUDB
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB06_A0
PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB06_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB06_D0
PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB06_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB06_F0
PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB06_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL

; PWM_4_PWMUDB
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_4_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
PWM_4_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_4_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_4_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_4_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_4_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_4_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_4_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_4_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_4_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_4_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_4_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_4_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PWM_4_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PWM_4_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PWM_4_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1

; Pin_1
Pin_1__0__MASK EQU 0x01
Pin_1__0__PC EQU CYREG_PRT0_PC0
Pin_1__0__PORT EQU 0
Pin_1__0__SHIFT EQU 0
Pin_1__AG EQU CYREG_PRT0_AG
Pin_1__AMUX EQU CYREG_PRT0_AMUX
Pin_1__BIE EQU CYREG_PRT0_BIE
Pin_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__BYP EQU CYREG_PRT0_BYP
Pin_1__CTL EQU CYREG_PRT0_CTL
Pin_1__DM0 EQU CYREG_PRT0_DM0
Pin_1__DM1 EQU CYREG_PRT0_DM1
Pin_1__DM2 EQU CYREG_PRT0_DM2
Pin_1__DR EQU CYREG_PRT0_DR
Pin_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__MASK EQU 0x01
Pin_1__PORT EQU 0
Pin_1__PRT EQU CYREG_PRT0_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__PS EQU CYREG_PRT0_PS
Pin_1__SHIFT EQU 0
Pin_1__SLW EQU CYREG_PRT0_SLW

; SRVO1
SRVO1__0__MASK EQU 0x10
SRVO1__0__PC EQU CYREG_PRT2_PC4
SRVO1__0__PORT EQU 2
SRVO1__0__SHIFT EQU 4
SRVO1__AG EQU CYREG_PRT2_AG
SRVO1__AMUX EQU CYREG_PRT2_AMUX
SRVO1__BIE EQU CYREG_PRT2_BIE
SRVO1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRVO1__BYP EQU CYREG_PRT2_BYP
SRVO1__CTL EQU CYREG_PRT2_CTL
SRVO1__DM0 EQU CYREG_PRT2_DM0
SRVO1__DM1 EQU CYREG_PRT2_DM1
SRVO1__DM2 EQU CYREG_PRT2_DM2
SRVO1__DR EQU CYREG_PRT2_DR
SRVO1__INP_DIS EQU CYREG_PRT2_INP_DIS
SRVO1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRVO1__LCD_EN EQU CYREG_PRT2_LCD_EN
SRVO1__MASK EQU 0x10
SRVO1__PORT EQU 2
SRVO1__PRT EQU CYREG_PRT2_PRT
SRVO1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRVO1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRVO1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRVO1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRVO1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRVO1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRVO1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRVO1__PS EQU CYREG_PRT2_PS
SRVO1__SHIFT EQU 4
SRVO1__SLW EQU CYREG_PRT2_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x03
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x08
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x08

; RS485CTL
RS485CTL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
RS485CTL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
RS485CTL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
RS485CTL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
RS485CTL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
RS485CTL_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
RS485CTL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
RS485CTL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
RS485CTL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
RS485CTL_Sync_ctrl_reg__7__MASK EQU 0x80
RS485CTL_Sync_ctrl_reg__7__POS EQU 7
RS485CTL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
RS485CTL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
RS485CTL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
RS485CTL_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB10_CTL
RS485CTL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
RS485CTL_Sync_ctrl_reg__MASK EQU 0x80
RS485CTL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
RS485CTL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
RS485CTL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB10_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
