
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 6.53

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srca[91] (input port clocked by clk)
Endpoint: result[59] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     1    0.01    0.00    0.00    4.00 ^ srca[91] (in)
                                         srca[91] (net)
                  0.00    0.00    4.00 ^ input132/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.05    0.18    0.19    4.19 ^ input132/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net132 (net)
                  0.18    0.00    4.19 ^ _1969_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi222_4)
     3    0.08    0.17    0.13    4.33 v _1969_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi222_4)
                                         _0274_ (net)
                  0.17    0.00    4.33 v _1970_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     7    0.10    0.27    0.21    4.55 ^ _1970_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         net367 (net)
                  0.27    0.00    4.55 ^ output367/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.09    0.58    5.12 ^ output367/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         result[59] (net)
                  0.09    0.00    5.12 ^ result[59] (out)
                                  5.12   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -4.00   -4.00   output external delay
                                 -4.00   data required time
-----------------------------------------------------------------------------
                                 -4.00   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                  9.12   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: osize_vector[0] (input port clocked by clk)
Endpoint: result[109] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.02    0.00    0.00    4.00 v osize_vector[0] (in)
                                         osize_vector[0] (net)
                  0.00    0.00    4.00 v input9/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     7    0.15    0.18    0.19    4.19 v input9/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net9 (net)
                  0.18    0.01    4.20 v _1106_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
    71    1.39    1.38    0.88    5.08 v _1106_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0546_ (net)
                  1.49    0.20    5.28 v _1107_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
    22    0.66    0.70    0.90    6.18 v _1107_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0547_ (net)
                  0.72    0.08    6.26 v _1307_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.28    0.28    6.54 ^ _1307_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0743_ (net)
                  0.28    0.00    6.54 ^ _1308_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.06    0.24    0.30    6.83 ^ _1308_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0744_ (net)
                  0.24    0.00    6.84 ^ _1309_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     7    0.14    0.81    0.30    7.13 v _1309_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _0745_ (net)
                  0.81    0.00    7.13 v _2060_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.12    0.49    7.62 v _2060_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _0355_ (net)
                  0.12    0.00    7.62 v _2064_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.26    0.17    7.79 ^ _2064_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0359_ (net)
                  0.26    0.00    7.79 ^ _2065_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.04    0.17    0.22    8.01 ^ _2065_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0360_ (net)
                  0.17    0.00    8.01 ^ _2066_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.15    0.13    8.14 v _2066_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         net387 (net)
                  0.15    0.00    8.14 v _2067_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.47    0.18    8.32 ^ _2067_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _0361_ (net)
                  0.47    0.00    8.32 ^ _2068_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.05    0.20    0.28    8.60 ^ _2068_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0362_ (net)
                  0.20    0.00    8.60 ^ _2075_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.37    0.07    8.68 v _2075_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         net295 (net)
                  0.37    0.00    8.68 v output295/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.79    9.47 v output295/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         result[109] (net)
                  0.14    0.00    9.47 v result[109] (out)
                                  9.47   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -9.47   data arrival time
-----------------------------------------------------------------------------
                                  6.53   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: osize_vector[0] (input port clocked by clk)
Endpoint: result[109] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.02    0.00    0.00    4.00 v osize_vector[0] (in)
                                         osize_vector[0] (net)
                  0.00    0.00    4.00 v input9/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     7    0.15    0.18    0.19    4.19 v input9/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net9 (net)
                  0.18    0.01    4.20 v _1106_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
    71    1.39    1.38    0.88    5.08 v _1106_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0546_ (net)
                  1.49    0.20    5.28 v _1107_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
    22    0.66    0.70    0.90    6.18 v _1107_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0547_ (net)
                  0.72    0.08    6.26 v _1307_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.28    0.28    6.54 ^ _1307_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0743_ (net)
                  0.28    0.00    6.54 ^ _1308_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.06    0.24    0.30    6.83 ^ _1308_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0744_ (net)
                  0.24    0.00    6.84 ^ _1309_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     7    0.14    0.81    0.30    7.13 v _1309_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _0745_ (net)
                  0.81    0.00    7.13 v _2060_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.12    0.49    7.62 v _2060_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _0355_ (net)
                  0.12    0.00    7.62 v _2064_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.26    0.17    7.79 ^ _2064_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0359_ (net)
                  0.26    0.00    7.79 ^ _2065_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.04    0.17    0.22    8.01 ^ _2065_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0360_ (net)
                  0.17    0.00    8.01 ^ _2066_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.15    0.13    8.14 v _2066_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         net387 (net)
                  0.15    0.00    8.14 v _2067_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.47    0.18    8.32 ^ _2067_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _0361_ (net)
                  0.47    0.00    8.32 ^ _2068_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.05    0.20    0.28    8.60 ^ _2068_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0362_ (net)
                  0.20    0.00    8.60 ^ _2075_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.37    0.07    8.68 v _2075_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         net295 (net)
                  0.37    0.00    8.68 v output295/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.79    9.47 v output295/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         result[109] (net)
                  0.14    0.00    9.47 v result[109] (out)
                                  9.47   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -9.47   data arrival time
-----------------------------------------------------------------------------
                                  6.53   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.18634094297885895

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0666

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.11630063503980637

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
1.5089999437332153

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0771

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
9.4675

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
6.5325

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
68.999208

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.31e-02   9.17e-03   4.12e-07   2.23e-02 100.0%
Clock                 -3.92e-08   0.00e+00   9.52e-07   9.12e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.31e-02   9.17e-03   1.36e-06   2.23e-02 100.0%
                          58.8%      41.2%       0.0%
