
---------- Begin Simulation Statistics ----------
final_tick                               167240929000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214081                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665500                       # Number of bytes of host memory used
host_op_rate                                   214089                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   467.11                       # Real time elapsed on the host
host_tick_rate                              358030953                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.167241                       # Number of seconds simulated
sim_ticks                                167240929000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003630                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.672409                       # CPI: cycles per instruction
system.cpu.discardedOps                         21243                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        53414620                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597940                       # IPC: instructions per cycle
system.cpu.numCycles                        167240929                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995350     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892285     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115883     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003630                       # Class of committed instruction
system.cpu.tickCycles                       113826309                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       355577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        727748                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        11648                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       416538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          210                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       833797                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            210                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606653                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604514                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               823                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602589                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601412                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.804676                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     573                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             373                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                174                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              199                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     47985284                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47985284                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47985328                       # number of overall hits
system.cpu.dcache.overall_hits::total        47985328                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       809906                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         809906                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       809914                       # number of overall misses
system.cpu.dcache.overall_misses::total        809914                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  94207875000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  94207875000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  94207875000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  94207875000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795190                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795190                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795242                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795242                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016598                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016598                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016598                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016598                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 116319.517327                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 116319.517327                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 116318.368370                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 116318.368370                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       404782                       # number of writebacks
system.cpu.dcache.writebacks::total            404782                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       392937                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       392937                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       392937                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       392937                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       416969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       416969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       416972                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       416972                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  47741918000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  47741918000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  47742242000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  47742242000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008545                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008545                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008545                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008545                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 114497.523797                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 114497.523797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 114497.477049                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 114497.477049                       # average overall mshr miss latency
system.cpu.dcache.replacements                 416460                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35679358                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35679358                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        23310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1065142000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1065142000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000653                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000653                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45694.637495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45694.637495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1017538000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1017538000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43665.536626                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43665.536626                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12305926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12305926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       786596                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       786596                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  93142733000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  93142733000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.060080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 118412.416285                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 118412.416285                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       392930                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       392930                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       393666                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       393666                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  46724380000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  46724380000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 118690.412685                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 118690.412685                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           44                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            44                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.153846                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.153846                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       324000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       324000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.057692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.057692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       108000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       108000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 167240929000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.568441                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48402328                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            416972                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            116.080523                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.568441                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999157                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999157                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          287                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49212242                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49212242                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167240929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167240929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167240929000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49674961                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37097128                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161212                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      3051903                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3051903                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3051903                       # number of overall hits
system.cpu.icache.overall_hits::total         3051903                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          288                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            288                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          288                       # number of overall misses
system.cpu.icache.overall_misses::total           288                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     30204000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30204000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     30204000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30204000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3052191                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3052191                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3052191                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3052191                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000094                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000094                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000094                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000094                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst       104875                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       104875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst       104875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       104875                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           77                       # number of writebacks
system.cpu.icache.writebacks::total                77                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          288                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          288                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          288                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          288                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29628000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29628000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000094                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000094                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst       102875                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       102875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst       102875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       102875                       # average overall mshr miss latency
system.cpu.icache.replacements                     77                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3051903                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3051903                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          288                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           288                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     30204000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30204000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3052191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3052191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst       104875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       104875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29628000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29628000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst       102875                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       102875                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 167240929000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           210.968347                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3052191                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               288                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10597.885417                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   210.968347                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.412048                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.412048                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          211                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.412109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3052479                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3052479                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167240929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167240929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167240929000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 167240929000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread17522.numOps               100003630                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   51                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                45033                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45084                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  51                       # number of overall hits
system.l2.overall_hits::.cpu.data               45033                       # number of overall hits
system.l2.overall_hits::total                   45084                       # number of overall hits
system.l2.demand_misses::.cpu.inst                237                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             371939                       # number of demand (read+write) misses
system.l2.demand_misses::total                 372176                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               237                       # number of overall misses
system.l2.overall_misses::.cpu.data            371939                       # number of overall misses
system.l2.overall_misses::total                372176                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27539000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  44373817000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44401356000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27539000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  44373817000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44401356000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              288                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           416972                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               417260                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             288                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          416972                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              417260                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.822917                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.892000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.891952                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.822917                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.892000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.891952                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 116198.312236                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 119304.017594                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119302.039895                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 116198.312236                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 119304.017594                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119302.039895                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              355514                       # number of writebacks
system.l2.writebacks::total                    355514                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        371934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            372171                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       371934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           372171                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     22799000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  36934394000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36957193000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     22799000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  36934394000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36957193000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.822917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.891988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.891940                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.822917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.891988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.891940                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 96198.312236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 99303.623761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99301.646286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 96198.312236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 99303.623761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99301.646286                       # average overall mshr miss latency
system.l2.replacements                         355787                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       404782                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           404782                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       404782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       404782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           74                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               74                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           74                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           74                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             21780                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21780                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          371886                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              371886                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  44367262000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44367262000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        393666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            393666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.944674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.944674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 119303.394051                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119303.394051                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       371886                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         371886                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  36929542000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  36929542000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.944674                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.944674                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 99303.394051                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99303.394051                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          237                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              237                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27539000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27539000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.822917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.822917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 116198.312236                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 116198.312236                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          237                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          237                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     22799000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22799000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.822917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.822917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 96198.312236                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96198.312236                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23253                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23253                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           53                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              53                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6555000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6555000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002274                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002274                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 123679.245283                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 123679.245283                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           48                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           48                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4852000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4852000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002060                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002060                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 101083.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101083.333333                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 167240929000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16036.468337                       # Cycle average of tags in use
system.l2.tags.total_refs                      822144                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    372171                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.209049                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        10.506950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16025.961387                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978788                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2000                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6949363                       # Number of tag accesses
system.l2.tags.data_accesses                  6949363                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167240929000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1422056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001384996250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        71212                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        71212                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2257843                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1351466                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      372171                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     355514                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488684                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1422056                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.98                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488684                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1422056                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  372142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  372143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  372144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  372146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  70649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  70662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  71162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  71212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  71212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  71212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  71212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  71212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  71212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  71212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  71212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  71212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  71212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  71212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  71212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  70712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  70704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        71212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.904904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.970234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    248.150398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        71211    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         71212                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        71212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.969064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.967266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.257639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               43      0.06%      0.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.01%      0.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1000      1.40%      1.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      0.03%      1.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            70126     98.47%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         71212                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95275776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91011584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    569.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    544.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  167240888000                       # Total gap between requests
system.mem_ctrls.avgGap                     229825.94                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        60672                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95215104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     91010368                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 362782.007746441057                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 569328958.941623687744                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 544187170.833044052124                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          948                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487736                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1422056                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35399000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  60121802000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3816777843500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     37340.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40411.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2683985.61                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        60672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95215104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95275776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        60672                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        60672                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     91011584                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     91011584                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          237                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       371934                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         372171                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       355514                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        355514                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       362782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    569328959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        569691741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       362782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       362782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    544194442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       544194442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    544194442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       362782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    569328959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1113886183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488684                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1422037                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        93012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        93000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        93000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        93016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        88844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        88908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        88864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        88856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        88844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        88900                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        88960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        88960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        88960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        88945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        88836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        88832                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             32244376000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7443420000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        60157201000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21659.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40409.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1340205                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1278975                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.03                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.94                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       291541                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   638.970656                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   518.602732                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   362.933721                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3216      1.10%      1.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4222      1.45%      2.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       117003     40.13%     42.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2268      0.78%     43.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        19558      6.71%     50.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2250      0.77%     50.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        15518      5.32%     56.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3512      1.20%     57.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       123994     42.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       291541                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95275776                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           91010368                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              569.691741                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              544.187171                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.70                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 167240929000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1041440400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       553538700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5314416240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3712129920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13201852560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  37250565900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  32851688640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   93925632360                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   561.618695                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  84042757000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5584345250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  77613826750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1040162340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       552859395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5314787520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3710903220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13201852560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  36600427320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  33399179040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   93820171395                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   560.988102                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  85481534250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5584331500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  76175063250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 167240929000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                285                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       355514                       # Transaction distribution
system.membus.trans_dist::CleanEvict               63                       # Transaction distribution
system.membus.trans_dist::ReadExReq            371886                       # Transaction distribution
system.membus.trans_dist::ReadExResp           371886                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           285                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1099919                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1099919                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    186287360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               186287360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            372171                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  372171    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              372171                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 167240929000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          6415972000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6472188750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23594                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       760296                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           77                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11951                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           393666                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          393666                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           288                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23306                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          653                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1250404                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1251057                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        93440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    210369024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              210462464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          355787                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91011584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           773047                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015341                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.122904                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 761188     98.47%     98.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11859      1.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             773047                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 167240929000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4072669000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2592000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3752752995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
