#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18b7f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18cef20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x18c51d0 .functor NOT 1, L_0x18fcdd0, C4<0>, C4<0>, C4<0>;
L_0x18fcb30 .functor XOR 1, L_0x18fc940, L_0x18fca90, C4<0>, C4<0>;
L_0x18fccc0 .functor XOR 1, L_0x18fcb30, L_0x18fcbf0, C4<0>, C4<0>;
v0x18fa950_0 .net *"_ivl_10", 0 0, L_0x18fcbf0;  1 drivers
v0x18faa50_0 .net *"_ivl_12", 0 0, L_0x18fccc0;  1 drivers
v0x18fab30_0 .net *"_ivl_2", 0 0, L_0x18fc8a0;  1 drivers
v0x18fabf0_0 .net *"_ivl_4", 0 0, L_0x18fc940;  1 drivers
v0x18facd0_0 .net *"_ivl_6", 0 0, L_0x18fca90;  1 drivers
v0x18fae00_0 .net *"_ivl_8", 0 0, L_0x18fcb30;  1 drivers
v0x18faee0_0 .net "a", 0 0, v0x18f9680_0;  1 drivers
v0x18faf80_0 .net "b", 0 0, v0x18f9720_0;  1 drivers
v0x18fb020_0 .net "c", 0 0, v0x18f97c0_0;  1 drivers
v0x18fb150_0 .var "clk", 0 0;
v0x18fb1f0_0 .net "d", 0 0, v0x18f9930_0;  1 drivers
v0x18fb290_0 .net "out_dut", 0 0, L_0x18fc790;  1 drivers
v0x18fb330_0 .net "out_ref", 0 0, L_0x18fc330;  1 drivers
v0x18fb3d0_0 .var/2u "stats1", 159 0;
v0x18fb470_0 .var/2u "strobe", 0 0;
v0x18fb510_0 .net "tb_match", 0 0, L_0x18fcdd0;  1 drivers
v0x18fb5d0_0 .net "tb_mismatch", 0 0, L_0x18c51d0;  1 drivers
v0x18fb7a0_0 .net "wavedrom_enable", 0 0, v0x18f9a20_0;  1 drivers
v0x18fb840_0 .net "wavedrom_title", 511 0, v0x18f9ac0_0;  1 drivers
L_0x18fc8a0 .concat [ 1 0 0 0], L_0x18fc330;
L_0x18fc940 .concat [ 1 0 0 0], L_0x18fc330;
L_0x18fca90 .concat [ 1 0 0 0], L_0x18fc790;
L_0x18fcbf0 .concat [ 1 0 0 0], L_0x18fc330;
L_0x18fcdd0 .cmp/eeq 1, L_0x18fc8a0, L_0x18fccc0;
S_0x18cf0b0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x18cef20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x18cf9c0 .functor NOT 1, v0x18f97c0_0, C4<0>, C4<0>, C4<0>;
L_0x18c5a90 .functor NOT 1, v0x18f9720_0, C4<0>, C4<0>, C4<0>;
L_0x18fba80 .functor AND 1, L_0x18cf9c0, L_0x18c5a90, C4<1>, C4<1>;
L_0x18fbb20 .functor NOT 1, v0x18f9930_0, C4<0>, C4<0>, C4<0>;
L_0x18fbc50 .functor NOT 1, v0x18f9680_0, C4<0>, C4<0>, C4<0>;
L_0x18fbd50 .functor AND 1, L_0x18fbb20, L_0x18fbc50, C4<1>, C4<1>;
L_0x18fbe30 .functor OR 1, L_0x18fba80, L_0x18fbd50, C4<0>, C4<0>;
L_0x18fbef0 .functor AND 1, v0x18f9680_0, v0x18f97c0_0, C4<1>, C4<1>;
L_0x18fbfb0 .functor AND 1, L_0x18fbef0, v0x18f9930_0, C4<1>, C4<1>;
L_0x18fc070 .functor OR 1, L_0x18fbe30, L_0x18fbfb0, C4<0>, C4<0>;
L_0x18fc1e0 .functor AND 1, v0x18f9720_0, v0x18f97c0_0, C4<1>, C4<1>;
L_0x18fc250 .functor AND 1, L_0x18fc1e0, v0x18f9930_0, C4<1>, C4<1>;
L_0x18fc330 .functor OR 1, L_0x18fc070, L_0x18fc250, C4<0>, C4<0>;
v0x18c5440_0 .net *"_ivl_0", 0 0, L_0x18cf9c0;  1 drivers
v0x18c54e0_0 .net *"_ivl_10", 0 0, L_0x18fbd50;  1 drivers
v0x18f7e70_0 .net *"_ivl_12", 0 0, L_0x18fbe30;  1 drivers
v0x18f7f30_0 .net *"_ivl_14", 0 0, L_0x18fbef0;  1 drivers
v0x18f8010_0 .net *"_ivl_16", 0 0, L_0x18fbfb0;  1 drivers
v0x18f8140_0 .net *"_ivl_18", 0 0, L_0x18fc070;  1 drivers
v0x18f8220_0 .net *"_ivl_2", 0 0, L_0x18c5a90;  1 drivers
v0x18f8300_0 .net *"_ivl_20", 0 0, L_0x18fc1e0;  1 drivers
v0x18f83e0_0 .net *"_ivl_22", 0 0, L_0x18fc250;  1 drivers
v0x18f84c0_0 .net *"_ivl_4", 0 0, L_0x18fba80;  1 drivers
v0x18f85a0_0 .net *"_ivl_6", 0 0, L_0x18fbb20;  1 drivers
v0x18f8680_0 .net *"_ivl_8", 0 0, L_0x18fbc50;  1 drivers
v0x18f8760_0 .net "a", 0 0, v0x18f9680_0;  alias, 1 drivers
v0x18f8820_0 .net "b", 0 0, v0x18f9720_0;  alias, 1 drivers
v0x18f88e0_0 .net "c", 0 0, v0x18f97c0_0;  alias, 1 drivers
v0x18f89a0_0 .net "d", 0 0, v0x18f9930_0;  alias, 1 drivers
v0x18f8a60_0 .net "out", 0 0, L_0x18fc330;  alias, 1 drivers
S_0x18f8bc0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x18cef20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x18f9680_0 .var "a", 0 0;
v0x18f9720_0 .var "b", 0 0;
v0x18f97c0_0 .var "c", 0 0;
v0x18f9890_0 .net "clk", 0 0, v0x18fb150_0;  1 drivers
v0x18f9930_0 .var "d", 0 0;
v0x18f9a20_0 .var "wavedrom_enable", 0 0;
v0x18f9ac0_0 .var "wavedrom_title", 511 0;
S_0x18f8e60 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x18f8bc0;
 .timescale -12 -12;
v0x18f90c0_0 .var/2s "count", 31 0;
E_0x18c9e00/0 .event negedge, v0x18f9890_0;
E_0x18c9e00/1 .event posedge, v0x18f9890_0;
E_0x18c9e00 .event/or E_0x18c9e00/0, E_0x18c9e00/1;
E_0x18ca050 .event negedge, v0x18f9890_0;
E_0x18b49f0 .event posedge, v0x18f9890_0;
S_0x18f91c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x18f8bc0;
 .timescale -12 -12;
v0x18f93c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18f94a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x18f8bc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18f9c20 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x18cef20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x18fc490 .functor AND 1, v0x18f9680_0, v0x18f97c0_0, C4<1>, C4<1>;
L_0x18fc500 .functor NOT 1, v0x18f9720_0, C4<0>, C4<0>, C4<0>;
L_0x18fc590 .functor AND 1, L_0x18fc500, v0x18f9930_0, C4<1>, C4<1>;
L_0x18fc650 .functor OR 1, L_0x18fc490, L_0x18fc590, C4<0>, C4<0>;
L_0x18fc790 .functor NOT 1, L_0x18fc650, C4<0>, C4<0>, C4<0>;
v0x18f9f10_0 .net *"_ivl_2", 0 0, L_0x18fc500;  1 drivers
v0x18f9ff0_0 .net "a", 0 0, v0x18f9680_0;  alias, 1 drivers
v0x18fa100_0 .net "b", 0 0, v0x18f9720_0;  alias, 1 drivers
v0x18fa1f0_0 .net "c", 0 0, v0x18f97c0_0;  alias, 1 drivers
v0x18fa2e0_0 .net "d", 0 0, v0x18f9930_0;  alias, 1 drivers
v0x18fa420_0 .net "out", 0 0, L_0x18fc790;  alias, 1 drivers
v0x18fa4c0_0 .net "w1", 0 0, L_0x18fc490;  1 drivers
v0x18fa560_0 .net "w2", 0 0, L_0x18fc590;  1 drivers
v0x18fa620_0 .net "w3", 0 0, L_0x18fc650;  1 drivers
S_0x18fa780 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x18cef20;
 .timescale -12 -12;
E_0x18c9ba0 .event anyedge, v0x18fb470_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18fb470_0;
    %nor/r;
    %assign/vec4 v0x18fb470_0, 0;
    %wait E_0x18c9ba0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18f8bc0;
T_3 ;
    %fork t_1, S_0x18f8e60;
    %jmp t_0;
    .scope S_0x18f8e60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18f90c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18f9930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f97c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f9720_0, 0;
    %assign/vec4 v0x18f9680_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b49f0;
    %load/vec4 v0x18f90c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x18f90c0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18f9930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f97c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f9720_0, 0;
    %assign/vec4 v0x18f9680_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x18ca050;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18f94a0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18c9e00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x18f9680_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f9720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f97c0_0, 0;
    %assign/vec4 v0x18f9930_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x18f8bc0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x18cef20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18fb150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18fb470_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18cef20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18fb150_0;
    %inv;
    %store/vec4 v0x18fb150_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18cef20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18f9890_0, v0x18fb5d0_0, v0x18faee0_0, v0x18faf80_0, v0x18fb020_0, v0x18fb1f0_0, v0x18fb330_0, v0x18fb290_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18cef20;
T_7 ;
    %load/vec4 v0x18fb3d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18fb3d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18fb3d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18fb3d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18fb3d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18fb3d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18fb3d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18cef20;
T_8 ;
    %wait E_0x18c9e00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18fb3d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fb3d0_0, 4, 32;
    %load/vec4 v0x18fb510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18fb3d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fb3d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18fb3d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fb3d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18fb330_0;
    %load/vec4 v0x18fb330_0;
    %load/vec4 v0x18fb290_0;
    %xor;
    %load/vec4 v0x18fb330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18fb3d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fb3d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18fb3d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fb3d0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/kmap2/iter0/response1/top_module.sv";
