DSCH 3.9
VERSION 4/14/2025 10:38:04 AM
BB(55,-30,194,80)
SYM  #pmos
BB(115,-20,135,0)
TITLE 130 -15  #pmos
MODEL 902
PROP   0.108u 0.03u MP                                                                                                                              
REC(116,-15,19,15,r)
VIS 0
PIN(135,-20,0.000,0.000)s
PIN(115,-10,0.000,0.000)g
PIN(135,0,0.000,0.001)d
LIG(115,-10,121,-10)
LIG(123,-10,123,-10)
LIG(125,-4,125,-16)
LIG(127,-4,127,-16)
LIG(135,-16,127,-16)
LIG(135,-20,135,-16)
LIG(135,-4,127,-4)
LIG(135,0,135,-4)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #light
BB(188,20,194,34)
TITLE 190 34  #light1
MODEL 49
PROP                                                                                                                                   
REC(189,21,4,4,r)
VIS 1
PIN(190,35,0.000,0.000)out1
LIG(193,26,193,21)
LIG(193,21,192,20)
LIG(189,21,189,26)
LIG(192,31,192,28)
LIG(191,31,194,31)
LIG(191,33,193,31)
LIG(192,33,194,31)
LIG(188,28,194,28)
LIG(190,28,190,35)
LIG(188,26,188,28)
LIG(194,26,188,26)
LIG(194,28,194,26)
LIG(190,20,189,21)
LIG(192,20,190,20)
FSYM
SYM  #clock
BB(55,27,70,33)
TITLE 60 30  #clock3
MODEL 69
PROP   40.00 40.00                                                                                                                               
REC(57,28,6,4,r)
VIS 1
PIN(70,30,0.125,0.003)clk3
LIG(65,30,70,30)
LIG(60,28,58,28)
LIG(64,28,62,28)
LIG(65,27,65,33)
LIG(55,33,55,27)
LIG(60,32,60,28)
LIG(62,28,62,32)
LIG(62,32,60,32)
LIG(58,32,56,32)
LIG(58,28,58,32)
LIG(65,33,55,33)
LIG(65,27,55,27)
FSYM
SYM  #pmos
BB(115,0,135,20)
TITLE 130 5  #pmos
MODEL 902
PROP   0.108u 0.03u MP                                                                                                                              
REC(116,5,19,15,r)
VIS 0
PIN(135,0,0.000,0.000)s
PIN(115,10,0.000,0.000)g
PIN(135,20,0.000,0.001)d
LIG(115,10,121,10)
LIG(123,10,123,10)
LIG(125,16,125,4)
LIG(127,16,127,4)
LIG(135,4,127,4)
LIG(135,0,135,4)
LIG(135,16,127,16)
LIG(135,20,135,16)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(115,20,135,40)
TITLE 130 25  #pmos
MODEL 902
PROP   0.108u 0.03u MP                                                                                                                              
REC(116,25,19,15,r)
VIS 0
PIN(135,20,0.000,0.000)s
PIN(115,30,0.000,0.000)g
PIN(135,40,0.000,0.010)d
LIG(115,30,121,30)
LIG(123,30,123,30)
LIG(125,36,125,24)
LIG(127,36,127,24)
LIG(135,24,127,24)
LIG(135,20,135,24)
LIG(135,36,127,36)
LIG(135,40,135,36)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(90,50,110,70)
TITLE 105 55  #nmos
MODEL 901
PROP   0.08u 0.03u MN                                                                                                                              
REC(91,55,19,15,r)
VIS 0
PIN(110,70,0.000,0.000)s
PIN(90,60,0.000,0.000)g
PIN(110,50,0.000,0.010)d
LIG(100,60,90,60)
LIG(100,66,100,54)
LIG(102,66,102,54)
LIG(110,54,102,54)
LIG(110,50,110,54)
LIG(110,66,102,66)
LIG(110,70,110,66)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(125,50,145,70)
TITLE 140 55  #nmos
MODEL 901
PROP   0.08u 0.03u MN                                                                                                                              
REC(126,55,19,15,r)
VIS 0
PIN(145,70,0.000,0.000)s
PIN(125,60,0.000,0.000)g
PIN(145,50,0.000,0.010)d
LIG(135,60,125,60)
LIG(135,66,135,54)
LIG(137,66,137,54)
LIG(145,54,137,54)
LIG(145,50,145,54)
LIG(145,66,137,66)
LIG(145,70,145,66)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(170,50,190,70)
TITLE 185 55  #nmos
MODEL 901
PROP   0.08u 0.03u MN                                                                                                                              
REC(171,55,19,15,r)
VIS 0
PIN(190,70,0.000,0.000)s
PIN(170,60,0.000,0.000)g
PIN(190,50,0.000,0.010)d
LIG(180,60,170,60)
LIG(180,66,180,54)
LIG(182,66,182,54)
LIG(190,54,182,54)
LIG(190,50,190,54)
LIG(190,66,182,66)
LIG(190,70,190,66)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #vss
BB(140,72,150,80)
TITLE 144 77  #vss
MODEL 0
PROP                                                                                                                                    
REC(140,70,0,0,b)
VIS 0
PIN(145,70,0.000,0.000)vss
LIG(145,70,145,75)
LIG(140,75,150,75)
LIG(140,78,142,75)
LIG(142,78,144,75)
LIG(144,78,146,75)
LIG(146,78,148,75)
FSYM
SYM  #vdd
BB(130,-30,140,-20)
TITLE 133 -24  #vdd
MODEL 1
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(135,-20,0.000,0.000)vdd
LIG(135,-20,135,-25)
LIG(135,-25,130,-25)
LIG(130,-25,135,-30)
LIG(135,-30,140,-25)
LIG(140,-25,135,-25)
FSYM
SYM  #clock
BB(55,-13,70,-7)
TITLE 60 -10  #clock1
MODEL 69
PROP   10.00 10.00                                                                                                                               
REC(57,-12,6,4,r)
VIS 1
PIN(70,-10,0.125,0.001)clk1
LIG(65,-10,70,-10)
LIG(60,-12,58,-12)
LIG(64,-12,62,-12)
LIG(65,-13,65,-7)
LIG(55,-7,55,-13)
LIG(60,-8,60,-12)
LIG(62,-12,62,-8)
LIG(62,-8,60,-8)
LIG(58,-8,56,-8)
LIG(58,-12,58,-8)
LIG(65,-7,55,-7)
LIG(65,-13,55,-13)
FSYM
SYM  #clock
BB(55,7,70,13)
TITLE 60 10  #clock2
MODEL 69
PROP   20.00 20.00                                                                                                                               
REC(57,8,6,4,r)
VIS 1
PIN(70,10,0.125,0.010)clk2
LIG(65,10,70,10)
LIG(60,8,58,8)
LIG(64,8,62,8)
LIG(65,7,65,13)
LIG(55,13,55,7)
LIG(60,12,60,8)
LIG(62,8,62,12)
LIG(62,12,60,12)
LIG(58,12,56,12)
LIG(58,8,58,12)
LIG(65,13,55,13)
LIG(65,7,55,7)
FSYM
CNC(135 50)
CNC(110 10)
CNC(95 -10)
CNC(110 50)
LIG(160,35,190,35)
LIG(160,40,160,35)
LIG(135,40,160,40)
LIG(135,40,135,50)
LIG(110,50,135,50)
LIG(135,50,190,50)
LIG(70,30,115,30)
LIG(70,10,110,10)
LIG(110,70,190,70)
LIG(115,-10,95,-10)
LIG(70,-10,95,-10)
LIG(115,30,115,45)
LIG(110,10,115,10)
LIG(110,60,110,50)
LIG(95,-10,95,60)
LIG(110,50,110,10)
LIG(115,45,165,45)
LIG(165,45,165,60)
LIG(165,60,170,60)
LIG(125,60,110,60)
FFIG C:\Users\ASUS\Desktop\CMOS Project\Decoder_And.sch
