{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705497287377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705497287384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 14:14:47 2024 " "Processing started: Wed Jan 17 14:14:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705497287384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497287384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DESFRICHES-DORIA_lab2 -c DESFRICHES-DORIA_lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DESFRICHES-DORIA_lab2 -c DESFRICHES-DORIA_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497287384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705497287967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705497287967 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "counter.qsys " "Elaborating Platform Designer system entity \"counter.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497299380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:04 Progress: Loading TP2/counter.qsys " "2024.01.17.14:15:04 Progress: Loading TP2/counter.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497304071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:04 Progress: Reading input file " "2024.01.17.14:15:04 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497304825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:04 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.01.17.14:15:04 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497304938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:05 Progress: Parameterizing module clk_0 " "2024.01.17.14:15:05 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497305893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:05 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2024.01.17.14:15:05 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497305893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:06 Progress: Parameterizing module jtag_uart_0 " "2024.01.17.14:15:06 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497306054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:06 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2024.01.17.14:15:06 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497306054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:06 Progress: Parameterizing module nios2_gen2_0 " "2024.01.17.14:15:06 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497306359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:06 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2024.01.17.14:15:06 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497306367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:06 Progress: Parameterizing module onchip_memory2_0 " "2024.01.17.14:15:06 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497306415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:06 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2024.01.17.14:15:06 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497306423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:06 Progress: Parameterizing module pio_0 " "2024.01.17.14:15:06 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497306447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:06 Progress: Adding pio_1 \[altera_avalon_pio 18.1\] " "2024.01.17.14:15:06 Progress: Adding pio_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497306447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:06 Progress: Parameterizing module pio_1 " "2024.01.17.14:15:06 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497306447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:06 Progress: Adding pio_2 \[altera_avalon_pio 18.1\] " "2024.01.17.14:15:06 Progress: Adding pio_2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497306447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:06 Progress: Parameterizing module pio_2 " "2024.01.17.14:15:06 Progress: Parameterizing module pio_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497306447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:06 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.01.17.14:15:06 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497306447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:06 Progress: Parameterizing module timer_0 " "2024.01.17.14:15:06 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497306508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:06 Progress: Building connections " "2024.01.17.14:15:06 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497306508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:06 Progress: Parameterizing connections " "2024.01.17.14:15:06 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497306575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:06 Progress: Validating " "2024.01.17.14:15:06 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497306575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.14:15:07 Progress: Done reading input file " "2024.01.17.14:15:07 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497307897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Counter.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Counter.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497309139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Counter: Generating counter \"counter\" for QUARTUS_SYNTH " "Counter: Generating counter \"counter\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497309862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'counter_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'counter_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497316296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=counter_jtag_uart_0 --dir=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0002_jtag_uart_0_gen//counter_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=counter_jtag_uart_0 --dir=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0002_jtag_uart_0_gen//counter_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497316296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'counter_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'counter_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497316655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"counter\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"counter\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497316663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"counter\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"counter\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497317487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'counter_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'counter_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497317495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=counter_onchip_memory2_0 --dir=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0003_onchip_memory2_0_gen//counter_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=counter_onchip_memory2_0 --dir=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0003_onchip_memory2_0_gen//counter_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497317495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'counter_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'counter_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497317794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"counter\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"counter\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497317801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'counter_pio_0' " "Pio_0: Starting RTL generation for module 'counter_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497317801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=counter_pio_0 --dir=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0004_pio_0_gen//counter_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=counter_pio_0 --dir=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0004_pio_0_gen//counter_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497317801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'counter_pio_0' " "Pio_0: Done RTL generation for module 'counter_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497318154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"counter\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"counter\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497318154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'counter_timer_0' " "Timer_0: Starting RTL generation for module 'counter_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497318164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=counter_timer_0 --dir=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0005_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0005_timer_0_gen//counter_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=counter_timer_0 --dir=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0005_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0005_timer_0_gen//counter_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497318164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'counter_timer_0' " "Timer_0: Done RTL generation for module 'counter_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497318548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"counter\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"counter\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497318549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497323743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497324252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497324729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497325185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497325654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497326099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497326607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"counter\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"counter\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497330113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"counter\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"counter\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497330121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"counter\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"counter\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497330129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'counter_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'counter_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497330161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=counter_nios2_gen2_0_cpu --dir=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0008_cpu_gen//counter_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=counter_nios2_gen2_0_cpu --dir=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/erwan/AppData/Local/Temp/alt9739_8388597445261221723.dir/0008_cpu_gen//counter_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497330161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.17 14:15:30 (*) Starting Nios II generation " "Cpu: # 2024.01.17 14:15:30 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.17 14:15:30 (*)   Checking for plaintext license. " "Cpu: # 2024.01.17 14:15:30 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.17 14:15:31 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.01.17 14:15:31 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.17 14:15:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.01.17 14:15:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.17 14:15:31 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.01.17 14:15:31 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.17 14:15:31 (*)   Plaintext license not found. " "Cpu: # 2024.01.17 14:15:31 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.17 14:15:31 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.01.17 14:15:31 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.17 14:15:31 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.01.17 14:15:31 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.17 14:15:31 (*)   Creating all objects for CPU " "Cpu: # 2024.01.17 14:15:31 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.17 14:15:32 (*)   Generating RTL from CPU objects " "Cpu: # 2024.01.17 14:15:32 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.17 14:15:32 (*)   Creating plain-text RTL " "Cpu: # 2024.01.17 14:15:32 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.17 14:15:33 (*) Done Nios II generation " "Cpu: # 2024.01.17 14:15:33 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'counter_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'counter_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497333736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497334525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497334533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Counter: Done \"counter\" with 28 modules, 40 files " "Counter: Done \"counter\" with 28 modules, 40 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497334533 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "counter.qsys " "Finished elaborating Platform Designer system entity \"counter.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497335606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_7seg-Behavioral " "Found design unit 1: bin_to_7seg-Behavioral" {  } { { "bin_to_7seg.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP2/bin_to_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336169 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_7seg " "Found entity 1: bin_to_7seg" {  } { { "bin_to_7seg.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP2/bin_to_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "top.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP2/top.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336177 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP2/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "db/ip/counter/counter.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/counter/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/counter/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/counter/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336193 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/counter/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/counter/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/counter/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/counter/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/counter/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/counter/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/counter/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/counter/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_irq_mapper " "Found entity 1: counter_irq_mapper" {  } { { "db/ip/counter/submodules/counter_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/counter/submodules/counter_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_jtag_uart_0_sim_scfifo_w " "Found entity 1: counter_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336234 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_jtag_uart_0_scfifo_w " "Found entity 2: counter_jtag_uart_0_scfifo_w" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336234 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter_jtag_uart_0_sim_scfifo_r " "Found entity 3: counter_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336234 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter_jtag_uart_0_scfifo_r " "Found entity 4: counter_jtag_uart_0_scfifo_r" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336234 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter_jtag_uart_0 " "Found entity 5: counter_jtag_uart_0" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0 " "Found entity 1: counter_mm_interconnect_0" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_avalon_st_adapter " "Found entity 1: counter_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_cmd_demux " "Found entity 1: counter_mm_interconnect_0_cmd_demux" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_cmd_demux_001 " "Found entity 1: counter_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_cmd_mux " "Found entity 1: counter_mm_interconnect_0_cmd_mux" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_cmd_mux_001 " "Found entity 1: counter_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel counter_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at counter_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705497336274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel counter_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at counter_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705497336274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_router_default_decode " "Found entity 1: counter_mm_interconnect_0_router_default_decode" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336274 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_mm_interconnect_0_router " "Found entity 2: counter_mm_interconnect_0_router" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel counter_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at counter_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705497336282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel counter_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at counter_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705497336282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_router_001_default_decode " "Found entity 1: counter_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336282 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_mm_interconnect_0_router_001 " "Found entity 2: counter_mm_interconnect_0_router_001" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel counter_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at counter_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705497336282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel counter_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at counter_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705497336282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_router_002_default_decode " "Found entity 1: counter_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336290 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_mm_interconnect_0_router_002 " "Found entity 2: counter_mm_interconnect_0_router_002" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel counter_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at counter_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705497336290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel counter_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at counter_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705497336290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_router_003_default_decode " "Found entity 1: counter_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336290 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_mm_interconnect_0_router_003 " "Found entity 2: counter_mm_interconnect_0_router_003" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_rsp_demux " "Found entity 1: counter_mm_interconnect_0_rsp_demux" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_rsp_mux " "Found entity 1: counter_mm_interconnect_0_rsp_mux" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mm_interconnect_0_rsp_mux_001 " "Found entity 1: counter_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_nios2_gen2_0 " "Found entity 1: counter_nios2_gen2_0" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: counter_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: counter_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: counter_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: counter_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: counter_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "6 counter_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: counter_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "7 counter_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: counter_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "8 counter_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: counter_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "9 counter_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: counter_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "10 counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "11 counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "12 counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "13 counter_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: counter_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "14 counter_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: counter_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "15 counter_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: counter_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "16 counter_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: counter_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "17 counter_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: counter_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "18 counter_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: counter_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "19 counter_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: counter_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "20 counter_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: counter_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""} { "Info" "ISGN_ENTITY_NAME" "21 counter_nios2_gen2_0_cpu " "Found entity 21: counter_nios2_gen2_0_cpu" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: counter_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: counter_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: counter_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_nios2_gen2_0_cpu_test_bench " "Found entity 1: counter_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_onchip_memory2_0 " "Found entity 1: counter_onchip_memory2_0" {  } { { "db/ip/counter/submodules/counter_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_pio_0 " "Found entity 1: counter_pio_0" {  } { { "db/ip/counter/submodules/counter_pio_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/counter/submodules/counter_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/counter/submodules/counter_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_timer_0 " "Found entity 1: counter_timer_0" {  } { { "db/ip/counter/submodules/counter_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336388 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705497336491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:u0 " "Elaborating entity \"counter\" for hierarchy \"counter:u0\"" {  } { { "top.vhd" "u0" { Text "C:/intelFPGA_lite/18.1/TP2/top.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497336507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_jtag_uart_0 counter:u0\|counter_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"counter_jtag_uart_0\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/counter/counter.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497336539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_jtag_uart_0_scfifo_w counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w " "Elaborating entity \"counter_jtag_uart_0_scfifo_w\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "the_counter_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497336547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497336748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497336756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497336756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497336756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497336756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497336756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497336756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497336756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497336756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497336756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497336756 ""}  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705497336756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497336812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/TP2/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497336828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/TP2/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497336869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/TP2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497336933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497336990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497336990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/TP2/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497336998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497337070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497337070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_w:the_counter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/TP2/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497337078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_jtag_uart_0_scfifo_r counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_r:the_counter_jtag_uart_0_scfifo_r " "Elaborating entity \"counter_jtag_uart_0_scfifo_r\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|counter_jtag_uart_0_scfifo_r:the_counter_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "the_counter_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497337102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "counter_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497337431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497337455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497337455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497337455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497337455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497337455 ""}  } { { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705497337455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497337592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"counter:u0\|counter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:counter_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497337736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0 counter:u0\|counter_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"counter_nios2_gen2_0\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/counter/counter.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497337785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu " "Elaborating entity \"counter_nios2_gen2_0_cpu\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497337793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_test_bench counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_test_bench:the_counter_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"counter_nios2_gen2_0_cpu_test_bench\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_test_bench:the_counter_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497337906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_register_bank_a_module counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"counter_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "counter_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497337922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338019 ""}  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705497338019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497338075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497338075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_a_module:counter_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_register_bank_b_module counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_b_module:counter_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"counter_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_register_bank_b_module:counter_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "counter_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_debug counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338213 ""}  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705497338213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_break counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_break:the_counter_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_break:the_counter_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_xbrk counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_xbrk:the_counter_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_xbrk:the_counter_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_dbrk counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_dbrk:the_counter_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_dbrk:the_counter_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_itrace counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_itrace:the_counter_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_itrace:the_counter_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_dtrace counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_dtrace:the_counter_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_dtrace:the_counter_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_td_mode counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_dtrace:the_counter_nios2_gen2_0_cpu_nios2_oci_dtrace\|counter_nios2_gen2_0_cpu_nios2_oci_td_mode:counter_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_dtrace:the_counter_nios2_gen2_0_cpu_nios2_oci_dtrace\|counter_nios2_gen2_0_cpu_nios2_oci_td_mode:counter_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "counter_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_fifo counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_fifo:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_fifo:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_fifo:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo\|counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_fifo:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo\|counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_fifo:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo\|counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_fifo:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo\|counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_fifo:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo\|counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_fifo:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo\|counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_pib counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_pib:the_counter_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_pib:the_counter_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_oci_im counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_im:the_counter_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_im:the_counter_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_avalon_reg counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_avalon_reg:the_counter_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_avalon_reg:the_counter_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_nios2_ocimem counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"counter_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_ociram_sp_ram_module counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"counter_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "counter_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338520 ""}  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705497338520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497338568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497338568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_ocimem:the_counter_nios2_gen2_0_cpu_nios2_ocimem\|counter_nios2_gen2_0_cpu_ociram_sp_ram_module:counter_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_debug_slave_wrapper counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"counter_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "the_counter_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_debug_slave_tck counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|counter_nios2_gen2_0_cpu_debug_slave_tck:the_counter_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"counter_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|counter_nios2_gen2_0_cpu_debug_slave_tck:the_counter_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_counter_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nios2_gen2_0_cpu_debug_slave_sysclk counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|counter_nios2_gen2_0_cpu_debug_slave_sysclk:the_counter_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"counter_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|counter_nios2_gen2_0_cpu_debug_slave_sysclk:the_counter_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_counter_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" "counter_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338756 ""}  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705497338756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338761 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_debug_slave_wrapper:the_counter_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:counter_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_onchip_memory2_0 counter:u0\|counter_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"counter_onchip_memory2_0\" for hierarchy \"counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/counter/counter.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/counter/submodules/counter_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/counter/submodules/counter_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705497338834 ""}  } { { "db/ip/counter/submodules/counter_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705497338834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_knc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_knc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_knc1 " "Found entity 1: altsyncram_knc1" {  } { { "db/altsyncram_knc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/altsyncram_knc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497338915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497338915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_knc1 counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated " "Elaborating entity \"altsyncram_knc1\" for hierarchy \"counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497338923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497338996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497338996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_knc1.tdf" "decode3" { Text "C:/intelFPGA_lite/18.1/TP2/db/altsyncram_knc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497339052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497339052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"counter:u0\|counter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_knc1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.1/TP2/db/altsyncram_knc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_pio_0 counter:u0\|counter_pio_0:pio_0 " "Elaborating entity \"counter_pio_0\" for hierarchy \"counter:u0\|counter_pio_0:pio_0\"" {  } { { "db/ip/counter/counter.v" "pio_0" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_timer_0 counter:u0\|counter_timer_0:timer_0 " "Elaborating entity \"counter_timer_0\" for hierarchy \"counter:u0\|counter_timer_0:timer_0\"" {  } { { "db/ip/counter/counter.v" "timer_0" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0 counter:u0\|counter_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"counter_mm_interconnect_0\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/counter/counter.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/counter/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_router counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router:router " "Elaborating entity \"counter_mm_interconnect_0_router\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router:router\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 2168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_router_default_decode counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router:router\|counter_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"counter_mm_interconnect_0_router_default_decode\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router:router\|counter_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_router_001 counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"counter_mm_interconnect_0_router_001\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 2184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_router_001_default_decode counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_001:router_001\|counter_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"counter_mm_interconnect_0_router_001_default_decode\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_001:router_001\|counter_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_router_002 counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"counter_mm_interconnect_0_router_002\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 2200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_router_002_default_decode counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_002:router_002\|counter_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"counter_mm_interconnect_0_router_002_default_decode\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_002:router_002\|counter_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_router_003 counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"counter_mm_interconnect_0_router_003\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "router_003" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 2216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_router_003_default_decode counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_003:router_003\|counter_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"counter_mm_interconnect_0_router_003_default_decode\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_router_003:router_003\|counter_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_cmd_demux counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"counter_mm_interconnect_0_cmd_demux\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_cmd_demux_001 counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"counter_mm_interconnect_0_cmd_demux_001\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 2372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_cmd_mux counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"counter_mm_interconnect_0_cmd_mux\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 2389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_cmd_mux_001 counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"counter_mm_interconnect_0_cmd_mux_001\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 2412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/counter/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_rsp_demux counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"counter_mm_interconnect_0_rsp_demux\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 2520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_rsp_mux counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"counter_mm_interconnect_0_rsp_mux\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 2687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/counter/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_rsp_mux_001 counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"counter_mm_interconnect_0_rsp_mux_001\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 2710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_avalon_st_adapter counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"counter_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0.v" 2739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0 counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"counter:u0\|counter_mm_interconnect_0:mm_interconnect_0\|counter_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|counter_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_irq_mapper counter:u0\|counter_irq_mapper:irq_mapper " "Elaborating entity \"counter_irq_mapper\" for hierarchy \"counter:u0\|counter_irq_mapper:irq_mapper\"" {  } { { "db/ip/counter/counter.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller counter:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"counter:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/counter/counter.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer counter:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"counter:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/counter/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer counter:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"counter:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/counter/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller counter:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"counter:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/counter/counter.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/counter.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7seg bin_to_7seg:u1 " "Elaborating entity \"bin_to_7seg\" for hierarchy \"bin_to_7seg:u1\"" {  } { { "top.vhd" "u1" { Text "C:/intelFPGA_lite/18.1/TP2/top.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497339963 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705497340999 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.17.14:15:45 Progress: Loading sld1429b54a/alt_sld_fab_wrapper_hw.tcl " "2024.01.17.14:15:45 Progress: Loading sld1429b54a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497345969 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497349280 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497349491 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497352565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497352677 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497352789 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497352926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497352934 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497352934 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705497353632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1429b54a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1429b54a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1429b54a/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/sld1429b54a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497353864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497353864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497353964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497353964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497353970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497353970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497354049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497354049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497354138 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497354138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497354138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/sld1429b54a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705497354218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497354218 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705497357367 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/counter/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 352 -1 0 } } { "db/ip/counter/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/counter/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "db/ip/counter/submodules/counter_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_jtag_uart_0.v" 398 -1 0 } } { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/ip/counter/submodules/counter_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_timer_0.v" 167 -1 0 } } { "db/ip/counter/submodules/counter_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_timer_0.v" 176 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1705497357484 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1705497357484 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497358224 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705497359340 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1705497359396 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1705497359396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497359532 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/TP2/output_files/DESFRICHES-DORIA_lab2.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/TP2/output_files/DESFRICHES-DORIA_lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497360342 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705497361396 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705497361396 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2245 " "Implemented 2245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705497361629 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705497361629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2041 " "Implemented 2041 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705497361629 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1705497361629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705497361629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705497361685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 14:16:01 2024 " "Processing ended: Wed Jan 17 14:16:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705497361685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705497361685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705497361685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705497361685 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1705497362905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705497362914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 14:16:02 2024 " "Processing started: Wed Jan 17 14:16:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705497362914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1705497362914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DESFRICHES-DORIA_lab2 -c DESFRICHES-DORIA_lab2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DESFRICHES-DORIA_lab2 -c DESFRICHES-DORIA_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1705497362919 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1705497363074 ""}
{ "Info" "0" "" "Project  = DESFRICHES-DORIA_lab2" {  } {  } 0 0 "Project  = DESFRICHES-DORIA_lab2" 0 0 "Fitter" 0 0 1705497363074 ""}
{ "Info" "0" "" "Revision = DESFRICHES-DORIA_lab2" {  } {  } 0 0 "Revision = DESFRICHES-DORIA_lab2" 0 0 "Fitter" 0 0 1705497363074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1705497363195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1705497363195 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DESFRICHES-DORIA_lab2 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DESFRICHES-DORIA_lab2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1705497363219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705497363251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705497363251 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1705497363492 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1705497363500 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705497363871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705497363871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705497363871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705497363871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705497363871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705497363871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705497363871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705497363871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705497363871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705497363871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705497363871 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1705497363871 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/TP2/" { { 0 { 0 ""} 0 7235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705497363880 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/TP2/" { { 0 { 0 ""} 0 7237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705497363880 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/TP2/" { { 0 { 0 ""} 0 7239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705497363880 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/TP2/" { { 0 { 0 ""} 0 7241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705497363880 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1705497363880 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1705497363880 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1705497363880 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1705497363880 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1705497363880 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1705497363880 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1705497364073 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1705497364831 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1705497364831 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/18.1/tp2/db/ip/counter/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/intelfpga_lite/18.1/tp2/db/ip/counter/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1705497364855 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/18.1/tp2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/intelfpga_lite/18.1/tp2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1705497364863 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk " "Register counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1705497364887 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1705497364887 "|top|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705497364887 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1705497364887 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705497364919 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705497364919 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705497364919 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1705497364919 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1705497364919 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1705497364919 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1705497364919 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1705497364919 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1705497364919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705497365136 ""}  } { { "top.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP2/top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/TP2/" { { 0 { 0 ""} 0 7223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705497365136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705497365136 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/TP2/" { { 0 { 0 ""} 0 6757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705497365136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node counter:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705497365144 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/TP2/" { { 0 { 0 ""} 0 1763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705497365144 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node counter:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/counter/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/TP2/" { { 0 { 0 ""} 0 2748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705497365144 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|counter_nios2_gen2_0_cpu_nios2_oci:the_counter_nios2_gen2_0_cpu_nios2_oci\|counter_nios2_gen2_0_cpu_nios2_oci_debug:the_counter_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/TP2/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705497365144 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705497365144 ""}  } { { "db/ip/counter/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/TP2/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705497365144 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node counter:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705497365144 ""}  } { { "db/ip/counter/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/TP2/" { { 0 { 0 ""} 0 2026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705497365144 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node counter:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705497365144 ""}  } { { "db/ip/counter/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/TP2/db/ip/counter/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/TP2/" { { 0 { 0 ""} 0 3902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705497365144 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1705497365716 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705497365716 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705497365716 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705497365724 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705497365724 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1705497365732 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1705497365732 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1705497365732 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1705497365796 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1705497365796 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1705497365796 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705497366030 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1705497366038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1705497367498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705497367940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1705497367988 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1705497368993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705497368993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1705497369712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/TP2/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1705497371369 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1705497371369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1705497371656 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1705497371656 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1705497371656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705497371656 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1705497371865 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705497371892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705497373132 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705497373132 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705497374567 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705497375355 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1705497375742 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL P11 " "Pin clk uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP2/top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/TP2/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705497375758 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3 V Schmitt Trigger B8 " "Pin reset uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "top.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP2/top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/TP2/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705497375758 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1705497375758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/TP2/output_files/DESFRICHES-DORIA_lab2.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/TP2/output_files/DESFRICHES-DORIA_lab2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1705497375895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5700 " "Peak virtual memory: 5700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705497376692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 14:16:16 2024 " "Processing ended: Wed Jan 17 14:16:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705497376692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705497376692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705497376692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1705497376692 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1705497377758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705497377766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 14:16:17 2024 " "Processing started: Wed Jan 17 14:16:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705497377766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1705497377766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DESFRICHES-DORIA_lab2 -c DESFRICHES-DORIA_lab2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DESFRICHES-DORIA_lab2 -c DESFRICHES-DORIA_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1705497377766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1705497378089 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1705497380162 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1705497380275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705497381200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 14:16:21 2024 " "Processing ended: Wed Jan 17 14:16:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705497381200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705497381200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705497381200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1705497381200 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1705497381831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1705497382390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705497382399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 14:16:22 2024 " "Processing started: Wed Jan 17 14:16:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705497382399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1705497382399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DESFRICHES-DORIA_lab2 -c DESFRICHES-DORIA_lab2 " "Command: quartus_sta DESFRICHES-DORIA_lab2 -c DESFRICHES-DORIA_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1705497382400 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1705497382545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1705497382915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1705497382915 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497382948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497382948 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1705497383333 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1705497383333 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/18.1/tp2/db/ip/counter/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/intelfpga_lite/18.1/tp2/db/ip/counter/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1705497383358 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/18.1/tp2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/intelfpga_lite/18.1/tp2/db/ip/counter/submodules/counter_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1705497383366 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk " "Register counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1705497383389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1705497383389 "|top|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705497383397 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1705497383397 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705497383422 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705497383422 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705497383422 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1705497383422 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1705497383422 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1705497383438 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1705497383446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.428 " "Worst-case setup slack is 46.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497383446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497383446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.428               0.000 altera_reserved_tck  " "   46.428               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497383446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497383446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497383454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497383454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497383454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497383454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.714 " "Worst-case recovery slack is 47.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497383454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497383454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.714               0.000 altera_reserved_tck  " "   47.714               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497383454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497383454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.352 " "Worst-case removal slack is 1.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497383462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497383462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.352               0.000 altera_reserved_tck  " "    1.352               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497383462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497383462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.620 " "Worst-case minimum pulse width slack is 49.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497383462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497383462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.620               0.000 altera_reserved_tck  " "   49.620               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497383462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497383462 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497383482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497383482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497383482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497383482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497383482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.277 ns " "Worst Case Available Settling Time: 197.277 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497383482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497383482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497383482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497383482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497383482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497383482 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705497383482 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705497383486 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1705497383512 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1705497385452 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk " "Register counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1705497385653 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1705497385653 "|top|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705497385653 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1705497385653 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705497385653 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705497385653 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705497385653 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1705497385653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.664 " "Worst-case setup slack is 46.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.664               0.000 altera_reserved_tck  " "   46.664               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497385669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497385677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.919 " "Worst-case recovery slack is 47.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.919               0.000 altera_reserved_tck  " "   47.919               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497385677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.261 " "Worst-case removal slack is 1.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.261               0.000 altera_reserved_tck  " "    1.261               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497385677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.651 " "Worst-case minimum pulse width slack is 49.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.651               0.000 altera_reserved_tck  " "   49.651               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497385685 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497385702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497385702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497385702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497385702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497385702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.522 ns " "Worst Case Available Settling Time: 197.522 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497385702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497385702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497385702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497385702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497385702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497385702 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705497385702 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705497385702 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk " "Register counter:u0\|counter_nios2_gen2_0:nios2_gen2_0\|counter_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1705497385975 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1705497385975 "|top|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705497385975 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1705497385975 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705497385983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705497385983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705497385983 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1705497385983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.751 " "Worst-case setup slack is 48.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.751               0.000 altera_reserved_tck  " "   48.751               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497385983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497385991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.198 " "Worst-case recovery slack is 49.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.198               0.000 altera_reserved_tck  " "   49.198               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497385991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.576 " "Worst-case removal slack is 0.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 altera_reserved_tck  " "    0.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497385999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.418 " "Worst-case minimum pulse width slack is 49.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.418               0.000 altera_reserved_tck  " "   49.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705497385999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705497385999 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497386015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497386015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497386015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497386015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497386015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.845 ns " "Worst Case Available Settling Time: 198.845 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497386015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497386015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497386015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497386015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497386015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705497386015 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705497386015 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705497386850 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705497386858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705497386906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 14:16:26 2024 " "Processing ended: Wed Jan 17 14:16:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705497386906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705497386906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705497386906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1705497386906 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1705497387624 ""}
