#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  7 18:06:53 2022
# Process ID: 17843
# Current directory: /home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/synth_1/top.vds
# Journal file: /home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17859
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2330.445 ; gain = 0.000 ; free physical = 6948 ; free virtual = 12376
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:23]
	Parameter bits bound to: 16 - type: integer 
	Parameter deep bound to: 8 - type: integer 
	Parameter nb bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_uartlite_0' [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/synth_1/.Xil/Vivado-17843-stud209-5/realtime/axi_uartlite_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_uartlite_0' (1#1) [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/synth_1/.Xil/Vivado-17843-stud209-5/realtime/axi_uartlite_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'master_axi' [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/master_axi.sv:11]
	Parameter deep bound to: 8 - type: integer 
	Parameter nb bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/master_axi.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'master_axi' (2#1) [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/master_axi.sv:11]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/memory.sv:11]
	Parameter bits bound to: 16 - type: integer 
	Parameter deep bound to: 200 - type: integer 
	Parameter nb bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'sin.mem' is read successfully [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/memory.sv:17]
INFO: [Synth 8-3876] $readmem data file 'saw.mem' is read successfully [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/memory.sv:20]
INFO: [Synth 8-3876] $readmem data file 'tri.mem' is read successfully [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/memory.sv:23]
INFO: [Synth 8-3876] $readmem data file 'exp.mem' is read successfully [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/memory.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'memory' (3#1) [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/memory.sv:11]
INFO: [Synth 8-6157] synthesizing module 'spi' [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/spi.sv:23]
	Parameter bits bound to: 16 - type: integer 
	Parameter m bound to: 7 - type: integer 
	Parameter d bound to: 2 - type: integer 
	Parameter bm bound to: 3 - type: integer 
	Parameter bdcnt bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/spi.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'spi' (4#1) [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/spi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/clock_divider.sv:22]
	Parameter div bound to: 250 - type: integer 
	Parameter nb bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (5#1) [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/clock_divider.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2330.445 ; gain = 0.000 ; free physical = 7710 ; free virtual = 13138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2330.445 ; gain = 0.000 ; free physical = 7734 ; free virtual = 13163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2330.445 ; gain = 0.000 ; free physical = 7734 ; free virtual = 13163
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2330.445 ; gain = 0.000 ; free physical = 7727 ; free virtual = 13156
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.gen/sources_1/ip/axi_uartlite_0/axi_uartlite_0/axi_uartlite_0_in_context.xdc] for cell 'slave_axi'
Finished Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.gen/sources_1/ip/axi_uartlite_0/axi_uartlite_0/axi_uartlite_0_in_context.xdc] for cell 'slave_axi'
Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/io.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/io.xdc:43]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/io.xdc:46]
Finished Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.371 ; gain = 0.000 ; free physical = 7617 ; free virtual = 13045
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.371 ; gain = 0.000 ; free physical = 7618 ; free virtual = 13046
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2378.371 ; gain = 47.926 ; free physical = 7687 ; free virtual = 13116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2378.371 ; gain = 47.926 ; free physical = 7687 ; free virtual = 13116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for slave_axi. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2378.371 ; gain = 47.926 ; free physical = 7687 ; free virtual = 13115
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'master_axi'
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              readstatus |                              000 | 00000000000000000000000000000000
              waitstatus |                              001 | 00000000000000000000000000000001
                    read |                              010 | 00000000000000000000000000000010
                waitread |                              011 | 00000000000000000000000000000011
                 command |                              100 | 00000000000000000000000000000100
                   write |                              101 | 00000000000000000000000000000101
               waitwrite |                              110 | 00000000000000000000000000000110
                waitresp |                              111 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'master_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
                   start |                               01 | 00000000000000000000000000000010
                   progr |                               10 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'spi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2378.371 ; gain = 47.926 ; free physical = 7677 ; free virtual = 13107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 11    
	   8 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 22    
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP storage/data1, operation Mode is: A*B.
DSP Report: operator storage/data1 is absorbed into DSP storage/data1.
DSP Report: Generating DSP storage/data1, operation Mode is: A*B.
DSP Report: operator storage/data1 is absorbed into DSP storage/data1.
DSP Report: Generating DSP storage/data1, operation Mode is: A*B.
DSP Report: operator storage/data1 is absorbed into DSP storage/data1.
DSP Report: Generating DSP storage/data1, operation Mode is: A*B.
DSP Report: operator storage/data1 is absorbed into DSP storage/data1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2378.371 ; gain = 47.926 ; free physical = 7678 ; free virtual = 13111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|memory      | p_0_out    | 256x16        | LUT            | 
|memory      | p_0_out    | 256x16        | LUT            | 
|memory      | p_0_out    | 256x16        | LUT            | 
|memory      | p_0_out    | 256x16        | LUT            | 
|top         | p_0_out    | 256x16        | LUT            | 
|top         | p_0_out    | 256x16        | LUT            | 
|top         | p_0_out    | 256x16        | LUT            | 
|top         | p_0_out    | 256x16        | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|memory      | A*B         | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|memory      | A*B         | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|memory      | A*B         | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|memory      | A*B         | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2378.371 ; gain = 47.926 ; free physical = 7526 ; free virtual = 12959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2378.371 ; gain = 47.926 ; free physical = 7524 ; free virtual = 12957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2378.371 ; gain = 47.926 ; free physical = 7521 ; free virtual = 12954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2378.371 ; gain = 47.926 ; free physical = 7521 ; free virtual = 12954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2378.371 ; gain = 47.926 ; free physical = 7521 ; free virtual = 12954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2378.371 ; gain = 47.926 ; free physical = 7521 ; free virtual = 12954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2378.371 ; gain = 47.926 ; free physical = 7521 ; free virtual = 12954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2378.371 ; gain = 47.926 ; free physical = 7521 ; free virtual = 12954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2378.371 ; gain = 47.926 ; free physical = 7521 ; free virtual = 12954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |axi_uartlite_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |axi_uartlite |     1|
|2     |BUFG         |     2|
|3     |DSP48E1      |     4|
|4     |LUT1         |     5|
|5     |LUT2         |     8|
|6     |LUT3         |    26|
|7     |LUT4         |    16|
|8     |LUT5         |    34|
|9     |LUT6         |   134|
|10    |MUXF7        |    34|
|11    |MUXF8        |    16|
|12    |FDCE         |    85|
|13    |FDPE         |     6|
|14    |FDRE         |    23|
|15    |IBUF         |     3|
|16    |OBUF         |     5|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2378.371 ; gain = 47.926 ; free physical = 7521 ; free virtual = 12954
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2378.371 ; gain = 0.000 ; free physical = 7596 ; free virtual = 13029
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2378.371 ; gain = 47.926 ; free physical = 7596 ; free virtual = 13029
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.371 ; gain = 0.000 ; free physical = 7682 ; free virtual = 13115
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.371 ; gain = 0.000 ; free physical = 7625 ; free virtual = 13058
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2378.371 ; gain = 48.023 ; free physical = 7771 ; free virtual = 13204
INFO: [Common 17-1381] The checkpoint '/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  7 18:07:24 2022...
