-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Tue Jul 27 16:07:04 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v7
  Current state: schedule
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                     684  292047     292052            0  0        ? 
    Design Total:                            684  292047     292052            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /inPlaceNTT_DIF/core     
    
  I/O Data Ranges
    Port                    Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------------------- ---- -------- --------- --------- ------- -------- --------
    clk                     IN   Unsigned         1                                     
    rst                     IN   Unsigned         1                                     
    vec:rsc(0)(0).q         IN   Unsigned        64                                     
    vec:rsc(0)(1).q         IN   Unsigned        64                                     
    vec:rsc(0)(2).q         IN   Unsigned        64                                     
    vec:rsc(0)(3).q         IN   Unsigned        64                                     
    vec:rsc(0)(4).q         IN   Unsigned        64                                     
    vec:rsc(0)(5).q         IN   Unsigned        64                                     
    vec:rsc(0)(6).q         IN   Unsigned        64                                     
    vec:rsc(0)(7).q         IN   Unsigned        64                                     
    p:rsc.dat               IN   Unsigned        64                                     
    r:rsc.dat               IN   Unsigned        64                                     
    vec:rsc(0)(0).wadr      OUT  Unsigned         7                                     
    vec:rsc(0)(0).d         OUT  Unsigned        64                                     
    vec:rsc(0)(0).we        OUT  Unsigned         1                                     
    vec:rsc(0)(0).radr      OUT  Unsigned         7                                     
    vec:rsc.triosy(0)(0).lz OUT  Unsigned         1                                     
    vec:rsc(0)(1).wadr      OUT  Unsigned         7                                     
    vec:rsc(0)(1).d         OUT  Unsigned        64                                     
    vec:rsc(0)(1).we        OUT  Unsigned         1                                     
    vec:rsc(0)(1).radr      OUT  Unsigned         7                                     
    vec:rsc.triosy(0)(1).lz OUT  Unsigned         1                                     
    vec:rsc(0)(2).wadr      OUT  Unsigned         7                                     
    vec:rsc(0)(2).d         OUT  Unsigned        64                                     
    vec:rsc(0)(2).we        OUT  Unsigned         1                                     
    vec:rsc(0)(2).radr      OUT  Unsigned         7                                     
    vec:rsc.triosy(0)(2).lz OUT  Unsigned         1                                     
    vec:rsc(0)(3).wadr      OUT  Unsigned         7                                     
    vec:rsc(0)(3).d         OUT  Unsigned        64                                     
    vec:rsc(0)(3).we        OUT  Unsigned         1                                     
    vec:rsc(0)(3).radr      OUT  Unsigned         7                                     
    vec:rsc.triosy(0)(3).lz OUT  Unsigned         1                                     
    vec:rsc(0)(4).wadr      OUT  Unsigned         7                                     
    vec:rsc(0)(4).d         OUT  Unsigned        64                                     
    vec:rsc(0)(4).we        OUT  Unsigned         1                                     
    vec:rsc(0)(4).radr      OUT  Unsigned         7                                     
    vec:rsc.triosy(0)(4).lz OUT  Unsigned         1                                     
    vec:rsc(0)(5).wadr      OUT  Unsigned         7                                     
    vec:rsc(0)(5).d         OUT  Unsigned        64                                     
    vec:rsc(0)(5).we        OUT  Unsigned         1                                     
    vec:rsc(0)(5).radr      OUT  Unsigned         7                                     
    vec:rsc.triosy(0)(5).lz OUT  Unsigned         1                                     
    vec:rsc(0)(6).wadr      OUT  Unsigned         7                                     
    vec:rsc(0)(6).d         OUT  Unsigned        64                                     
    vec:rsc(0)(6).we        OUT  Unsigned         1                                     
    vec:rsc(0)(6).radr      OUT  Unsigned         7                                     
    vec:rsc.triosy(0)(6).lz OUT  Unsigned         1                                     
    vec:rsc(0)(7).wadr      OUT  Unsigned         7                                     
    vec:rsc(0)(7).d         OUT  Unsigned        64                                     
    vec:rsc(0)(7).we        OUT  Unsigned         1                                     
    vec:rsc(0)(7).radr      OUT  Unsigned         7                                     
    vec:rsc.triosy(0)(7).lz OUT  Unsigned         1                                     
    p:rsc.triosy.lz         OUT  Unsigned         1                                     
    r:rsc.triosy.lz         OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIF/modulo_dev/base:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                        Indices Phys Memory Address     
      ------------------------------- ------- -----------------------
      /inPlaceNTT_DIF/modulo_dev/base    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/modulo_dev/m:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                     Indices Phys Memory Address     
      ---------------------------- ------- -----------------------
      /inPlaceNTT_DIF/modulo_dev/m    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/modulo_dev/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                          Indices Phys Memory Address     
      --------------------------------- ------- -----------------------
      /inPlaceNTT_DIF/modulo_dev/return    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/modulo_dev/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                   Indices Phys Memory Address     
      ------------------------------------------ ------- -----------------------
      /inPlaceNTT_DIF/modulo_dev/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/vec:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address        
      ------------------- ------- --------------------------
      /inPlaceNTT_DIF/vec    0:63 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block         Original Addresses 
      ------------- ------------------
      vec:rsc(0)(0)   0, 8, ..., 1016  
      vec:rsc(0)(1)   1, 9, ..., 1017  
      vec:rsc(0)(2)   2, 10, ..., 1018 
      vec:rsc(0)(3)   3, 11, ..., 1019 
      vec:rsc(0)(4)   4, 12, ..., 1020 
      vec:rsc(0)(5)   5, 13, ..., 1021 
      vec:rsc(0)(6)   6, 14, ..., 1022 
      vec:rsc(0)(7)   7, 15, ..., 1023 
      
    Resource Name: /inPlaceNTT_DIF/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIF/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/r:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIF/r    0:63 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process              Loop                                Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------------- ----------------------------------- ---------- ------- ------------- ---------- ------ ---- --------
    /inPlaceNTT_DIF/core core:rlp                              Infinite       0     292052 ?    5.84 ms                       
    /inPlaceNTT_DIF/core  main                                 Infinite       2     292052 ?    5.84 ms                       
    /inPlaceNTT_DIF/core   STAGE_MAIN_LOOP                           10       6     292050 ?    5.84 ms                       
    /inPlaceNTT_DIF/core    modExp_dev:while                          ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core    STAGE_VEC_LOOP                            ?       2      29187 ?  583.74 us                       
    /inPlaceNTT_DIF/core     COMP_LOOP                               65     353      29185 ?  583.70 us       8               
    /inPlaceNTT_DIF/core      COMP_LOOP-1:modExp_dev#1:while          ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-2:modExp_dev#1:while          ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-3:modExp_dev#1:while          ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-4:modExp_dev#1:while          ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-5:modExp_dev#1:while          ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-6:modExp_dev#1:while          ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-7:modExp_dev#1:while          ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-8:modExp_dev#1:while          ?      12         12 ?  240.00 ns                       
    
  Loop Execution Profile
    Process              Loop                                Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------------- ----------------------------------- ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIF/core core:rlp                                    0 ?                        0.00         292052 ?           
    /inPlaceNTT_DIF/core  main                                       2 ?                        0.00         292052 ?           
    /inPlaceNTT_DIF/core   STAGE_MAIN_LOOP                          60 ?                        0.02         292050 ?           
    /inPlaceNTT_DIF/core    modExp_dev:while                       120 ?                        0.04            120 ?           
    /inPlaceNTT_DIF/core    STAGE_VEC_LOOP                          20 ?                        0.01         291870 ?           
    /inPlaceNTT_DIF/core     COMP_LOOP                          229450 ?                       78.56         291850 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-1:modExp_dev#1:while      7800 ?                        2.67           7800 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-2:modExp_dev#1:while      7800 ?                        2.67           7800 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-3:modExp_dev#1:while      7800 ?                        2.67           7800 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-4:modExp_dev#1:while      7800 ?                        2.67           7800 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-5:modExp_dev#1:while      7800 ?                        2.67           7800 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-6:modExp_dev#1:while      7800 ?                        2.67           7800 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-7:modExp_dev#1:while      7800 ?                        2.67           7800 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-8:modExp_dev#1:while      7800 ?                        2.67           7800 ?           
    
  End of Report
