Fitter Place Stage Report for quartus_compile
Tue Apr  4 22:19:46 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary
  3. Fitter Resource Utilization by Entity
  4. Fitter Partition Statistics
  5. Non-Global High Fan-Out Signals
  6. Fitter RAM Summary
  7. Fitter Physical RAM Information
  8. Fitter DSP Block Usage Summary
  9. Place Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                             ;
+-------------------------------------------------------------+---------------------+-------+
; Resource                                                    ; Usage               ; %     ;
+-------------------------------------------------------------+---------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 846 / 427,200       ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 846                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,151 / 427,200     ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 454                 ;       ;
;         [b] ALMs used for LUT logic                         ; 252                 ;       ;
;         [c] ALMs used for registers                         ; 335                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 110                 ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 324 / 427,200       ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 19 / 427,200        ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                   ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                   ;       ;
;         [c] Due to LAB input limits                         ; 0                   ;       ;
;         [d] Due to virtual I/Os                             ; 19                  ;       ;
;                                                             ;                     ;       ;
; Difficulty packing design                                   ; Low                 ;       ;
;                                                             ;                     ;       ;
; Total LABs:  partially or completely used                   ; 153 / 42,720        ; < 1 % ;
;     -- Logic LABs                                           ; 142                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 11                  ;       ;
;                                                             ;                     ;       ;
; Combinational ALUT usage for logic                          ; 1,327               ;       ;
;     -- 7 input functions                                    ; 1                   ;       ;
;     -- 6 input functions                                    ; 57                  ;       ;
;     -- 5 input functions                                    ; 101                 ;       ;
;     -- 4 input functions                                    ; 120                 ;       ;
;     -- <=3 input functions                                  ; 1,048               ;       ;
; Combinational ALUT usage for route-throughs                 ; 623                 ;       ;
; Memory ALUT usage                                           ; 102                 ;       ;
;     -- 64-address deep                                      ; 0                   ;       ;
;     -- 32-address deep                                      ; 102                 ;       ;
;                                                             ;                     ;       ;
;                                                             ;                     ;       ;
; Dedicated logic registers                                   ; 1,849               ;       ;
;     -- By type:                                             ;                     ;       ;
;         -- Primary logic registers                          ; 1,576 / 854,400     ; < 1 % ;
;         -- Secondary logic registers                        ; 273 / 854,400       ; < 1 % ;
;     -- By function:                                         ;                     ;       ;
;         -- Design implementation registers                  ; 1,849               ;       ;
;         -- Routing optimization registers                   ; 0                   ;       ;
;                                                             ;                     ;       ;
; ALMs adjustment for power estimation                        ; 156                 ;       ;
;                                                             ;                     ;       ;
; Virtual pins                                                ; 38                  ;       ;
; I/O pins                                                    ; 0 / 928             ; 0 %   ;
;     -- Clock pins                                           ; 0 / 52              ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 203             ; 0 %   ;
;                                                             ;                     ;       ;
; M20K blocks                                                 ; 2 / 2,713           ; < 1 % ;
; Total MLAB memory bits                                      ; 2,984               ;       ;
; Total block memory bits                                     ; 32,768 / 55,562,240 ; < 1 % ;
; Total block memory implementation bits                      ; 40,960 / 55,562,240 ; < 1 % ;
;                                                             ;                     ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 2 / 1,518           ; < 1 % ;
;     [A] Total Fixed Point DSP Blocks                        ; 2                   ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 0                   ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                   ;       ;
;                                                             ;                     ;       ;
; IOPLLs                                                      ; 0 / 16              ; 0 %   ;
; FPLLs                                                       ; 0 / 32              ; 0 %   ;
; Global signals                                              ; 1                   ;       ;
;     -- Global clocks                                        ; 1 / 32              ; 3 %   ;
;     -- Regional clocks                                      ; 0 / 16              ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 384             ; 0 %   ;
; JTAGs                                                       ; 0 / 1               ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1               ; 0 %   ;
; CRC blocks                                                  ; 0 / 1               ; 0 %   ;
; Remote update blocks                                        ; 0 / 1               ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1               ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 4               ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 96              ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 96              ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 96              ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 96              ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 96              ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 96              ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 32              ; 0 %   ;
; Impedance control blocks                                    ; 0 / 16              ; 0 %   ;
; Maximum fan-out                                             ; 2123                ;       ;
; Highest non-global fan-out                                  ; 1349                ;       ;
; Total fan-out                                               ; 11757               ;       ;
; Average fan-out                                             ; 3.51                ;       ;
+-------------------------------------------------------------+---------------------+-------+
The Fitter Resource Usage Summary report displays a detailed analysis of logic utilization based on calculations of ALM usage. Refer to <a class="xref" href="https://www.intel.com/content/www/us/en/programmable/quartushelp/current/index.htm#mapIdTopics/mwh1465496451103.htm" target="_blank">Fitter Resource Usage Summary Report</a> in the <i>Intel® Quartus® Prime Pro Edition Help</i> for more information.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                                      ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |                                                                                                                                         ; 845.5 (19.0)         ; 1150.0 (17.0)                    ; 323.5 (17.0)                                      ; 19.0 (19.0)                      ; 110.0 (0.0)          ; 1327 (0)            ; 1849 (39)                 ; 0 (0)         ; 32768             ; 2     ; 2          ; 0    ; 38           ; 0 (0)  ; |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; quartus_compile                                                  ; altera_work  ;
;    |stencil_2d_inst|                                                                                                                      ; 826.5 (0.5)          ; 1133.0 (0.5)                     ; 306.5 (0.0)                                       ; 0.0 (0.0)                        ; 110.0 (0.0)          ; 1327 (1)            ; 1810 (0)                  ; 0 (0)         ; 32768             ; 2     ; 2          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; stencil_2d                                                       ; stencil_2d   ;
;       |stencil_2d_internal_inst|                                                                                                          ; 826.0 (0.0)          ; 1132.5 (0.0)                     ; 306.5 (0.0)                                       ; 0.0 (0.0)                        ; 110.0 (0.0)          ; 1326 (0)            ; 1810 (0)                  ; 0 (0)         ; 32768             ; 2     ; 2          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; stencil_2d_internal                                              ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|                                                                      ; 3.8 (3.8)            ; 13.6 (13.6)                      ; 9.8 (9.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 37 (37)                   ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ; altera_syncram_9f82                                              ; N/A          ;
;                            |altsyncram1|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram_h1a4                                                  ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|                                                                      ; 23.8 (2.8)           ; 28.1 (7.1)                       ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 28 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                                ; 21.0 (0.0)           ; 21.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                             ; 21.0 (0.0)           ; 21.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; hld_ram_lower                                                    ; N/A          ;
;                   |MLAB.hld_ram_lower_mlab_simple_dual_port_inst|                                                                         ; 21.0 (1.0)           ; 21.0 (1.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                                              ; hld_ram_lower_mlab_simple_dual_port                              ; N/A          ;
;                      |altdpram_inst|                                                                                                      ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; altdpram                                                         ; N/A          ;
;                         |auto_generated|                                                                                                  ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                 ; dpram_j762                                                       ; N/A          ;
;          |stencil_2d_internal|                                                                                                            ; 798.5 (0.5)          ; 1090.8 (0.5)                     ; 292.3 (0.0)                                       ; 0.0 (0.0)                        ; 90.0 (0.0)           ; 1326 (1)            ; 1745 (0)                  ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; stencil_2d_function_wrapper                                      ; N/A          ;
;             |thestencil_2d_function|                                                                                                      ; 798.0 (0.0)          ; 1090.3 (0.0)                     ; 292.3 (0.0)                                       ; 0.0 (0.0)                        ; 90.0 (0.0)           ; 1325 (0)            ; 1745 (0)                  ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; stencil_2d_function                                              ; N/A          ;
;                |thebb_stencil_2d_B10|                                                                                                     ; 79.3 (0.0)           ; 107.2 (0.0)                      ; 27.8 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 122 (0)             ; 190 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; stencil_2d_bb_B10                                                ; N/A          ;
;                   |thebb_stencil_2d_B10_stall_region|                                                                                     ; 73.8 (0.3)           ; 101.7 (0.3)                      ; 27.8 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 100 (1)             ; 190 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; stencil_2d_bb_B10_stall_region                                   ; N/A          ;
;                      |thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|                              ; 67.0 (0.3)           ; 94.9 (0.3)                       ; 27.9 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 97 (1)              ; 167 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                        ; stencil_2d_i_sfc_s_c0_in_for_cond29_preh0000ter19718_stencil_2d1 ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|              ; 22.5 (0.0)           ; 28.6 (0.0)                       ; 6.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 20 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                     ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit211_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x| ; 19.5 (0.0)           ; 25.8 (0.0)                       ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0004tencil_2d1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|                  ; 19.5 (0.0)           ; 25.8 (0.0)                       ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                             ; 19.5 (3.5)           ; 25.8 (3.6)                       ; 6.3 (0.1)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                             ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                     ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated ; dpram_ec42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                    ; 0.5 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                    ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_full_detector|       ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_full_detector                                                                                                                                                                              ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0004il_2d1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_full_detector|    ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_full_detector                                                                       ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|                     ; 44.2 (25.3)          ; 66.0 (43.7)                      ; 21.9 (18.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (42)             ; 134 (95)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                            ; stencil_2d_i_sfc_logic_s_c0_in_for_cond20000ter19718_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going31_stencil_2d2|                                                             ; 0.0 (0.0)            ; 0.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going31_stencil_2d2                                                                                                                                                                                                                                           ; stencil_2d_i_llvm_fpga_pipeline_keep_going31_0                   ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going31_stencil_2d1|                                                          ; 0.0 (0.0)            ; 0.2 (0.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going31_stencil_2d2|thei_llvm_fpga_pipeline_keep_going31_stencil_2d1                                                                                                                                                                                          ; acl_pipeline                                                     ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp3492_pop36_stencil_2d26|                                                          ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp3492_pop36_stencil_2d26                                                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_pop_i1_notcmp3492_pop36_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp3492_pop36_stencil_2d1|                                                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp3492_pop36_stencil_2d26|thei_llvm_fpga_pop_i1_notcmp3492_pop36_stencil_2d1                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp3990_pop35_stencil_2d24|                                                          ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp3990_pop35_stencil_2d24                                                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_pop_i1_notcmp3990_pop35_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp3990_pop35_stencil_2d1|                                                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp3990_pop35_stencil_2d24|thei_llvm_fpga_pop_i1_notcmp3990_pop35_stencil_2d1                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_c_035_pop2794_pop37_stencil_2d8|                                                       ; 2.5 (0.0)            ; 2.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_035_pop2794_pop37_stencil_2d8                                                                                                                                                                                                                                     ; stencil_2d_i_llvm_fpga_pop_i32_c_035_pop2794_pop37_0             ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_c_035_pop2794_pop37_stencil_2d1|                                                    ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_035_pop2794_pop37_stencil_2d8|thei_llvm_fpga_pop_i32_c_035_pop2794_pop37_stencil_2d1                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_r_036_pop2584_pop33_stencil_2d6|                                                       ; 3.3 (0.0)            ; 3.6 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_036_pop2584_pop33_stencil_2d6                                                                                                                                                                                                                                     ; stencil_2d_i_llvm_fpga_pop_i32_r_036_pop2584_pop33_0             ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_r_036_pop2584_pop33_stencil_2d1|                                                    ; 3.3 (3.3)            ; 3.6 (3.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_036_pop2584_pop33_stencil_2d6|thei_llvm_fpga_pop_i32_r_036_pop2584_pop33_stencil_2d1                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i3_fpga_indvars_iv8_pop31_stencil_2d11|                                                    ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv8_pop31_stencil_2d11                                                                                                                                                                                                                                  ; stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv8_pop31_0           ; N/A          ;
;                               |thei_llvm_fpga_pop_i3_fpga_indvars_iv8_pop31_stencil_2d1|                                                  ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv8_pop31_stencil_2d11|thei_llvm_fpga_pop_i3_fpga_indvars_iv8_pop31_stencil_2d1                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp3492_push36_stencil_2d27|                                                        ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3492_push36_stencil_2d27                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_push_i1_notcmp3492_push36_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp3492_push36_stencil_2d1|                                                      ; 1.0 (0.2)            ; 1.1 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3492_push36_stencil_2d27|thei_llvm_fpga_push_i1_notcmp3492_push36_stencil_2d1                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3492_push36_stencil_2d27|thei_llvm_fpga_push_i1_notcmp3492_push36_stencil_2d1|fifo                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp3990_push35_stencil_2d25|                                                        ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3990_push35_stencil_2d25                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_push_i1_notcmp3990_push35_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp3990_push35_stencil_2d1|                                                      ; 1.0 (0.2)            ; 1.0 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3990_push35_stencil_2d25|thei_llvm_fpga_push_i1_notcmp3990_push35_stencil_2d1                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3990_push35_stencil_2d25|thei_llvm_fpga_push_i1_notcmp3990_push35_stencil_2d1|fifo                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_c_035_pop2794_push37_stencil_2d14|                                                    ; 3.2 (0.0)            ; 3.6 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_035_pop2794_push37_stencil_2d14                                                                                                                                                                                                                                  ; stencil_2d_i_llvm_fpga_push_i32_c_035_pop2794_push37_0           ; N/A          ;
;                               |thei_llvm_fpga_push_i32_c_035_pop2794_push37_stencil_2d1|                                                  ; 3.2 (0.2)            ; 3.6 (0.2)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_035_pop2794_push37_stencil_2d14|thei_llvm_fpga_push_i32_c_035_pop2794_push37_stencil_2d1                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_035_pop2794_push37_stencil_2d14|thei_llvm_fpga_push_i32_c_035_pop2794_push37_stencil_2d1|fifo                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_k1_034_push32_stencil_2d21|                                                           ; 3.1 (0.0)            ; 3.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_034_push32_stencil_2d21                                                                                                                                                                                                                                         ; stencil_2d_i_llvm_fpga_push_i32_k1_034_push32_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i32_k1_034_push32_stencil_2d1|                                                         ; 3.1 (0.0)            ; 3.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_034_push32_stencil_2d21|thei_llvm_fpga_push_i32_k1_034_push32_stencil_2d1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                            ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_034_push32_stencil_2d21|thei_llvm_fpga_push_i32_k1_034_push32_stencil_2d1|staging_reg                                                                                                                                                                           ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i32_r_036_pop2584_push33_stencil_2d15|                                                    ; 1.9 (0.0)            ; 4.4 (0.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_036_pop2584_push33_stencil_2d15                                                                                                                                                                                                                                  ; stencil_2d_i_llvm_fpga_push_i32_r_036_pop2584_push33_0           ; N/A          ;
;                               |thei_llvm_fpga_push_i32_r_036_pop2584_push33_stencil_2d1|                                                  ; 1.9 (0.2)            ; 4.4 (0.2)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_036_pop2584_push33_stencil_2d15|thei_llvm_fpga_push_i32_r_036_pop2584_push33_stencil_2d1                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 1.6 (1.6)            ; 4.2 (4.2)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_036_pop2584_push33_stencil_2d15|thei_llvm_fpga_push_i32_r_036_pop2584_push33_stencil_2d1|fifo                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i3_fpga_indvars_iv8_push31_stencil_2d19|                                                  ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv8_push31_stencil_2d19                                                                                                                                                                                                                                ; stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv8_push31_0         ; N/A          ;
;                               |thei_llvm_fpga_push_i3_fpga_indvars_iv8_push31_stencil_2d1|                                                ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv8_push31_stencil_2d19|thei_llvm_fpga_push_i3_fpga_indvars_iv8_push31_stencil_2d1                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv8_push31_stencil_2d19|thei_llvm_fpga_push_i3_fpga_indvars_iv8_push31_stencil_2d1|fifo                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                      |thestencil_2d_B10_merge_reg_aunroll_x|                                                                              ; 6.3 (6.3)            ; 6.4 (6.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thestencil_2d_B10_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                        ; stencil_2d_B10_merge_reg                                         ; N/A          ;
;                   |thestencil_2d_B10_merge|                                                                                               ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thestencil_2d_B10_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; stencil_2d_B10_merge                                             ; N/A          ;
;                |thebb_stencil_2d_B10_sr_1_aunroll_x|                                                                                      ; 0.7 (0.7)            ; 7.7 (7.7)                        ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; stencil_2d_bb_B10_sr_1                                           ; N/A          ;
;                |thebb_stencil_2d_B11|                                                                                                     ; 11.8 (0.0)           ; 14.5 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; stencil_2d_bb_B11                                                ; N/A          ;
;                   |thebb_stencil_2d_B11_stall_region|                                                                                     ; 10.0 (3.0)           ; 12.0 (3.1)                       ; 2.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (5)              ; 18 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B11|thebb_stencil_2d_B11_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; stencil_2d_bb_B11_stall_region                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_stencil_2d4_stencil_2d3|                                                                 ; 7.0 (0.0)            ; 8.9 (0.0)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B11|thebb_stencil_2d_B11_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d4_stencil_2d3                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_i_llvm_fpga_mem_unnamed_4_stencil_2d0                 ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_stencil_2d4_stencil_2d1|                                                              ; 7.0 (0.0)            ; 8.9 (0.0)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B11|thebb_stencil_2d_B11_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d4_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d4_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                        ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                              ; 7.0 (5.2)            ; 8.9 (5.2)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (10)             ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B11|thebb_stencil_2d_B11_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d4_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d4_stencil_2d1|pipelined_write                                                                                                                                                                                                                                                                                                                                                        ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                                  ; 1.8 (0.0)            ; 3.7 (0.0)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B11|thebb_stencil_2d_B11_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d4_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d4_stencil_2d1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                                        ; 1.8 (2.0)            ; 3.7 (2.5)                        ; 1.9 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B11|thebb_stencil_2d_B11_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d4_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d4_stencil_2d1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                                                               ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B11|thebb_stencil_2d_B11_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d4_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d4_stencil_2d1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                   |thestencil_2d_B11_branch|                                                                                              ; 1.0 (1.0)            ; 1.7 (1.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B11|thestencil_2d_B11_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; stencil_2d_B11_branch                                            ; N/A          ;
;                   |thestencil_2d_B11_merge|                                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B11|thestencil_2d_B11_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; stencil_2d_B11_merge                                             ; N/A          ;
;                |thebb_stencil_2d_B11_sr_0_aunroll_x|                                                                                      ; 1.1 (1.1)            ; 1.7 (1.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B11_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; stencil_2d_bb_B11_sr_0                                           ; N/A          ;
;                |thebb_stencil_2d_B12|                                                                                                     ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; stencil_2d_bb_B12                                                ; N/A          ;
;                   |thestencil_2d_B12_branch|                                                                                              ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B12|thestencil_2d_B12_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; stencil_2d_B12_branch                                            ; N/A          ;
;                |thebb_stencil_2d_B12_sr_0_aunroll_x|                                                                                      ; 1.3 (1.3)            ; 2.3 (2.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B12_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; stencil_2d_bb_B12_sr_0                                           ; N/A          ;
;                |thebb_stencil_2d_B13|                                                                                                     ; 100.8 (0.0)          ; 182.6 (0.0)                      ; 81.7 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 174 (0)             ; 393 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; stencil_2d_bb_B13                                                ; N/A          ;
;                   |thebb_stencil_2d_B13_stall_region|                                                                                     ; 93.7 (0.0)           ; 174.1 (0.0)                      ; 80.4 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 151 (0)             ; 389 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; stencil_2d_bb_B13_stall_region                                   ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|                                        ; 87.7 (0.3)           ; 168.6 (0.3)                      ; 80.9 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 150 (1)             ; 368 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                  ; stencil_2d_i_sfc_s_c0_in_for_body32_s_c0_enter23019_stencil_2d1  ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|                        ; 21.5 (0.5)           ; 28.0 (0.5)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                         ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit256_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|           ; 18.0 (0.0)           ; 24.5 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0005tencil_2d1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|                            ; 18.0 (0.0)           ; 24.5 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                             ; 18.0 (1.7)           ; 24.5 (2.7)                       ; 6.5 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                     ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                        ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                         ; dpram_ic42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                    ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                    ; 0.7 (0.0)            ; 2.2 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.7 (0.7)            ; 2.2 (2.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_full_detector|                 ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_full_detector                                                                                                                                                                                                            ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0005il_2d1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_full_detector|              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_full_detector                                                                                                               ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|                               ; 65.7 (35.7)          ; 140.2 (48.3)                     ; 74.6 (12.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (75)            ; 335 (88)                  ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                                                ; stencil_2d_i_sfc_logic_s_c0_in_for_body30000ter23019_stencil_2d0 ; N/A          ;
;                            |i_forked_and_stencil_2d3_delay|                                                                               ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_forked_and_stencil_2d3_delay                                                                                                                                                                                                                                                                                 ; dspba_delay_ver                                                  ; N/A          ;
;                            |i_keep_going_or_stencil_2d12_delay|                                                                           ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_keep_going_or_stencil_2d12_delay                                                                                                                                                                                                                                                                             ; dspba_delay_ver                                                  ; N/A          ;
;                            |i_masked_stencil_2d48_delay|                                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_masked_stencil_2d48_delay                                                                                                                                                                                                                                                                                    ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist20_sync_together141_aunroll_x_in_i_valid_9|                                                             ; 0.0 (0.0)            ; 2.2 (2.2)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist20_sync_together141_aunroll_x_in_i_valid_9                                                                                                                                                                                                                                                               ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist24_i_masked_stencil_2d48_q_9|                                                                           ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist24_i_masked_stencil_2d48_q_9                                                                                                                                                                                                                                                                             ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist27_i_llvm_fpga_pop_i1_notcmp3991_pop45_stencil_2d53_out_data_out_9|                                     ; -0.5 (-0.5)          ; 2.6 (2.6)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_pop_i1_notcmp3991_pop45_stencil_2d53_out_data_out_9                                                                                                                                                                                                                                       ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist28_i_llvm_fpga_pop_i1_notcmp3493_pop46_stencil_2d55_out_data_out_9|                                     ; -0.2 (-0.2)          ; 2.3 (2.3)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_pop_i1_notcmp3493_pop46_stencil_2d55_out_data_out_9                                                                                                                                                                                                                                       ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist29_i_llvm_fpga_pop_i1_notcmp29100_pop52_stencil_2d59_out_data_out_9|                                    ; -0.2 (-0.2)          ; 2.2 (2.2)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_pop_i1_notcmp29100_pop52_stencil_2d59_out_data_out_9                                                                                                                                                                                                                                      ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist32_i_keep_going_or_stencil_2d12_q_9|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist32_i_keep_going_or_stencil_2d12_q_9                                                                                                                                                                                                                                                                      ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist33_i_forked_and_stencil_2d3_q_9|                                                                        ; 0.5 (0.5)            ; 2.3 (2.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist33_i_forked_and_stencil_2d3_q_9                                                                                                                                                                                                                                                                          ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist35_i_first_cleanup_xor_stencil_2d6_q_9|                                                                 ; 0.0 (0.0)            ; 2.7 (2.7)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist35_i_first_cleanup_xor_stencil_2d6_q_9                                                                                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d7_stencil_2d47|                                              ; 0.2 (0.0)            ; 10.3 (0.0)                       ; 10.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d7_stencil_2d47                                                                                                                                                                                                                                                ; stencil_2d_i_llvm_fpga_ffwd_source_i32_unnamed_7_stencil_2d0     ; N/A          ;
;                               |thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d7_stencil_2d1|                                            ; 0.2 (0.2)            ; 10.3 (10.3)                      ; 10.1 (10.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d7_stencil_2d47|thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d7_stencil_2d1                                                                                                                                                                                 ; acl_ffwdsrc                                                      ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_stencil_2d5_stencil_2d24|                                                          ; 0.0 (0.0)            ; 11.6 (11.6)                      ; 11.6 (11.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d5_stencil_2d24                                                                                                                                                                                                                                                            ; stencil_2d_i_llvm_fpga_mem_unnamed_5_stencil_2d0                 ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_stencil_2d6_stencil_2d30|                                                          ; 0.0 (0.0)            ; 11.9 (11.9)                      ; 11.9 (11.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d6_stencil_2d30                                                                                                                                                                                                                                                            ; stencil_2d_i_llvm_fpga_mem_unnamed_6_stencil_2d0                 ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going_stencil_2d8|                                                               ; 2.0 (0.0)            ; 2.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8                                                                                                                                                                                                                                                                 ; stencil_2d_i_llvm_fpga_pipeline_keep_going_0                     ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going_stencil_2d1|                                                            ; 2.0 (0.0)            ; 2.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1                                                                                                                                                                                                                  ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|pop2                                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                                   ; 1.5 (0.0)            ; 2.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|push                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                                         ; 1.5 (1.5)            ; 2.2 (2.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|push|staging_reg                                                                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_coalesce_i32_temp_331_pop40_stencil_2d32|                                                  ; 1.2 (0.0)            ; 2.2 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_coalesce_i32_temp_331_pop40_stencil_2d32                                                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_331_pop40_0         ; N/A          ;
;                               |thei_llvm_fpga_pop_coalesce_i32_temp_331_pop40_stencil_2d1|                                                ; 1.2 (1.2)            ; 2.2 (2.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_coalesce_i32_temp_331_pop40_stencil_2d32|thei_llvm_fpga_pop_coalesce_i32_temp_331_pop40_stencil_2d1                                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_exitcond1099_pop51_stencil_2d10|                                                        ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1099_pop51_stencil_2d10                                                                                                                                                                                                                                                          ; stencil_2d_i_llvm_fpga_pop_i1_exitcond1099_pop51_0               ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_exitcond1099_pop51_stencil_2d1|                                                      ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1099_pop51_stencil_2d10|thei_llvm_fpga_pop_i1_exitcond1099_pop51_stencil_2d1                                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp29100_pop52_stencil_2d59|                                                         ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp29100_pop52_stencil_2d59                                                                                                                                                                                                                                                           ; stencil_2d_i_llvm_fpga_pop_i1_notcmp29100_pop52_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp29100_pop52_stencil_2d1|                                                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp29100_pop52_stencil_2d59|thei_llvm_fpga_pop_i1_notcmp29100_pop52_stencil_2d1                                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp3493_pop46_stencil_2d55|                                                          ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp3493_pop46_stencil_2d55                                                                                                                                                                                                                                                            ; stencil_2d_i_llvm_fpga_pop_i1_notcmp3493_pop46_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp3493_pop46_stencil_2d1|                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp3493_pop46_stencil_2d55|thei_llvm_fpga_pop_i1_notcmp3493_pop46_stencil_2d1                                                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp3991_pop45_stencil_2d53|                                                          ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp3991_pop45_stencil_2d53                                                                                                                                                                                                                                                            ; stencil_2d_i_llvm_fpga_pop_i1_notcmp3991_pop45_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp3991_pop45_stencil_2d1|                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp3991_pop45_stencil_2d53|thei_llvm_fpga_pop_i1_notcmp3991_pop45_stencil_2d1                                                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups_pop42_stencil_2d4|                                                             ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop42_stencil_2d4                                                                                                                                                                                                                                                               ; stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop42_0                   ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups_pop42_stencil_2d1|                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop42_stencil_2d4|thei_llvm_fpga_pop_i2_cleanups_pop42_stencil_2d1                                                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_add3898_pop50_stencil_2d25|                                                            ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_add3898_pop50_stencil_2d25                                                                                                                                                                                                                                                              ; stencil_2d_i_llvm_fpga_pop_i32_add3898_pop50_0                   ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_add3898_pop50_stencil_2d1|                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_add3898_pop50_stencil_2d25|thei_llvm_fpga_pop_i32_add3898_pop50_stencil_2d1                                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_k2_032_pop39_stencil_2d18|                                                             ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_k2_032_pop39_stencil_2d18                                                                                                                                                                                                                                                               ; stencil_2d_i_llvm_fpga_pop_i32_k2_032_pop39_0                    ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_k2_032_pop39_stencil_2d1|                                                           ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_k2_032_pop39_stencil_2d18|thei_llvm_fpga_pop_i32_k2_032_pop39_stencil_2d1                                                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_mul33_add1897_pop49_stencil_2d19|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul33_add1897_pop49_stencil_2d19                                                                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_pop_i32_mul33_add1897_pop49_0             ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_mul33_add1897_pop49_stencil_2d1|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul33_add1897_pop49_stencil_2d19|thei_llvm_fpga_pop_i32_mul33_add1897_pop49_stencil_2d1                                                                                                                                                                                                 ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i3_fpga_indvars_iv5_pop38_stencil_2d37|                                                    ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv5_pop38_stencil_2d37                                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv5_pop38_0           ; N/A          ;
;                               |thei_llvm_fpga_pop_i3_fpga_indvars_iv5_pop38_stencil_2d1|                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv5_pop38_stencil_2d37|thei_llvm_fpga_pop_i3_fpga_indvars_iv5_pop38_stencil_2d1                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_exitcond1099_push51_stencil_2d11|                                                      ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1099_push51_stencil_2d11                                                                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_push_i1_exitcond1099_push51_0             ; N/A          ;
;                               |thei_llvm_fpga_push_i1_exitcond1099_push51_stencil_2d1|                                                    ; 0.8 (0.2)            ; 1.0 (0.2)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1099_push51_stencil_2d11|thei_llvm_fpga_push_i1_exitcond1099_push51_stencil_2d1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1099_push51_stencil_2d11|thei_llvm_fpga_push_i1_exitcond1099_push51_stencil_2d1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17|                                                          ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17                                                                                                                                                                                                                                                            ; stencil_2d_i_llvm_fpga_push_i1_lastiniteration_0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration_stencil_2d1|                                                        ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d1                                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                            ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d1|staging_reg                                                                                                                                                                                             ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp29100_push52_stencil_2d60|                                                       ; 0.9 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp29100_push52_stencil_2d60                                                                                                                                                                                                                                                         ; stencil_2d_i_llvm_fpga_push_i1_notcmp29100_push52_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp29100_push52_stencil_2d1|                                                     ; 0.9 (0.2)            ; 1.2 (0.2)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp29100_push52_stencil_2d60|thei_llvm_fpga_push_i1_notcmp29100_push52_stencil_2d1                                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp29100_push52_stencil_2d60|thei_llvm_fpga_push_i1_notcmp29100_push52_stencil_2d1|fifo                                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp3493_push46_stencil_2d56|                                                        ; 0.9 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3493_push46_stencil_2d56                                                                                                                                                                                                                                                          ; stencil_2d_i_llvm_fpga_push_i1_notcmp3493_push46_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp3493_push46_stencil_2d1|                                                      ; 0.9 (0.2)            ; 1.2 (0.2)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3493_push46_stencil_2d56|thei_llvm_fpga_push_i1_notcmp3493_push46_stencil_2d1                                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3493_push46_stencil_2d56|thei_llvm_fpga_push_i1_notcmp3493_push46_stencil_2d1|fifo                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp3991_push45_stencil_2d54|                                                        ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3991_push45_stencil_2d54                                                                                                                                                                                                                                                          ; stencil_2d_i_llvm_fpga_push_i1_notcmp3991_push45_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp3991_push45_stencil_2d1|                                                      ; 0.8 (0.2)            ; 1.2 (0.2)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3991_push45_stencil_2d54|thei_llvm_fpga_push_i1_notcmp3991_push45_stencil_2d1                                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3991_push45_stencil_2d54|thei_llvm_fpga_push_i1_notcmp3991_push45_stencil_2d1|fifo                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond_stencil_2d41|                                                              ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_stencil_2d41                                                                                                                                                                                                                                                                ; stencil_2d_i_llvm_fpga_push_i1_notexitcond_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond_stencil_2d1|                                                            ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_stencil_2d41|thei_llvm_fpga_push_i1_notexitcond_stencil_2d1                                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                            ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_stencil_2d41|thei_llvm_fpga_push_i1_notexitcond_stencil_2d1|staging_reg                                                                                                                                                                                                     ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups_push42_stencil_2d44|                                                          ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push42_stencil_2d44                                                                                                                                                                                                                                                            ; stencil_2d_i_llvm_fpga_push_i2_cleanups_push42_0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups_push42_stencil_2d1|                                                        ; 1.1 (0.2)            ; 1.1 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push42_stencil_2d44|thei_llvm_fpga_push_i2_cleanups_push42_stencil_2d1                                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push42_stencil_2d44|thei_llvm_fpga_push_i2_cleanups_push42_stencil_2d1|fifo                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_add3898_push50_stencil_2d26|                                                          ; 3.2 (0.0)            ; 3.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add3898_push50_stencil_2d26                                                                                                                                                                                                                                                            ; stencil_2d_i_llvm_fpga_push_i32_add3898_push50_0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i32_add3898_push50_stencil_2d1|                                                        ; 3.2 (0.2)            ; 3.3 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add3898_push50_stencil_2d26|thei_llvm_fpga_push_i32_add3898_push50_stencil_2d1                                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 3.0 (3.0)            ; 3.1 (3.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add3898_push50_stencil_2d26|thei_llvm_fpga_push_i32_add3898_push50_stencil_2d1|fifo                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_k2_032_push39_stencil_2d36|                                                           ; 3.3 (0.0)            ; 3.4 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_032_push39_stencil_2d36                                                                                                                                                                                                                                                             ; stencil_2d_i_llvm_fpga_push_i32_k2_032_push39_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i32_k2_032_push39_stencil_2d1|                                                         ; 3.3 (0.2)            ; 3.4 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_032_push39_stencil_2d36|thei_llvm_fpga_push_i32_k2_032_push39_stencil_2d1                                                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 3.1 (3.1)            ; 3.2 (3.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_032_push39_stencil_2d36|thei_llvm_fpga_push_i32_k2_032_push39_stencil_2d1|fifo                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_mul33_add1897_push49_stencil_2d20|                                                    ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul33_add1897_push49_stencil_2d20                                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_push_i32_mul33_add1897_push49_0           ; N/A          ;
;                               |thei_llvm_fpga_push_i32_mul33_add1897_push49_stencil_2d1|                                                  ; 1.8 (0.2)            ; 1.8 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul33_add1897_push49_stencil_2d20|thei_llvm_fpga_push_i32_mul33_add1897_push49_stencil_2d1                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul33_add1897_push49_stencil_2d20|thei_llvm_fpga_push_i32_mul33_add1897_push49_stencil_2d1|fifo                                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_temp_331_push40_stencil_2d34|                                                         ; 3.8 (0.0)            ; 10.8 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_331_push40_stencil_2d34                                                                                                                                                                                                                                                           ; stencil_2d_i_llvm_fpga_push_i32_temp_331_push40_0                ; N/A          ;
;                               |thei_llvm_fpga_push_i32_temp_331_push40_stencil_2d1|                                                       ; 3.8 (0.2)            ; 10.8 (0.2)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_331_push40_stencil_2d34|thei_llvm_fpga_push_i32_temp_331_push40_stencil_2d1                                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 3.5 (3.5)            ; 10.5 (10.5)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_331_push40_stencil_2d34|thei_llvm_fpga_push_i32_temp_331_push40_stencil_2d1|fifo                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i3_fpga_indvars_iv5_push38_stencil_2d46|                                                  ; 1.0 (0.0)            ; 1.4 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv5_push38_stencil_2d46                                                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv5_push38_0         ; N/A          ;
;                               |thei_llvm_fpga_push_i3_fpga_indvars_iv5_push38_stencil_2d1|                                                ; 1.0 (0.0)            ; 1.4 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv5_push38_stencil_2d46|thei_llvm_fpga_push_i3_fpga_indvars_iv5_push38_stencil_2d1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 1.0 (1.0)            ; 1.4 (1.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv5_push38_stencil_2d46|thei_llvm_fpga_push_i3_fpga_indvars_iv5_push38_stencil_2d1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                      |thestencil_2d_B13_merge_reg_aunroll_x|                                                                              ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thestencil_2d_B13_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                        ; stencil_2d_B13_merge_reg                                         ; N/A          ;
;                   |thestencil_2d_B13_branch|                                                                                              ; 1.0 (1.0)            ; 2.3 (2.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thestencil_2d_B13_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; stencil_2d_B13_branch                                            ; N/A          ;
;                   |thestencil_2d_B13_merge|                                                                                               ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thestencil_2d_B13_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; stencil_2d_B13_merge                                             ; N/A          ;
;                |thebb_stencil_2d_B13_sr_1_aunroll_x|                                                                                      ; 1.3 (1.3)            ; 7.0 (7.0)                        ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; stencil_2d_bb_B13_sr_1                                           ; N/A          ;
;                |thebb_stencil_2d_B1_start|                                                                                                ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_bb_B1_start                                           ; N/A          ;
;                   |thebb_stencil_2d_B1_start_stall_region|                                                                                ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; stencil_2d_bb_B1_start_stall_region                              ; N/A          ;
;                      |thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2|                                                       ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2                                                                                                                                                                                                                                                                                                                                                                                                       ; stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0        ; N/A          ;
;                         |theiord|                                                                                                         ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2|theiord                                                                                                                                                                                                                                                                                                                                                                                               ; hld_iord                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                                    ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                     ; hld_iord_stall_valid                                             ; N/A          ;
;                               |GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                               ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                         ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|                                                            ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                                                            ; stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0            ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1                                                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1_reg|                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1_reg                                                                                                                                                                                                                                                                                                                                                ; stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg        ; N/A          ;
;                      |thestencil_2d_B1_start_merge_reg|                                                                                   ; 0.4 (0.4)            ; 0.9 (0.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thestencil_2d_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                   ; stencil_2d_B1_start_merge_reg                                    ; N/A          ;
;                |thebb_stencil_2d_B2_sr_0_aunroll_x|                                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; stencil_2d_bb_B2_sr_0                                            ; N/A          ;
;                |thebb_stencil_2d_B3|                                                                                                      ; 240.9 (0.0)          ; 308.1 (0.0)                      ; 67.1 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 423 (0)             ; 440 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; stencil_2d_bb_B3                                                 ; N/A          ;
;                   |thebb_stencil_2d_B3_stall_region|                                                                                      ; 237.9 (0.0)          ; 305.2 (0.0)                      ; 67.3 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 418 (0)             ; 439 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; stencil_2d_bb_B3_stall_region                                    ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|                                          ; 236.7 (0.3)          ; 304.1 (0.5)                      ; 67.3 (0.2)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 417 (1)             ; 437 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                      ; stencil_2d_i_sfc_s_c0_in_for_body_s_c0_enter16114_stencil_2d1    ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|                          ; 21.5 (0.3)           ; 27.2 (0.5)                       ; 5.7 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                               ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit163_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|             ; 18.2 (0.0)           ; 23.7 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x                                                                                                                                                                                                              ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0|                              ; 18.2 (0.0)           ; 23.7 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                             ; 18.2 (2.0)           ; 23.7 (2.8)                       ; 5.5 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0|ms.acl_mid_speed_fifo_inst                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                     ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                   ; dpram_oa42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                    ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                    ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_full_detector|                   ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_full_detector                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_full_detector|                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_full_detector                                                                                                                         ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|                                 ; 214.9 (174.1)        ; 276.4 (223.1)                    ; 61.5 (49.0)                                       ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 395 (348)           ; 404 (311)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                                                      ; stencil_2d_i_sfc_logic_s_c0_in_for_body_0000ter16114_stencil_2d0 ; N/A          ;
;                            |i_masked73_stencil_2d115_delay|                                                                               ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|i_masked73_stencil_2d115_delay                                                                                                                                                                                                                                                                                       ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist15_sync_together157_aunroll_x_in_i_valid_15|                                                            ; 0.0 (0.0)            ; 3.0 (3.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist15_sync_together157_aunroll_x_in_i_valid_15                                                                                                                                                                                                                                                                    ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist30_i_arrayidx1_stencil_2d0_narrow_x_b_15_mem_dmem|                                                      ; 10.2 (0.0)           ; 12.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist30_i_arrayidx1_stencil_2d0_narrow_x_b_15_mem_dmem                                                                                                                                                                                                                                                              ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                            ; 10.2 (0.0)           ; 12.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist30_i_arrayidx1_stencil_2d0_narrow_x_b_15_mem_dmem|auto_generated                                                                                                                                                                                                                                               ; altera_syncram_nl62                                              ; N/A          ;
;                                  |altsyncram1|                                                                                            ; 10.2 (10.2)          ; 12.0 (12.0)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist30_i_arrayidx1_stencil_2d0_narrow_x_b_15_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                   ; altsyncram_a9a4                                                  ; N/A          ;
;                            |redist32_i_masked73_stencil_2d115_q_14|                                                                       ; 0.0 (0.0)            ; 3.2 (3.2)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist32_i_masked73_stencil_2d115_q_14                                                                                                                                                                                                                                                                               ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist36_i_first_cleanup_xor70_stencil_2d4_q_13|                                                              ; -0.2 (-0.2)          ; 3.2 (3.2)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor70_stencil_2d4_q_13                                                                                                                                                                                                                                                                      ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_stencil_2d102|                                                                      ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_memdep_stencil_2d102                                                                                                                                                                                                                                                                              ; stencil_2d_i_llvm_fpga_mem_memdep_0                              ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_stencil_2d1|                                                                     ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_memdep_stencil_2d102|thei_llvm_fpga_mem_memdep_stencil_2d1                                                                                                                                                                                                                                        ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_memdep_stencil_2d102|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write                                                                                                                                                                                                                        ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going64_stencil_2d6|                                                             ; 2.2 (0.0)            ; 2.8 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going64_stencil_2d6                                                                                                                                                                                                                                                                     ; stencil_2d_i_llvm_fpga_pipeline_keep_going64_0                   ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going64_stencil_2d1|                                                          ; 2.2 (0.0)            ; 2.8 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going64_stencil_2d6|thei_llvm_fpga_pipeline_keep_going64_stencil_2d1                                                                                                                                                                                                                    ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                                   ; 0.0 (0.0)            ; 0.2 (0.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going64_stencil_2d6|thei_llvm_fpga_pipeline_keep_going64_stencil_2d1|pop2                                                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                                   ; 2.2 (0.0)            ; 2.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going64_stencil_2d6|thei_llvm_fpga_pipeline_keep_going64_stencil_2d1|push                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                                         ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going64_stencil_2d6|thei_llvm_fpga_pipeline_keep_going64_stencil_2d1|push|staging_reg                                                                                                                                                                                                   ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop16_stencil_2d105|                                                   ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop16_stencil_2d105                                                                                                                                                                                                                                                           ; stencil_2d_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop16_0           ; N/A          ;
;                               |thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop16_stencil_2d1|                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop16_stencil_2d105|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop16_stencil_2d1                                                                                                                                                                                                  ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j_038_pop17_stencil_2d12|                                                              ; 2.6 (0.0)            ; 2.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_j_038_pop17_stencil_2d12                                                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_pop_i32_j_038_pop17_0                     ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j_038_pop17_stencil_2d1|                                                            ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_j_038_pop17_stencil_2d12|thei_llvm_fpga_pop_i32_j_038_pop17_stencil_2d1                                                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_cleanups67_pop19_stencil_2d2|                                                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups67_pop19_stencil_2d2                                                                                                                                                                                                                                                                   ; stencil_2d_i_llvm_fpga_pop_i4_cleanups67_pop19_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_cleanups67_pop19_stencil_2d1|                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups67_pop19_stencil_2d2|thei_llvm_fpga_pop_i4_cleanups67_pop19_stencil_2d1                                                                                                                                                                                                                ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i11_fpga_indvars_iv_push16_stencil_2d114|                                                 ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push16_stencil_2d114                                                                                                                                                                                                                                                         ; stencil_2d_i_llvm_fpga_push_i11_fpga_indvars_iv_push16_0         ; N/A          ;
;                               |thei_llvm_fpga_push_i11_fpga_indvars_iv_push16_stencil_2d1|                                                ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push16_stencil_2d114|thei_llvm_fpga_push_i11_fpga_indvars_iv_push16_stencil_2d1                                                                                                                                                                                              ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push16_stencil_2d114|thei_llvm_fpga_push_i11_fpga_indvars_iv_push16_stencil_2d1|fifo                                                                                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration66_stencil_2d11|                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration66_stencil_2d11                                                                                                                                                                                                                                                                ; stencil_2d_i_llvm_fpga_push_i1_lastiniteration66_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration66_stencil_2d1|                                                      ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration66_stencil_2d11|thei_llvm_fpga_push_i1_lastiniteration66_stencil_2d1                                                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration66_stencil_2d11|thei_llvm_fpga_push_i1_lastiniteration66_stencil_2d1|staging_reg                                                                                                                                                                                               ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond74_stencil_2d109|                                                           ; 11.9 (0.0)           ; 12.2 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond74_stencil_2d109                                                                                                                                                                                                                                                                   ; stencil_2d_i_llvm_fpga_push_i1_notexitcond74_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond74_stencil_2d1|                                                          ; 11.9 (0.0)           ; 12.2 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond74_stencil_2d109|thei_llvm_fpga_push_i1_notexitcond74_stencil_2d1                                                                                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 11.9 (0.0)           ; 12.2 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond74_stencil_2d109|thei_llvm_fpga_push_i1_notexitcond74_stencil_2d1|fifo                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                ; 9.2 (1.0)            ; 9.2 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond74_stencil_2d109|thei_llvm_fpga_push_i1_notexitcond74_stencil_2d1|fifo|fifo                                                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                             ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond74_stencil_2d109|thei_llvm_fpga_push_i1_notexitcond74_stencil_2d1|fifo|fifo|fifo                                                                                                                                                                                                   ; acl_ll_fifo                                                      ; N/A          ;
;                                     |staging_reg|                                                                                         ; 2.4 (2.4)            ; 3.0 (3.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond74_stencil_2d109|thei_llvm_fpga_push_i1_notexitcond74_stencil_2d1|fifo|staging_reg                                                                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_038_push17_stencil_2d104|                                                           ; 5.3 (0.0)            ; 5.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_j_038_push17_stencil_2d104                                                                                                                                                                                                                                                                   ; stencil_2d_i_llvm_fpga_push_i32_j_038_push17_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j_038_push17_stencil_2d1|                                                          ; 5.3 (0.2)            ; 5.3 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_j_038_push17_stencil_2d104|thei_llvm_fpga_push_i32_j_038_push17_stencil_2d1                                                                                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 5.1 (5.1)            ; 5.1 (5.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_j_038_push17_stencil_2d104|thei_llvm_fpga_push_i32_j_038_push17_stencil_2d1|fifo                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_cleanups67_push19_stencil_2d112|                                                       ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i4_cleanups67_push19_stencil_2d112                                                                                                                                                                                                                                                               ; stencil_2d_i_llvm_fpga_push_i4_cleanups67_push19_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i4_cleanups67_push19_stencil_2d1|                                                      ; 1.2 (0.2)            ; 1.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i4_cleanups67_push19_stencil_2d112|thei_llvm_fpga_push_i4_cleanups67_push19_stencil_2d1                                                                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i4_cleanups67_push19_stencil_2d112|thei_llvm_fpga_push_i4_cleanups67_push19_stencil_2d1|fifo                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_initerations62_push18_stencil_2d9|                                                     ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i4_initerations62_push18_stencil_2d9                                                                                                                                                                                                                                                             ; stencil_2d_i_llvm_fpga_push_i4_initerations62_push18_0           ; N/A          ;
;                               |thei_llvm_fpga_push_i4_initerations62_push18_stencil_2d1|                                                  ; 0.8 (0.2)            ; 1.2 (0.2)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i4_initerations62_push18_stencil_2d9|thei_llvm_fpga_push_i4_initerations62_push18_stencil_2d1                                                                                                                                                                                                    ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i4_initerations62_push18_stencil_2d9|thei_llvm_fpga_push_i4_initerations62_push18_stencil_2d1|fifo                                                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                      |thestencil_2d_B3_merge_reg_aunroll_x|                                                                               ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thestencil_2d_B3_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_B3_merge_reg                                          ; N/A          ;
;                   |thestencil_2d_B3_branch|                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thestencil_2d_B3_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; stencil_2d_B3_branch                                             ; N/A          ;
;                   |thestencil_2d_B3_merge|                                                                                                ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thestencil_2d_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_B3_merge                                              ; N/A          ;
;                |thebb_stencil_2d_B3_sr_1_aunroll_x|                                                                                       ; 1.3 (1.3)            ; 2.5 (2.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; stencil_2d_bb_B3_sr_1                                            ; N/A          ;
;                |thebb_stencil_2d_B4_sr_0_aunroll_x|                                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; stencil_2d_bb_B4_sr_0                                            ; N/A          ;
;                |thebb_stencil_2d_B5|                                                                                                      ; 232.2 (0.0)          ; 286.5 (0.0)                      ; 54.2 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 403 (0)             ; 405 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; stencil_2d_bb_B5                                                 ; N/A          ;
;                   |thebb_stencil_2d_B5_stall_region|                                                                                      ; 229.9 (0.0)          ; 284.1 (0.0)                      ; 54.2 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 399 (0)             ; 404 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; stencil_2d_bb_B5_stall_region                                    ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|                                         ; 228.7 (0.5)          ; 283.0 (0.5)                      ; 54.2 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 398 (1)             ; 402 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                     ; stencil_2d_i_sfc_s_c0_in_for_body8_s_c0_enter16615_stencil_2d1   ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|                         ; 21.5 (0.5)           ; 27.5 (0.5)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                             ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit170_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_data_fifo_aunroll_x|            ; 18.0 (0.0)           ; 24.0 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_data_fifo_aunroll_x                                                                                                                                                                                                           ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d0|                             ; 18.0 (0.0)           ; 24.0 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d0                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                             ; 18.0 (1.8)           ; 24.0 (3.0)                       ; 6.0 (1.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d0|ms.acl_mid_speed_fifo_inst                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                     ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                               ; dpram_oa42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                    ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                    ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_full_detector|                  ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_full_detector                                                                                                                                                                                                                 ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_full_detector|               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_full_detector                                                                                                                     ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|                                ; 206.7 (169.9)        ; 255.0 (206.6)                    ; 48.2 (36.7)                                       ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 376 (335)           ; 369 (283)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                                                    ; stencil_2d_i_sfc_logic_s_c0_in_for_body80000ter16615_stencil_2d0 ; N/A          ;
;                            |i_masked57_stencil_2d116_delay|                                                                               ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|i_masked57_stencil_2d116_delay                                                                                                                                                                                                                                                                                     ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist15_sync_together159_aunroll_x_in_i_valid_15|                                                            ; 0.0 (0.0)            ; 3.0 (3.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist15_sync_together159_aunroll_x_in_i_valid_15                                                                                                                                                                                                                                                                  ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist19_i_arrayidx122_stencil_2d0_narrow_x_b_15_mem_dmem|                                                    ; 10.2 (0.0)           ; 12.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist19_i_arrayidx122_stencil_2d0_narrow_x_b_15_mem_dmem                                                                                                                                                                                                                                                          ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                            ; 10.2 (0.0)           ; 12.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist19_i_arrayidx122_stencil_2d0_narrow_x_b_15_mem_dmem|auto_generated                                                                                                                                                                                                                                           ; altera_syncram_ti62                                              ; N/A          ;
;                                  |altsyncram1|                                                                                            ; 10.2 (10.2)          ; 12.0 (12.0)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist19_i_arrayidx122_stencil_2d0_narrow_x_b_15_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                               ; altsyncram_g6a4                                                  ; N/A          ;
;                            |redist32_i_masked57_stencil_2d116_q_14|                                                                       ; 0.2 (0.2)            ; 3.2 (3.2)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14                                                                                                                                                                                                                                                                             ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist36_i_first_cleanup_xor54_stencil_2d4_q_13|                                                              ; -0.0 (-0.0)          ; 3.5 (3.5)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13                                                                                                                                                                                                                                                                    ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_1_stencil_2d103|                                                                    ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_memdep_1_stencil_2d103                                                                                                                                                                                                                                                                          ; stencil_2d_i_llvm_fpga_mem_memdep_1_0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_1_stencil_2d1|                                                                   ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_memdep_1_stencil_2d103|thei_llvm_fpga_mem_memdep_1_stencil_2d1                                                                                                                                                                                                                                  ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_memdep_1_stencil_2d103|thei_llvm_fpga_mem_memdep_1_stencil_2d1|pipelined_write                                                                                                                                                                                                                  ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going48_stencil_2d6|                                                             ; 1.9 (0.0)            ; 2.4 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going48_stencil_2d6                                                                                                                                                                                                                                                                   ; stencil_2d_i_llvm_fpga_pipeline_keep_going48_0                   ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going48_stencil_2d1|                                                          ; 1.9 (0.0)            ; 2.4 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going48_stencil_2d6|thei_llvm_fpga_pipeline_keep_going48_stencil_2d1                                                                                                                                                                                                                  ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                                   ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going48_stencil_2d6|thei_llvm_fpga_pipeline_keep_going48_stencil_2d1|pop2                                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                                   ; 1.7 (0.0)            ; 2.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going48_stencil_2d6|thei_llvm_fpga_pipeline_keep_going48_stencil_2d1|push                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                                         ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going48_stencil_2d6|thei_llvm_fpga_pipeline_keep_going48_stencil_2d1|push|staging_reg                                                                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j4_037_pop21_stencil_2d12|                                                             ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_j4_037_pop21_stencil_2d12                                                                                                                                                                                                                                                                   ; stencil_2d_i_llvm_fpga_pop_i32_j4_037_pop21_0                    ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j4_037_pop21_stencil_2d1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_j4_037_pop21_stencil_2d12|thei_llvm_fpga_pop_i32_j4_037_pop21_stencil_2d1                                                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_cleanups51_pop23_stencil_2d2|                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups51_pop23_stencil_2d2                                                                                                                                                                                                                                                                 ; stencil_2d_i_llvm_fpga_pop_i4_cleanups51_pop23_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_cleanups51_pop23_stencil_2d1|                                                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups51_pop23_stencil_2d2|thei_llvm_fpga_pop_i4_cleanups51_pop23_stencil_2d1                                                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i5_fpga_indvars_iv2_pop20_stencil_2d106|                                                   ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i5_fpga_indvars_iv2_pop20_stencil_2d106                                                                                                                                                                                                                                                         ; stencil_2d_i_llvm_fpga_pop_i5_fpga_indvars_iv2_pop20_0           ; N/A          ;
;                               |thei_llvm_fpga_pop_i5_fpga_indvars_iv2_pop20_stencil_2d1|                                                  ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i5_fpga_indvars_iv2_pop20_stencil_2d106|thei_llvm_fpga_pop_i5_fpga_indvars_iv2_pop20_stencil_2d1                                                                                                                                                                                                ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration50_stencil_2d11|                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration50_stencil_2d11                                                                                                                                                                                                                                                              ; stencil_2d_i_llvm_fpga_push_i1_lastiniteration50_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration50_stencil_2d1|                                                      ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration50_stencil_2d11|thei_llvm_fpga_push_i1_lastiniteration50_stencil_2d1                                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration50_stencil_2d11|thei_llvm_fpga_push_i1_lastiniteration50_stencil_2d1|staging_reg                                                                                                                                                                                             ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond58_stencil_2d110|                                                           ; 11.0 (0.0)           ; 11.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond58_stencil_2d110                                                                                                                                                                                                                                                                 ; stencil_2d_i_llvm_fpga_push_i1_notexitcond58_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond58_stencil_2d1|                                                          ; 11.0 (0.0)           ; 11.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond58_stencil_2d110|thei_llvm_fpga_push_i1_notexitcond58_stencil_2d1                                                                                                                                                                                                                ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 11.0 (0.0)           ; 11.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond58_stencil_2d110|thei_llvm_fpga_push_i1_notexitcond58_stencil_2d1|fifo                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                ; 8.8 (0.7)            ; 8.8 (1.0)                        ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond58_stencil_2d110|thei_llvm_fpga_push_i1_notexitcond58_stencil_2d1|fifo|fifo                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                             ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond58_stencil_2d110|thei_llvm_fpga_push_i1_notexitcond58_stencil_2d1|fifo|fifo|fifo                                                                                                                                                                                                 ; acl_ll_fifo                                                      ; N/A          ;
;                                     |staging_reg|                                                                                         ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond58_stencil_2d110|thei_llvm_fpga_push_i1_notexitcond58_stencil_2d1|fifo|staging_reg                                                                                                                                                                                               ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j4_037_push21_stencil_2d105|                                                          ; 4.8 (0.0)            ; 4.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_j4_037_push21_stencil_2d105                                                                                                                                                                                                                                                                ; stencil_2d_i_llvm_fpga_push_i32_j4_037_push21_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j4_037_push21_stencil_2d1|                                                         ; 4.8 (0.2)            ; 4.8 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_j4_037_push21_stencil_2d105|thei_llvm_fpga_push_i32_j4_037_push21_stencil_2d1                                                                                                                                                                                                              ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_j4_037_push21_stencil_2d105|thei_llvm_fpga_push_i32_j4_037_push21_stencil_2d1|fifo                                                                                                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_cleanups51_push23_stencil_2d113|                                                       ; 1.1 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i4_cleanups51_push23_stencil_2d113                                                                                                                                                                                                                                                             ; stencil_2d_i_llvm_fpga_push_i4_cleanups51_push23_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i4_cleanups51_push23_stencil_2d1|                                                      ; 1.1 (0.3)            ; 1.3 (0.3)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i4_cleanups51_push23_stencil_2d113|thei_llvm_fpga_push_i4_cleanups51_push23_stencil_2d1                                                                                                                                                                                                        ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i4_cleanups51_push23_stencil_2d113|thei_llvm_fpga_push_i4_cleanups51_push23_stencil_2d1|fifo                                                                                                                                                                                                   ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_initerations46_push22_stencil_2d9|                                                     ; 1.1 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i4_initerations46_push22_stencil_2d9                                                                                                                                                                                                                                                           ; stencil_2d_i_llvm_fpga_push_i4_initerations46_push22_0           ; N/A          ;
;                               |thei_llvm_fpga_push_i4_initerations46_push22_stencil_2d1|                                                  ; 1.1 (0.2)            ; 1.2 (0.2)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i4_initerations46_push22_stencil_2d9|thei_llvm_fpga_push_i4_initerations46_push22_stencil_2d1                                                                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i4_initerations46_push22_stencil_2d9|thei_llvm_fpga_push_i4_initerations46_push22_stencil_2d1|fifo                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i5_fpga_indvars_iv2_push20_stencil_2d115|                                                 ; 1.9 (0.0)            ; 1.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv2_push20_stencil_2d115                                                                                                                                                                                                                                                       ; stencil_2d_i_llvm_fpga_push_i5_fpga_indvars_iv2_push20_0         ; N/A          ;
;                               |thei_llvm_fpga_push_i5_fpga_indvars_iv2_push20_stencil_2d1|                                                ; 1.9 (0.0)            ; 1.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv2_push20_stencil_2d115|thei_llvm_fpga_push_i5_fpga_indvars_iv2_push20_stencil_2d1                                                                                                                                                                                            ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv2_push20_stencil_2d115|thei_llvm_fpga_push_i5_fpga_indvars_iv2_push20_stencil_2d1|fifo                                                                                                                                                                                       ; acl_data_fifo                                                    ; N/A          ;
;                      |thestencil_2d_B5_merge_reg_aunroll_x|                                                                               ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thestencil_2d_B5_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_B5_merge_reg                                          ; N/A          ;
;                   |thestencil_2d_B5_branch|                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thestencil_2d_B5_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; stencil_2d_B5_branch                                             ; N/A          ;
;                   |thestencil_2d_B5_merge|                                                                                                ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thestencil_2d_B5_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_B5_merge                                              ; N/A          ;
;                |thebb_stencil_2d_B5_sr_1_aunroll_x|                                                                                       ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; stencil_2d_bb_B5_sr_1                                            ; N/A          ;
;                |thebb_stencil_2d_B6|                                                                                                      ; 39.0 (0.0)           ; 50.2 (0.0)                       ; 11.2 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 46 (0)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; stencil_2d_bb_B6                                                 ; N/A          ;
;                   |thebb_stencil_2d_B6_stall_region|                                                                                      ; 38.7 (0.3)           ; 49.8 (0.5)                       ; 11.2 (0.2)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 45 (1)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; stencil_2d_bb_B6_stall_region                                    ; N/A          ;
;                      |thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|                              ; 37.0 (0.3)           ; 48.0 (0.3)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 42 (1)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_i_sfc_s_c0_in_for_cond21_preh0000ter17416_stencil_2d1 ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|              ; 21.0 (0.0)           ; 29.2 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 20 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                       ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit178_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_data_fifo_aunroll_x| ; 18.0 (0.0)           ; 26.2 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_data_fifo_aunroll_x                                                                                                                                                                          ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d0|                  ; 18.0 (0.0)           ; 26.2 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d0                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                             ; 18.0 (1.8)           ; 26.2 (3.2)                       ; 8.2 (1.3)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d0|ms.acl_mid_speed_fifo_inst                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                     ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated   ; dpram_dc42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                    ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                    ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                           ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_full_detector|       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_full_detector                                                                                                                                                                                ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_full_detector|    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_full_detector                                                                         ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d0_aunroll_x|                     ; 15.7 (9.6)           ; 18.5 (12.2)                      ; 2.8 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (16)             ; 33 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                              ; stencil_2d_i_sfc_logic_s_c0_in_for_cond20000ter17416_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going41_stencil_2d2|                                                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going41_stencil_2d2                                                                                                                                                                                                                                             ; stencil_2d_i_llvm_fpga_pipeline_keep_going41_0                   ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going41_stencil_2d1|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going41_stencil_2d2|thei_llvm_fpga_pipeline_keep_going41_stencil_2d1                                                                                                                                                                                            ; acl_pipeline                                                     ; N/A          ;
;                            |thei_llvm_fpga_pop_i6_fpga_indvars_iv14_pop24_stencil_2d5|                                                    ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv14_pop24_stencil_2d5                                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv14_pop24_0          ; N/A          ;
;                               |thei_llvm_fpga_pop_i6_fpga_indvars_iv14_pop24_stencil_2d1|                                                 ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv14_pop24_stencil_2d5|thei_llvm_fpga_pop_i6_fpga_indvars_iv14_pop24_stencil_2d1                                                                                                                                                                          ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i32_r_036_push25_stencil_2d13|                                                            ; 2.9 (0.0)            ; 3.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_036_push25_stencil_2d13                                                                                                                                                                                                                                            ; stencil_2d_i_llvm_fpga_push_i32_r_036_push25_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i32_r_036_push25_stencil_2d1|                                                          ; 2.9 (0.0)            ; 3.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_036_push25_stencil_2d13|thei_llvm_fpga_push_i32_r_036_push25_stencil_2d1                                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                            ; 2.9 (2.9)            ; 3.1 (3.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_036_push25_stencil_2d13|thei_llvm_fpga_push_i32_r_036_push25_stencil_2d1|staging_reg                                                                                                                                                                               ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i6_fpga_indvars_iv14_push24_stencil_2d11|                                                 ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv14_push24_stencil_2d11                                                                                                                                                                                                                                 ; stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv14_push24_0        ; N/A          ;
;                               |thei_llvm_fpga_push_i6_fpga_indvars_iv14_push24_stencil_2d1|                                               ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv14_push24_stencil_2d11|thei_llvm_fpga_push_i6_fpga_indvars_iv14_push24_stencil_2d1                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv14_push24_stencil_2d11|thei_llvm_fpga_push_i6_fpga_indvars_iv14_push24_stencil_2d1|fifo                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                      |thestencil_2d_B6_merge_reg_aunroll_x|                                                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thestencil_2d_B6_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_B6_merge_reg                                          ; N/A          ;
;                   |thestencil_2d_B6_merge|                                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thestencil_2d_B6_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_B6_merge                                              ; N/A          ;
;                |thebb_stencil_2d_B6_sr_1_aunroll_x|                                                                                       ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; stencil_2d_bb_B6_sr_1                                            ; N/A          ;
;                |thebb_stencil_2d_B7|                                                                                                      ; 4.6 (0.0)            ; 17.6 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; stencil_2d_bb_B7                                                 ; N/A          ;
;                   |thebb_stencil_2d_B7_stall_region|                                                                                      ; 4.6 (0.0)            ; 17.6 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; stencil_2d_bb_B7_stall_region                                    ; N/A          ;
;                      |thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d3_stencil_2d1|                                                     ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d3_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                                                                 ; stencil_2d_i_iowr_bl_return_unnamed_stencil_2d3_stencil_2d0      ; N/A          ;
;                         |theiowr|                                                                                                         ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d3_stencil_2d1|theiowr                                                                                                                                                                                                                                                                                                                                                                                                         ; hld_iowr                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                    ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d3_stencil_2d1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                               ; hld_iowr_stall_valid                                             ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_i32_add4327_stencil_2d0|                                                                   ; 1.0 (0.0)            ; 13.5 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_ffwd_dest_i32_add4327_stencil_2d0                                                                                                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_i_llvm_fpga_ffwd_dest_i32_add4327_0                   ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_i32_add4327_stencil_2d1|                                                                ; 1.0 (1.0)            ; 13.5 (13.5)                      ; 12.5 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_ffwd_dest_i32_add4327_stencil_2d0|thei_llvm_fpga_ffwd_dest_i32_add4327_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                              ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d2|                                                             ; 1.9 (0.0)            ; 2.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d2                                                                                                                                                                                                                                                                                                                                                                                                                         ; stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0             ; N/A          ;
;                         |thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|                                                          ; 1.9 (0.0)            ; 2.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d2|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                         ; 1.9 (1.9)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d2|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|fifo                                                                                                                                                                                                                                                                                                                                                             ; acl_token_fifo_counter                                           ; N/A          ;
;                |thebb_stencil_2d_B7_sr_0_aunroll_x|                                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; stencil_2d_bb_B7_sr_0                                            ; N/A          ;
;                |thebb_stencil_2d_B8|                                                                                                      ; 62.9 (0.0)           ; 75.4 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 82 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; stencil_2d_bb_B8                                                 ; N/A          ;
;                   |thebb_stencil_2d_B8_stall_region|                                                                                      ; 60.1 (0.5)           ; 72.7 (0.5)                       ; 12.6 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 71 (1)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; stencil_2d_bb_B8_stall_region                                    ; N/A          ;
;                      |thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|                              ; 55.8 (0.5)           ; 68.2 (0.5)                       ; 12.4 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 68 (1)              ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_i_sfc_s_c0_in_for_cond25_preh0000ter18217_stencil_2d1 ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x|              ; 31.0 (0.0)           ; 38.2 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 20 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                       ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit188_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_data_fifo_aunroll_x| ; 28.0 (0.0)           ; 35.2 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_data_fifo_aunroll_x                                                                                                                                                                          ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d0|                  ; 28.0 (0.0)           ; 35.2 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d0                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                             ; 28.0 (2.0)           ; 35.2 (2.8)                       ; 7.2 (0.8)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d0|ms.acl_mid_speed_fifo_inst                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                     ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                 ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated   ; dpram_fc42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                    ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                    ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                           ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_full_detector|       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_full_detector                                                                                                                                                                                ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_full_detector|    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_full_detector                                                                         ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|                     ; 24.2 (6.5)           ; 29.4 (10.7)                      ; 5.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (16)             ; 49 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                              ; stencil_2d_i_sfc_logic_s_c0_in_for_cond20000ter18217_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going36_stencil_2d2|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going36_stencil_2d2                                                                                                                                                                                                                                             ; stencil_2d_i_llvm_fpga_pipeline_keep_going36_0                   ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going36_stencil_2d1|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going36_stencil_2d2|thei_llvm_fpga_pipeline_keep_going36_stencil_2d1                                                                                                                                                                                            ; acl_pipeline                                                     ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp3989_pop30_stencil_2d17|                                                          ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp3989_pop30_stencil_2d17                                                                                                                                                                                                                                          ; stencil_2d_i_llvm_fpga_pop_i1_notcmp3989_pop30_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp3989_pop30_stencil_2d1|                                                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp3989_pop30_stencil_2d17|thei_llvm_fpga_pop_i1_notcmp3989_pop30_stencil_2d1                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_c_035_pop27_stencil_2d10|                                                              ; 4.0 (0.0)            ; 4.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_035_pop27_stencil_2d10                                                                                                                                                                                                                                              ; stencil_2d_i_llvm_fpga_pop_i32_c_035_pop27_0                     ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_c_035_pop27_stencil_2d1|                                                            ; 4.0 (4.0)            ; 4.7 (4.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_035_pop27_stencil_2d10|thei_llvm_fpga_pop_i32_c_035_pop27_stencil_2d1                                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_r_036_pop2583_pop28_stencil_2d13|                                                      ; 2.3 (0.0)            ; 2.4 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_036_pop2583_pop28_stencil_2d13                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_pop_i32_r_036_pop2583_pop28_0             ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_r_036_pop2583_pop28_stencil_2d1|                                                    ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_036_pop2583_pop28_stencil_2d13|thei_llvm_fpga_pop_i32_r_036_pop2583_pop28_stencil_2d1                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i6_fpga_indvars_iv11_pop26_stencil_2d3|                                                    ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv11_pop26_stencil_2d3                                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv11_pop26_0          ; N/A          ;
;                               |thei_llvm_fpga_pop_i6_fpga_indvars_iv11_pop26_stencil_2d1|                                                 ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv11_pop26_stencil_2d3|thei_llvm_fpga_pop_i6_fpga_indvars_iv11_pop26_stencil_2d1                                                                                                                                                                          ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp3989_push30_stencil_2d18|                                                        ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3989_push30_stencil_2d18                                                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_push_i1_notcmp3989_push30_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp3989_push30_stencil_2d1|                                                      ; 1.0 (0.2)            ; 1.0 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3989_push30_stencil_2d18|thei_llvm_fpga_push_i1_notcmp3989_push30_stencil_2d1                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3989_push30_stencil_2d18|thei_llvm_fpga_push_i1_notcmp3989_push30_stencil_2d1|fifo                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_c_035_push27_stencil_2d12|                                                            ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_035_push27_stencil_2d12                                                                                                                                                                                                                                            ; stencil_2d_i_llvm_fpga_push_i32_c_035_push27_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i32_c_035_push27_stencil_2d1|                                                          ; 3.8 (0.2)            ; 3.8 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_035_push27_stencil_2d12|thei_llvm_fpga_push_i32_c_035_push27_stencil_2d1                                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_035_push27_stencil_2d12|thei_llvm_fpga_push_i32_c_035_push27_stencil_2d1|fifo                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_r_036_pop2583_push28_stencil_2d14|                                                    ; 3.1 (0.0)            ; 3.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_036_pop2583_push28_stencil_2d14                                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_push_i32_r_036_pop2583_push28_0           ; N/A          ;
;                               |thei_llvm_fpga_push_i32_r_036_pop2583_push28_stencil_2d1|                                                  ; 3.1 (0.2)            ; 3.2 (0.2)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_036_pop2583_push28_stencil_2d14|thei_llvm_fpga_push_i32_r_036_pop2583_push28_stencil_2d1                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_036_pop2583_push28_stencil_2d14|thei_llvm_fpga_push_i32_r_036_pop2583_push28_stencil_2d1|fifo                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i6_fpga_indvars_iv11_push26_stencil_2d9|                                                  ; 2.3 (0.0)            ; 2.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv11_push26_stencil_2d9                                                                                                                                                                                                                                  ; stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv11_push26_0        ; N/A          ;
;                               |thei_llvm_fpga_push_i6_fpga_indvars_iv11_push26_stencil_2d1|                                               ; 2.3 (0.0)            ; 2.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv11_push26_stencil_2d9|thei_llvm_fpga_push_i6_fpga_indvars_iv11_push26_stencil_2d1                                                                                                                                                                      ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv11_push26_stencil_2d9|thei_llvm_fpga_push_i6_fpga_indvars_iv11_push26_stencil_2d1|fifo                                                                                                                                                                 ; acl_data_fifo                                                    ; N/A          ;
;                      |thestencil_2d_B8_merge_reg_aunroll_x|                                                                               ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thestencil_2d_B8_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_B8_merge_reg                                          ; N/A          ;
;                   |thestencil_2d_B8_merge|                                                                                                ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thestencil_2d_B8_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_B8_merge                                              ; N/A          ;
;                |thebb_stencil_2d_B8_sr_1_aunroll_x|                                                                                       ; 0.5 (0.5)            ; 6.2 (6.2)                        ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; stencil_2d_bb_B8_sr_1                                            ; N/A          ;
;                |thebb_stencil_2d_B9|                                                                                                      ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; stencil_2d_bb_B9                                                 ; N/A          ;
;                   |thestencil_2d_B9_branch|                                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thestencil_2d_B9_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; stencil_2d_B9_branch                                             ; N/A          ;
;                |thebb_stencil_2d_B9_sr_0_aunroll_x|                                                                                       ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; stencil_2d_bb_B9_sr_0                                            ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going31_stencil_2d2_sr|                                                                      ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going31_stencil_2d2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; stencil_2d_i_llvm_fpga_pipeline_keep_going31_2_sr                ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going36_stencil_2d2_sr|                                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going36_stencil_2d2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; stencil_2d_i_llvm_fpga_pipeline_keep_going36_2_sr                ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going41_stencil_2d2_sr|                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going41_stencil_2d2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; stencil_2d_i_llvm_fpga_pipeline_keep_going41_2_sr                ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going48_stencil_2d6_sr|                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going48_stencil_2d6_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; stencil_2d_i_llvm_fpga_pipeline_keep_going48_6_sr                ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going64_stencil_2d6_sr|                                                                      ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going64_stencil_2d6_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; stencil_2d_i_llvm_fpga_pipeline_keep_going64_6_sr                ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going_stencil_2d8_sr|                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going_stencil_2d8_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; stencil_2d_i_llvm_fpga_pipeline_keep_going_8_sr                  ; N/A          ;
;                |theloop_limiter_stencil_2d0|                                                                                              ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; stencil_2d_loop_limiter_0                                        ; N/A          ;
;                   |thelimiter|                                                                                                            ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_stencil_2d1|                                                                                              ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; stencil_2d_loop_limiter_1                                        ; N/A          ;
;                   |thelimiter|                                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d1|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_stencil_2d2|                                                                                              ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; stencil_2d_loop_limiter_2                                        ; N/A          ;
;                   |thelimiter|                                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d2|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_stencil_2d3|                                                                                              ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; stencil_2d_loop_limiter_3                                        ; N/A          ;
;                   |thelimiter|                                                                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d3|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_stencil_2d4|                                                                                              ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; stencil_2d_loop_limiter_4                                        ; N/A          ;
;                   |thelimiter|                                                                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d4|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_stencil_2d5|                                                                                              ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; stencil_2d_loop_limiter_5                                        ; N/A          ;
;                   |thelimiter|                                                                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d5|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_loop_limiter                                                 ; N/A          ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                   ;
+-------------------------------------------------------+---------------------------+---------------------------+
; Statistic                                             ; |                         ; stencil_2d_inst           ;
+-------------------------------------------------------+---------------------------+---------------------------+
; ALMs needed [=A-B+C]                                  ; 845.5 / 427200 ( < 1 % )  ; 826.5 / 427200 ( < 1 % )  ;
;     [A] ALMs used in final placement                  ; 1150.0 / 427200 ( < 1 % ) ; 1133.0 / 427200 ( < 1 % ) ;
;     [B] Estimate of ALMs recoverable by dense packing ; 323.5 / 427200 ( < 1 % )  ; 306.5 / 427200 ( < 1 % )  ;
;     [C] Estimate of ALMs unavailable                  ; 19.0 / 427200 ( < 1 % )   ; 0.0 / 427200 ( 0 % )      ;
; ALMs used for memory                                  ; 110.0                     ; 110.0                     ;
; Combinational ALUTs                                   ; 1327                      ; 1327                      ;
; Dedicated Logic Registers                             ; 1849 / 1708800 ( < 1 % )  ; 1810 / 1708800 ( < 1 % )  ;
; I/O Registers                                         ; 0                         ; 0                         ;
; Block Memory Bits                                     ; 32768                     ; 32768                     ;
; M20Ks                                                 ; 2 / 2713 ( < 1 % )        ; 2 / 2713 ( < 1 % )        ;
; DSP Blocks                                            ; 2 / 1518 ( < 1 % )        ; 2 / 1518 ( < 1 % )        ;
; Pins                                                  ; 0                         ; 0                         ;
; Virtual Pins                                          ; 38                        ; 0                         ;
; IOPLLs                                                ; 0                         ; 0                         ;
;                                                       ;                           ;                           ;
; Region Placement                                      ; -                         ; -                         ;
;                                                       ;                           ;                           ;
; Partition Ports                                       ;                           ;                           ;
;     -- Input Ports                                    ; 0                         ; 4                         ;
;     -- Output Ports                                   ; 0                         ; 34                        ;
;                                                       ;                           ;                           ;
; Connections                                           ;                           ;                           ;
;     -- Input Connections                              ; 3446                      ; 34                        ;
;     -- Registered Input Connections                   ; 1362                      ; 32                        ;
;     -- Output Connections                             ; 34                        ; 3446                      ;
;     -- Registered Output Connections                  ; 34                        ; 3204                      ;
;                                                       ;                           ;                           ;
; Internal Connections                                  ;                           ;                           ;
;     -- Total Connections                              ; 3562                      ; 12407                     ;
;     -- Registered Connections                         ; 1432                      ; 8588                      ;
;                                                       ;                           ;                           ;
; External Connections                                  ;                           ;                           ;
;     -- |                                              ; 0                         ; 3480                      ;
;     -- stencil_2d_inst                                ; 3480                      ; 0                         ;
+-------------------------------------------------------+---------------------------+---------------------------+


+---------------------------------------------+
; Non-Global High Fan-Out Signals             ;
+----------------+---------+------------------+
; Name           ; Fan-Out ; Physical Fan-Out ;
+----------------+---------+------------------+
; sync_resetn[2] ; 1349    ; 117              ;
+----------------+---------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                           ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                  ; M20K block ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 1024                        ; 31                          ; 1024                        ; 32                          ; 32768               ; 2           ; 0     ; None ; M20K_X106_Y73_N0, M20K_X106_Y75_N0 ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                                                 ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X117_Y81_N0, LAB_X114_Y75_N0   ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 480          ; 32           ; 480          ; yes                    ; no                      ; no                     ; yes                     ; 15360 ; 32                          ; 19                          ; 32                          ; 19                          ; 608                 ; 0           ; 1     ; None ; LAB_X117_Y73_N0                    ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 448          ; 32           ; 448          ; yes                    ; no                      ; no                     ; yes                     ; 14336 ; 32                          ; 4                           ; 32                          ; 4                           ; 128                 ; 0           ; 1     ; None ; LAB_X117_Y72_N0                    ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 24           ; 32           ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 768   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X109_Y78_N0                    ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist30_i_arrayidx1_stencil_2d0_narrow_x_b_15_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 12           ; 10           ; 12           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 120   ; 12                          ; 10                          ; 12                          ; 10                          ; 120                 ; 0           ; 1     ; None ; LAB_X109_Y75_N0                    ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 24           ; 32           ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 768   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X109_Y81_N0                    ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist19_i_arrayidx122_stencil_2d0_narrow_x_b_15_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 12           ; 4            ; 12           ; 4            ; yes                    ; no                      ; no                     ; yes                     ; 48    ; 12                          ; 4                           ; 12                          ; 4                           ; 48                  ; 0           ; 1     ; None ; LAB_X111_Y76_N0                    ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; no                     ; yes                     ; 4096  ; 32                          ; 10                          ; 32                          ; 10                          ; 320                 ; 0           ; 1     ; None ; LAB_X119_Y80_N0                    ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond25_preheader_stencil_2ds_c0_exit188_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 256          ; 32           ; 256          ; yes                    ; no                      ; no                     ; yes                     ; 8192  ; 32                          ; 21                          ; 32                          ; 21                          ; 672                 ; 0           ; 2     ; None ; LAB_X119_Y78_N0, LAB_X119_Y77_N0   ; Don't care          ;                 ;                 ;          ;                        ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                                                                                                                                                                            ;
+-----------------------+-------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                                                                                                                                                                                         ;
+-----------------------+-------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; M20K_X106_Y75_N0      ; 12288                   ; 60.0                          ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X106_Y73_N0      ; 20480                   ; 100.0                         ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM ;
+-----------------------+-------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of Two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+----------------+
; Place Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Tue Apr  4 22:16:39 2023
    Info: System process ID: 34818
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/dirren/IntelHLS/stencil2d/test-fpga.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (11165): Fitter preparation operations ending: elapsed time is 00:01:03
Info (18252): The Fitter is using Physical Synthesis.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:09
Info (11888): Total time spent on timing analysis during Global Placement is 1.82 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:48
Info (11888): Total time spent on timing analysis during Global Placement is 0.01 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during Placement is 0.00 seconds.


