#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002b0109e0680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002b0109e1b40 .scope module, "gradient_tb" "gradient_tb" 3 10;
 .timescale -9 -12;
P_000002b0109bbee0 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_000002b0109bbf18 .param/l "HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_000002b0109bbf50 .param/l "WIDTH" 0 3 12, +C4<00000000000000000000000001000000>;
v000002b010a2b740_0 .var "clk_in", 0 0;
v000002b010a2b240_0 .net "gradient_done", 0 0, v000002b010962d80_0;  1 drivers
v000002b010a2b420_0 .net "pixel_in", 7 0, L_000002b0109b5780;  1 drivers
v000002b010a2c570_0 .net "read_addr", 11 0, v000002b0109b0500_0;  1 drivers
v000002b010a2c2f0_0 .net "read_addr_valid", 0 0, v000002b0109b05a0_0;  1 drivers
v000002b010a2d010_0 .var "rst_in", 0 0;
v000002b010a2dbf0_0 .var "start_in", 0 0;
v000002b010a2c110_0 .net "x_pixel_out", 7 0, v000002b010a2b2e0_0;  1 drivers
v000002b010a2d790_0 .net "x_write_addr", 11 0, v000002b010a2aac0_0;  1 drivers
v000002b010a2c430_0 .net "x_write_valid", 0 0, v000002b010a2ade0_0;  1 drivers
v000002b010a2cf70_0 .net "y_pixel_out", 7 0, v000002b010a2aa20_0;  1 drivers
v000002b010a2cc50_0 .net "y_write_addr", 11 0, v000002b010a2a8e0_0;  1 drivers
v000002b010a2cd90_0 .net "y_write_valid", 0 0, v000002b010a2ab60_0;  1 drivers
S_000002b0109b0230 .scope module, "gradient" "gradient_image" 3 51, 4 5 0, S_000002b0109e1b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "x_write_addr";
    .port_info 6 /OUTPUT 1 "x_write_valid";
    .port_info 7 /OUTPUT 8 "x_pixel_out";
    .port_info 8 /OUTPUT 12 "y_write_addr";
    .port_info 9 /OUTPUT 1 "y_write_valid";
    .port_info 10 /OUTPUT 8 "y_pixel_out";
    .port_info 11 /INPUT 1 "start_in";
    .port_info 12 /OUTPUT 1 "gradient_done";
P_000002b0109e1cd0 .param/l "BIT_DEPTH" 0 4 8, +C4<00000000000000000000000000001000>;
P_000002b0109e1d08 .param/l "HEIGHT" 0 4 7, +C4<00000000000000000000000001000000>;
P_000002b0109e1d40 .param/l "WIDTH" 0 4 6, +C4<00000000000000000000000001000000>;
enum000002b0109bbd20 .enum2/s (32)
   "IDLE" 0,
   "READ_X1" 1,
   "READ_X2" 2,
   "WRITE_X" 3,
   "READ_Y1" 4,
   "READ_Y2" 5,
   "WRITE_Y" 6
 ;
v000002b010963570_0 .var "busy", 0 0;
v000002b010963420_0 .var "center_addr_x", 5 0;
v000002b0109d6010_0 .var "center_addr_y", 5 0;
v000002b0109b03c0_0 .net "clk_in", 0 0, v000002b010a2b740_0;  1 drivers
v000002b0109b0460_0 .net "ext_pixel_in", 7 0, L_000002b0109b5780;  alias, 1 drivers
v000002b0109b0500_0 .var "ext_read_addr", 11 0;
v000002b0109b05a0_0 .var "ext_read_addr_valid", 0 0;
v000002b010962ce0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000002b010962d80_0 .var "gradient_done", 0 0;
v000002b010962e20_0 .var/s "pixel1_signed", 8 0;
v000002b010962ec0_0 .var/s "pixel2_signed", 8 0;
v000002b010a2b1a0_0 .net "rst_in", 0 0, v000002b010a2d010_0;  1 drivers
v000002b010a2b600_0 .net "start_in", 0 0, v000002b010a2dbf0_0;  1 drivers
v000002b010a2ac00_0 .var/2s "state", 31 0;
v000002b010a2b2e0_0 .var "x_pixel_out", 7 0;
v000002b010a2aac0_0 .var "x_write_addr", 11 0;
v000002b010a2ade0_0 .var "x_write_valid", 0 0;
v000002b010a2aa20_0 .var "y_pixel_out", 7 0;
v000002b010a2a8e0_0 .var "y_write_addr", 11 0;
v000002b010a2ab60_0 .var "y_write_valid", 0 0;
E_000002b0109de8a0 .event posedge, v000002b0109b03c0_0;
S_000002b010a2b8a0 .scope module, "image" "xilinx_single_port_ram_read_first" 3 40, 5 10 0, S_000002b0109e1b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000002b010963070 .param/str "INIT_FILE" 0 5 14, "util/image.mem";
P_000002b0109630a8 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000002b0109630e0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000002b010963118 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v000002b010a2b560 .array "BRAM", 0 4095, 7 0;
v000002b010a2aca0_0 .net "addra", 11 0, v000002b0109b0500_0;  alias, 1 drivers
v000002b010a2b380_0 .net "clka", 0 0, v000002b010a2b740_0;  alias, 1 drivers
L_000002b010a90088 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002b010a2b6a0_0 .net "dina", 7 0, L_000002b010a90088;  1 drivers
v000002b010a2b7e0_0 .net "douta", 7 0, L_000002b0109b5780;  alias, 1 drivers
v000002b010a2ae80_0 .net "ena", 0 0, v000002b0109b05a0_0;  alias, 1 drivers
v000002b010a2a980_0 .var "ram_data", 7 0;
L_000002b010a90118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002b010a2afc0_0 .net "regcea", 0 0, L_000002b010a90118;  1 drivers
v000002b010a2af20_0 .net "rsta", 0 0, v000002b010a2d010_0;  alias, 1 drivers
L_000002b010a900d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b010a2b060_0 .net "wea", 0 0, L_000002b010a900d0;  1 drivers
S_000002b010a2ba30 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000002b010a2b8a0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002b010a2ba30
v000002b010a2b100_0 .var/i "depth", 31 0;
TD_gradient_tb.image.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000002b010a2b100_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002b010a2b100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b010a2b100_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000002b010a2bbc0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000002b010a2b8a0;
 .timescale -9 -12;
L_000002b0109b5780 .functor BUFZ 8, v000002b010a2b4c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002b010a2b4c0_0 .var "douta_reg", 7 0;
S_000002b010a2bd50 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000002b010a2b8a0;
 .timescale -9 -12;
    .scope S_000002b010a2bd50;
T_1 ;
    %vpi_call/w 5 33 "$readmemh", P_000002b010963070, v000002b010a2b560, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002b010a2bbc0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002b010a2b4c0_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_000002b010a2bbc0;
T_3 ;
    %wait E_000002b0109de8a0;
    %load/vec4 v000002b010a2af20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002b010a2b4c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002b010a2afc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002b010a2a980_0;
    %assign/vec4 v000002b010a2b4c0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002b010a2b8a0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002b010a2a980_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_000002b010a2b8a0;
T_5 ;
    %wait E_000002b0109de8a0;
    %load/vec4 v000002b010a2ae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002b010a2b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002b010a2b6a0_0;
    %load/vec4 v000002b010a2aca0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b010a2b560, 0, 4;
T_5.2 ;
    %load/vec4 v000002b010a2aca0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002b010a2b560, 4;
    %assign/vec4 v000002b010a2a980_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002b0109b0230;
T_6 ;
    %wait E_000002b0109de8a0;
    %load/vec4 v000002b0109b05a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002b010962ce0_0, 4, 1;
    %load/vec4 v000002b010962ce0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002b010962ce0_0, 4, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000002b0109b0230;
T_7 ;
    %wait E_000002b0109de8a0;
    %load/vec4 v000002b010a2b1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b010a2ac00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b010963570_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002b010963420_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002b0109d6010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b010962d80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002b0109b05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b0109b05a0_0, 0;
T_7.2 ;
    %load/vec4 v000002b010a2ade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b010a2ade0_0, 0;
T_7.4 ;
    %load/vec4 v000002b010a2ab60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b010a2ab60_0, 0;
T_7.6 ;
    %load/vec4 v000002b010962d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b010962d80_0, 0;
T_7.8 ;
    %load/vec4 v000002b010a2ac00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %jmp T_7.17;
T_7.10 ;
    %load/vec4 v000002b010a2b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002b010a2ac00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002b010963420_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002b0109d6010_0, 0;
T_7.18 ;
    %jmp T_7.17;
T_7.11 ;
    %load/vec4 v000002b010963420_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_7.20, 8;
    %load/vec4 v000002b010963420_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %load/vec4 v000002b010963420_0;
    %pad/u 32;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %load/vec4 v000002b0109d6010_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002b0109b0500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b0109b05a0_0, 0;
    %load/vec4 v000002b010962ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002b0109b0460_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002b010962e20_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002b010a2ac00_0, 0;
T_7.22 ;
    %jmp T_7.17;
T_7.12 ;
    %load/vec4 v000002b010963420_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_7.24, 8;
    %load/vec4 v000002b010963420_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_7.25, 8;
T_7.24 ; End of true expr.
    %load/vec4 v000002b010963420_0;
    %pad/u 32;
    %jmp/0 T_7.25, 8;
 ; End of false expr.
    %blend;
T_7.25;
    %load/vec4 v000002b0109d6010_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002b0109b0500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b0109b05a0_0, 0;
    %load/vec4 v000002b010962ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002b0109b0460_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002b010962ec0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002b010a2ac00_0, 0;
T_7.26 ;
    %jmp T_7.17;
T_7.13 ;
    %load/vec4 v000002b010963420_0;
    %pad/u 32;
    %load/vec4 v000002b0109d6010_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002b010a2aac0_0, 0;
    %load/vec4 v000002b010962ec0_0;
    %load/vec4 v000002b010962e20_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v000002b010a2b2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b010a2ade0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000002b010a2ac00_0, 0;
    %jmp T_7.17;
T_7.14 ;
    %load/vec4 v000002b010963420_0;
    %pad/u 32;
    %load/vec4 v000002b0109d6010_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_7.28, 8;
    %load/vec4 v000002b0109d6010_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_7.29, 8;
T_7.28 ; End of true expr.
    %load/vec4 v000002b0109d6010_0;
    %pad/u 32;
    %jmp/0 T_7.29, 8;
 ; End of false expr.
    %blend;
T_7.29;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002b0109b0500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b0109b05a0_0, 0;
    %load/vec4 v000002b010962ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.30, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002b0109b0460_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002b010962e20_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000002b010a2ac00_0, 0;
T_7.30 ;
    %jmp T_7.17;
T_7.15 ;
    %load/vec4 v000002b010963420_0;
    %pad/u 32;
    %load/vec4 v000002b0109d6010_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_7.32, 8;
    %load/vec4 v000002b0109d6010_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_7.33, 8;
T_7.32 ; End of true expr.
    %load/vec4 v000002b0109d6010_0;
    %pad/u 32;
    %jmp/0 T_7.33, 8;
 ; End of false expr.
    %blend;
T_7.33;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002b0109b0500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b0109b05a0_0, 0;
    %load/vec4 v000002b010962ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.34, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002b0109b0460_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002b010962ec0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000002b010a2ac00_0, 0;
T_7.34 ;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v000002b010963420_0;
    %pad/u 32;
    %load/vec4 v000002b0109d6010_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002b010a2a8e0_0, 0;
    %load/vec4 v000002b010962ec0_0;
    %load/vec4 v000002b010962e20_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v000002b010a2aa20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b010a2ab60_0, 0;
    %load/vec4 v000002b010963420_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_7.36, 4;
    %load/vec4 v000002b0109d6010_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_7.38, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002b010963420_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002b0109d6010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b010962d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b010a2ac00_0, 0;
    %jmp T_7.39;
T_7.38 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002b010963420_0, 0;
    %load/vec4 v000002b0109d6010_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002b0109d6010_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002b010a2ac00_0, 0;
T_7.39 ;
    %jmp T_7.37;
T_7.36 ;
    %load/vec4 v000002b010963420_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002b010963420_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002b010a2ac00_0, 0;
T_7.37 ;
    %jmp T_7.17;
T_7.17 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002b0109e1b40;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v000002b010a2b740_0;
    %nor/r;
    %store/vec4 v000002b010a2b740_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000002b0109e1b40;
T_9 ;
    %vpi_call/w 3 70 "$dumpfile", "gradient.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002b0109e1b40 {0 0 0};
    %vpi_call/w 3 72 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b010a2b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b010a2d010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b010a2dbf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b010a2b740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b010a2d010_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b010a2b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b010a2d010_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b010a2dbf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b010a2dbf0_0, 0, 1;
    %delay 350000000, 0;
    %vpi_call/w 3 89 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 90 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/gradient_tb.sv";
    "hdl/gradient.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
