[I] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 16:03:27 2019
[I] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/prebuf_resynth.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/prebuf_resynth.tcl
[I] User: dmitriev
[I] Host: mos018
[I] 
[I] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] Setting device name = n3xst150f
[I] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] Reading snapshot ../snapshots/ar/detail_placement_part_1/layout.rdb
[I] Reading technology libraries
[I]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I]   Analyzing port list from liberty models
[I]     Found 544 internal ports
[I] Reading design
[I]   Name = ar
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 151
[I]   Instances = 3060
[I]   Nets = 3783
[I]   Intrinsic nets = 241, don't touch nets = 470
[I]   Properties/values = 50/5634
[I]   Floorplan regions = 1
[I]   Floorplan clusters = 1
[I] Initializing delay engine netlist interface
[I] Initializing timing engine netlist structures
[I] Loading SDC constraints file ./ar.eplacer_detail_part_1.sdc
[I] Setting all clocks ideal
[I] Number of detected clocks 1
[I] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] Setting register legalization data = register_legalization.data
[I] Setting all clocks ideal
[I] Loading hier device from snapshot
[I] Reading technology libraries
[I]   Modules = 189, sites = 189, properties/values = 3/76
[I] Reading design
[I]   Name = n3xst150f
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 278
[I]   Instances = 53947
[I]   Nets = 118001
[I]   Intrinsic nets = 114427, don't touch nets = 0
[I]   Properties/values = 5/78
[I] Reading design
[I]   Name = eclkcore_wrap
[I]   Outline = (0, 0) - (118000, 69800)
[I]   Ports = 435
[I]   Instances = 345
[I]   Nets = 450
[I]   Intrinsic nets = 448, don't touch nets = 0
[I] Reading design
[I]   Name = eclkdft_wrap
[I]   Outline = (0, 0) - (13500, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_b
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkdft_wrap_t
[I]   Outline = (0, 0) - (19890, 22010)
[I]   Instances = 55
[I]   Nets = 2
[I] Reading design
[I]   Name = eclkhs_wrap
[I]   Outline = (0, 0) - (144300, 18820)
[I]   Ports = 296
[I]   Instances = 1199
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = eclkio_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = eclkior_wrap
[I]   Outline = (0, 0) - (91220, 69800)
[I]   Ports = 14
[I]   Instances = 266
[I]   Nets = 23
[I]   Intrinsic nets = 21, don't touch nets = 0
[I] Reading design
[I]   Name = ehsgenblock_rt
[I]   Outline = (0, 0) - (25220, 23540)
[I]   Ports = 2
[I]   Instances = 75
[I]   Nets = 4
[I]   Intrinsic nets = 2, don't touch nets = 0
[I] Reading design
[I]   Name = ehsvtile_rt
[I]   Outline = (0, 0) - (144300, 61430)
[I]   Instances = 148
[I]   Nets = 2
[I] Reading design
[I]   Name = eioclkmotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = eiomotifc10_cntrl
[I]   Outline = (0, 0) - (40709, 321000)
[I]   Ports = 646
[I]   Instances = 1919
[I]   Nets = 648
[I]   Intrinsic nets = 646, don't touch nets = 0
[I] Reading design
[I]   Name = mhsbarc9
[I]   Outline = (0, 0) - (144300, 7260)
[I]   Ports = 296
[I]   Instances = 34
[I]   Nets = 298
[I]   Intrinsic nets = 296, don't touch nets = 0
[I] Reading design
[I]   Name = smotifc10
[I]   Outline = (0, 0) - (91532, 321000)
[I]   Ports = 12
[I]   Instances = 4237
[I]   Nets = 14
[I]   Intrinsic nets = 12, don't touch nets = 0
[I] Reading design
[I]   Name = dft_invh_blk_row_240
[I]   Outline = (0, 0) - (5000, 33600)
[I]   Instances = 48
[I]   Nets = 2
[I] Reading design
[I]   Name = dft_invv_blk2_row_240
[I]   Outline = (0, 0) - (30888, 3792)
[I]   Instances = 24
[I]   Nets = 2
[I] <00:00:14> Running DFT insertion (N3XS version)
[I] Initializing modules from library (n3xs version)...
[I] local clock nor : NR2X2CRRVTZ
[I] local clock and : AND3X2CRRVTIZ
[I] local clock andor : AO31X2CRRVTIZ
[I] clkgate mux : MUX21X2CRRVTIY
[I] and cell : AND2X1X2CRRVTIZ
[I] or cell : OR2X1X2CRRVTIZ
[I] nand cell : ND2X2CRRVTZ
[I] inv cell : INVX2CRRVTZ
[I] observation flop : edff
[I] reset disabling flop : edff
[I] capture enabling flop : edff
[I] pos clkgenloc as gate : eclkgenloc_dis1
[I] neg clkgenloc as gate : eclkgenloc_dis0
[I] occ clock inv : eclkinv_on
[I] occ clock inv (ver B) : eclkinv1b_on
[I] clk bbuf (as buf) : ebbuf_buf
[I] clk bbuf (as inv) : ebbuf_inv
[I] logical rtap : edff_rtap
[I] <00:00:00> Building DFF map...
[I] Total number of core dffs: 0
[I] Total number of emotifs with clocks enabled: 0
[I] Total number of dff sites for DFT: horizontal - 77040, vertical - 0
[I] Number of rtaps in the netlist: 0
[I] Bram placement map device info: (1066289, 128240), (209532, 321000)
[I] <00:00:00> Building BRAM place map...
[I] Total number of brams: 0
[I] <00:00:00> BRAM place map build finished.
[I] <00:00:00> Extracting clkinv/clkgenloc/clkmux placement info from device...
[I] <00:00:00> Done clkinv/clkgenloc/clkmux extraction. Number of invs: 234, Number of genlocs: 0, number of clkmuxes: 0
[I] Number of test clock sources in the netlist: 144
[I] Loading data from hier device...
[I] MGIO: Q0N M16GP_GF28HPP_04_GF M16GP_GF28HPP_04_GF 61
[I] MGIO NE: DFTR/tmgne2 mgio_ne mgio_ne 0
[I] MGIO NE: DFTR/bmgne2 mgio_ne mgio_ne 0
[I] MGIO DFT: DFTR/tmgdf3 mgio_dft mgio_dft 0
[I] MGIO DFT: DFTR/bmgdf3 mgio_dft mgio_dft 0
[I] MGIO NE: DFTR/tmgne5 mgio_ne mgio_ne 0
[I] MGIO NE: DFTR/bmgne5 mgio_ne mgio_ne 0
[I] MGIO NE: DFTR/tmgne6 mgio_ne mgio_ne 0
[I] MGIO NE: DFTR/bmgne6 mgio_ne mgio_ne 0
[I] Number of MGIO-related sites loaded from device:
[I] MGIO: 1
[I] MGIO NE: 6
[I] MGIO DFT: 2
[I] Number of MGIO-related instances loaded from device:
[I] MGIO: 1
[I] MGIO NE: 0
[I] MGIO DFT: 0
[I] Default MGIO module: M16GP_GF28HPP_04_GF
[I] <00:00:00> Processing clocks...
[I] Total number of clock domains is 0
[I] Analyzing eiomotif local domains...
[I] Total number of input cone dff paths is 0
[I] Intercepting input paths of eiomotif local domains...
[I] <00:00:01> Processing sets/resets...
[I] Total number of reset domains is 0
[I] Total number of set domains is 0
[I] <00:00:00> Processing tied-off sets
[I] <00:00:00> Done tied-off sets interception, total 0 interception points added for 0 receivers
[I] <00:00:00> Processing tied-off resets
[I] <00:00:00> Done tied-off resets interception, total 0 interception points added for 0 receivers
[I] <00:00:00> Processing net forcing pins (region-based version)...
[I] Grid parameters: multiplier - 3, regions sizes - 744435 x 324060
[I] <00:00:00> Processing dcdls...
[I] Total number of dff enable domains, controlling DCDLs, is 0
[I] Total number of undriven dff enables, controlling DCDLs, is 0
[I] <00:00:00> Processing dff enables...
[I] Total number of enable domains is 0
[I] <00:00:00> Processing clocks requiring OCC insertion...
[I] Total number of OCC clock domains is 0
[I] <00:00:00> Done.
[I] <00:00:00> Processing bram/regfile pulse pins...
[I] <00:00:00> Done. Number of intercepted pulse pins: 0
[I] <00:00:00> Processing MGIO connections...
[I] NE/DFT sites related to mgio site Q0N:
[I] NE: DFTR/tmgne2
[I] NE: DFTR/tmgne5
[I] NE: DFTR/tmgne6
[I] DFT: DFTR/tmgdf3
[I] Making connection for item 'RXTERMEN NE/0/O_NE_CNTL[6] DFT/0/O_NE_CONTROL'
[I] Making connection for item 'RCALIN[4] NE/0/O_NE_CNTL[8] NE/0/O_NE_CNTL[7]'
[I] Making connection for item 'RCALIN[3] NE/0/O_NE_CNTL[9] NE/0/O_NE_CNTL[7]'
[I] Making connection for item 'RCALIN[2] NE/0/O_NE_CNTL[10] NE/0/O_NE_CNTL[7]'
[I] Making connection for item 'RCALIN[1] NE/0/O_NE_CNTL[11] NE/0/O_NE_CNTL[7]'
[I] Making connection for item 'RCALIN[0] NE/0/O_NE_CNTL[12] NE/0/O_NE_CNTL[7]'
[I] Making connection for item 'TXRESET0 NE/0/O_NE_CNTL[15] NE/0/O_NE_CNTL[14]'
[I] Making connection for item 'TXRESET1 NE/0/O_NE_CNTL[15] NE/0/O_NE_CNTL[14]'
[I] Making connection for item 'TXRESET2 NE/0/O_NE_CNTL[15] NE/0/O_NE_CNTL[14]'
[I] Making connection for item 'TXRESET3 NE/0/O_NE_CNTL[15] NE/0/O_NE_CNTL[14]'
[I] Making connection for item 'RXRESET0 NE/0/O_NE_CNTL[16] NE/0/O_NE_CNTL[14]'
[I] Making connection for item 'RXRESET1 NE/0/O_NE_CNTL[16] NE/0/O_NE_CNTL[14]'
[I] Making connection for item 'RXRESET2 NE/0/O_NE_CNTL[16] NE/0/O_NE_CNTL[14]'
[I] Making connection for item 'RXRESET3 NE/0/O_NE_CNTL[16] NE/0/O_NE_CNTL[14]'
[I] Making connection for item 'LANERESET0 NE/0/O_NE_CNTL[17] NE/0/O_NE_CNTL[14]'
[I] Making connection for item 'LANERESET1 NE/0/O_NE_CNTL[17] NE/0/O_NE_CNTL[14]'
[I] Making connection for item 'LANERESET2 NE/0/O_NE_CNTL[17] NE/0/O_NE_CNTL[14]'
[I] Making connection for item 'LANERESET3 NE/0/O_NE_CNTL[17] NE/0/O_NE_CNTL[14]'
[I] Making connection for item 'REFCLKTERMEN NE/1/O_NE_CNTL[0] DFT/0/O_NE_CONTROL'
[I] Making connection for item 'FASTRESTOREEN NE/1/O_NE_CNTL[2] NE/1/O_NE_CNTL[1]'
[I] Making connection for item 'PLLEN NE/1/O_NE_CNTL[3] DFT/0/O_NE_CONTROL'
[I] Making connection for item 'SBRESET NE/1/O_NE_CNTL[5] NE/1/O_NE_CNTL[4]'
[I] Making connection for item 'REGWREQ NE/1/O_NE_CNTL[6] NE/1/O_NE_CNTL[8]'
[I] Making connection for item 'REGRREQ NE/1/O_NE_CNTL[7] NE/1/O_NE_CNTL[8]'
[I] Making connection for item 'REGRSTN NE/1/O_NE_CNTL[9] NE/1/O_NE_CNTL[8]'
[I] Making connection for item 'ENL NE/1/O_NE_CNTL[10] DFT/0/O_NE_CONTROL'
[I] Making connection for item 'ENR NE/1/O_NE_CNTL[11] DFT/0/O_NE_CONTROL'
[I] Making connection for item 'AREFENABLE NE/1/O_NE_CNTL[13] NE/1/O_NE_CNTL[14]'
[I] Making connection for item 'IDDQ NE/1/O_NE_CNTL[15] NE/1/O_NE_CNTL[14]'
[I]   Do not connect mgio pin Q0N_unused/IDDQ - mgio is unused
[I] Fixing connection buses for verilog output...
[I] Done.
[I] Reporting DFT MGIO connections to ../reports/dft/ar.mgio_ne_conn
[I] <00:00:00> Done MGIO connections interception.
[I] Intercepting MGIO reg clk clocks...
[I] Intercepting pin Q0N_unused/REGCLK
[I] Pin Q0N_unused/REGCLK is unconnected (or tied-off), use special interception for it
[I] Done MGIO reg clk clocks interception
[I] Intercepting mgio_dft enable pins...
[I] Intercepting pin DFTR/tmgdf3/I_TCKCLK_EN
[I] Intercepting pin DFTR/tmgdf3/I_SCANREFCLK_EN
[I] Done mgio_dft enable pins interception.
[I] Intercepting bram/rf LOCK pins...
[I] Done bram/rf LOCK pins interception. Number of intercepted pin: 0
[I] Performing eclkgatediv_inv replacement...
[I] Found 0 eclkgatediv_inv instances to replace
[I] Done eclkgatediv_inv replacement.
[I] Connecting controls of clkmuxes intercepting TXSYSCLK clock...
[I] Clkmuxes controls connections done.
[I] Performing control dff insertion for bram2bram interception muxes...
[I] Extracted control dff grid params: start (1071055, 142270), step (753401, 347070)
[I] Done control dff insertion for bram2bram paths, number of inserted dffs: 0
[I] Connecting resets of bram control flops to test signals...
[I] Done bram2bram reset pins connections, number of connected pins: 0
[I] Processing corner block outputs requiring interception...
[I] Done corner block outputs interception
[I] Dumping inserted dffs report in file "../reports/dft/ar.inserted_dffs"
[I] Dumping inserted DFTs report in file "../reports/dft/ar.inserted_dfts"
[I] Dumping non-intercepted receivers report in file "../reports/dft/ar.non_intercepted"
[I] Total number of DFT insertion points: 0, number of min possible DFT insertion points (without taking into account the signal inversion): 0
[I] Fixing bram connection buses for verilog output...
[I] Done.
[I] Initializing timing engine netlist structures
[I] Loading SDC constraints file ./TmpConstraints_1.sdc
[I] Setting all clocks ideal
[I] <00:00:00> DFT insertion done
[I] Saving verilog file ar.dft_insertion.v
[I] Loading SDC constraints file ./TmpConstraints_2.sdc
[I] Setting all clocks ideal
[I] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] Net number = 0. Nets:
[I] Starting optimization of 0 nets using buffer BUF12CRRVTIZ and inverter INVX2CRRVTZ
[I] Finishing optimization: 0 of 0 nets are not optimized
[I] Not optimized = 0: 
[I]   Total optimized net sqr fanout = 0.0, double total net fanout = 18508.0
[I] Memory used: 1.25 Gb
[I] Setting effort level = HIGH
[I] Setting keep legalization mode: logical = false, register = true 
[I] Making output ports of sites etrimgate* intrinsic
[I] Changing port routability: 0 ports became routable, 28 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] Saving timing report to WPO_before_detail.rpt
[I] Saving constraint report to WPO_before_detail.all_viol.rpt
[I] Saving constraint report to WPO_before_detail.all_viol_verbose.rpt
[I] Slack distribution
[I] ******************************
[I]                Reg+log =       8891, reg =         10, log =       8881
[I]   Less  37.21: reg+log =   2.969295, reg =   0.000000, log =   2.972638
[I]   Less  37.31: reg+log =  10.010122, reg =   0.000000, log =  10.021394
[I]   Less  37.41: reg+log =  17.005960, reg =   0.000000, log =  17.025110
[I]   Less  37.51: reg+log =  25.014057, reg =   0.000000, log =  25.042225
[I]   Less  37.61: reg+log =  32.043640, reg =   0.000000, log =  32.079720
[I]   Less  37.71: reg+log =  39.838039, reg =   0.000000, log =  39.882896
[I]   Less  37.81: reg+log =  49.454506, reg =   0.000000, log =  49.510189
[I]   Less  37.91: reg+log =  58.238667, reg =   0.000000, log =  58.304245
[I]   Less  38.01: reg+log =  65.144524, reg =   0.000000, log =  65.217880
[I]   Less  38.11: reg+log =  70.858170, reg =   0.000000, log =  70.937958
[I]   Less  38.21: reg+log =  75.120911, reg =   0.000000, log =  75.205490
[I]   Less  38.31: reg+log =  78.652573, reg =   0.000000, log =  78.741135
[I]   Less  38.41: reg+log =  81.835564, reg =   0.000000, log =  81.927711
[I]   Less  38.51: reg+log =  85.288498, reg =   0.000000, log =  85.384529
[I]   Less  38.61: reg+log =  87.841637, reg =   0.000000, log =  87.940552
[I]   Less  38.71: reg+log =  90.338547, reg =   0.000000, log =  90.440269
[I]   Less  38.81: reg+log =  92.554268, reg =   0.000000, log =  92.658485
[I]   Less  38.91: reg+log =  94.623772, reg =   0.000000, log =  94.730324
[I]   Less  39.01: reg+log =  96.209648, reg =   0.000000, log =  96.317986
[I]   Less  39.11: reg+log =  97.165672, reg =   0.000000, log =  97.275085
[I]   Less  39.21: reg+log =  97.705544, reg =   0.000000, log =  97.815559
[I]   Less  39.31: reg+log =  98.054214, reg =   0.000000, log =  98.164627
[I]   Less  39.41: reg+log =  98.245415, reg =   0.000000, log =  98.356041
[I]   Less  39.51: reg+log =  98.470367, reg =   0.000000, log =  98.581245
[I]   Less  39.61: reg+log =  98.515350, reg =   0.000000, log =  98.626282
[I]   Less  39.71: reg+log =  98.594078, reg =   0.000000, log =  98.705101
[I] ******************************
[I] Initializing global router with 4 threads: 
[I]   h/v edge capacity 22/75
[I]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I]   congestion weight 1.0
[I]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] Number of nets 2816 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] Average routed length: x = 20.39um, y = 20.73um
[I] Congestion detailed distribution
[I] Overflow         H                      V                    Total
[I] --------------------------------------------------------------------------
[I]   45        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   40        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   35        4   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   30        5   0.0% 100.0%        3   0.0% 100.0%        2   0.0% 100.0%
[I]   25       14   0.1%  99.9%       14   0.1% 100.0%       11   0.1% 100.0%
[I]   20       26   0.2%  99.8%       29   0.3%  99.8%       29   0.3%  99.9%
[I]   15       32   0.3%  99.5%       34   0.3%  99.6%       35   0.3%  99.6%
[I]   10       44   0.4%  99.2%       41   0.4%  99.2%       45   0.4%  99.3%
[I]    5    10314  98.8%  98.8%    10319  98.8%  98.8%    10318  98.8%  98.8%
[I] 
[I] Initializing own timing graph: vertexes = 16524 (end points = 37), net adges = 6953, instance edges = 14452
[I] Initializing own timing graph: tags = 468 (used = 12), vertex events = 22252, vertex event edges = 79636 (unique = 79636, data_check = 0, invalid = 0)
[I] Initializing own timing graph: SIDs = 2232, SODs = 74 (+ invalid = 0)
[I] Unfixed 0 erbuf instances
[I] 
[I] START ITERATIVE WORST PATHS OPTIMIZATION wsl = 37.1077 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 42.638 um, total = 164667.956 um 
[I] 
[I] Stop optimization because target has been reached
[I] Memory used: 1.70 Gb
[I] Fixed 0 erbuf instances
[I] Saving timing report to WPO_after_detail.rpt
[I] Saving constraint report to WPO_after_detail.all_viol.rpt
[I] Saving constraint report to WPO_after_detail.all_viol_verbose.rpt
[I] Slack distribution
[I] ******************************
[I]                Reg+log =       8891, reg =         10, log =       8881
[I]   Less  37.21: reg+log =   2.969295, reg =   0.000000, log =   2.972638
[I]   Less  37.31: reg+log =  10.010122, reg =   0.000000, log =  10.021394
[I]   Less  37.41: reg+log =  17.005960, reg =   0.000000, log =  17.025110
[I]   Less  37.51: reg+log =  25.014057, reg =   0.000000, log =  25.042225
[I]   Less  37.61: reg+log =  32.043640, reg =   0.000000, log =  32.079720
[I]   Less  37.71: reg+log =  39.838039, reg =   0.000000, log =  39.882896
[I]   Less  37.81: reg+log =  49.454506, reg =   0.000000, log =  49.510189
[I]   Less  37.91: reg+log =  58.238667, reg =   0.000000, log =  58.304245
[I]   Less  38.01: reg+log =  65.144524, reg =   0.000000, log =  65.217880
[I]   Less  38.11: reg+log =  70.858170, reg =   0.000000, log =  70.937958
[I]   Less  38.21: reg+log =  75.120911, reg =   0.000000, log =  75.205490
[I]   Less  38.31: reg+log =  78.652573, reg =   0.000000, log =  78.741135
[I]   Less  38.41: reg+log =  81.835564, reg =   0.000000, log =  81.927711
[I]   Less  38.51: reg+log =  85.288498, reg =   0.000000, log =  85.384529
[I]   Less  38.61: reg+log =  87.841637, reg =   0.000000, log =  87.940552
[I]   Less  38.71: reg+log =  90.338547, reg =   0.000000, log =  90.440269
[I]   Less  38.81: reg+log =  92.554268, reg =   0.000000, log =  92.658485
[I]   Less  38.91: reg+log =  94.623772, reg =   0.000000, log =  94.730324
[I]   Less  39.01: reg+log =  96.209648, reg =   0.000000, log =  96.317986
[I]   Less  39.11: reg+log =  97.165672, reg =   0.000000, log =  97.275085
[I]   Less  39.21: reg+log =  97.705544, reg =   0.000000, log =  97.815559
[I]   Less  39.31: reg+log =  98.054214, reg =   0.000000, log =  98.164627
[I]   Less  39.41: reg+log =  98.245415, reg =   0.000000, log =  98.356041
[I]   Less  39.51: reg+log =  98.470367, reg =   0.000000, log =  98.581245
[I]   Less  39.61: reg+log =  98.515350, reg =   0.000000, log =  98.626282
[I]   Less  39.71: reg+log =  98.594078, reg =   0.000000, log =  98.705101
[I] ******************************
[I] Initializing global router with 4 threads: 
[I]   h/v edge capacity 22/75
[I]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I]   congestion weight 1.0
[I]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] Number of nets 2816 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] Average routed length: x = 20.39um, y = 20.73um
[I] Congestion detailed distribution
[I] Overflow         H                      V                    Total
[I] --------------------------------------------------------------------------
[I]   45        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   40        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   35        4   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   30        5   0.0% 100.0%        3   0.0% 100.0%        2   0.0% 100.0%
[I]   25       14   0.1%  99.9%       14   0.1% 100.0%       11   0.1% 100.0%
[I]   20       26   0.2%  99.8%       29   0.3%  99.8%       29   0.3%  99.9%
[I]   15       32   0.3%  99.5%       34   0.3%  99.6%       35   0.3%  99.6%
[I]   10       44   0.4%  99.2%       41   0.4%  99.2%       45   0.4%  99.3%
[I]    5    10314  98.8%  98.8%    10319  98.8%  98.8%    10318  98.8%  98.8%
[I] 
[I] Initializing global router with 4 threads: 
[I]   h/v edge capacity 22/75
[I]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I]   congestion weight 1.0
[I]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] Number of nets 2816 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] Average routed length: x = 20.39um, y = 20.73um
[I] Congestion distribution
[I] Overflow         H                      V                    Total
[I] --------------------------------------------------------------------------
[I]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   60        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   40       24   0.2% 100.0%       17   0.2% 100.0%       13   0.1% 100.0%
[I]   20    10416  99.8%  99.8%    10423  99.8%  99.8%    10427  99.9%  99.9%
[I] 
[I] Restoring keep legalization mode: logical = false, register = false 
[I] Restoring default module port routability
[I] Changing port routability: 28 ports became routable, 0 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] Saving verilog file ar.prebuf_wpo.v
[I] Saving clone guide file ../snapshots/ar/prebuf_resynth/dn_clone_guide.tcl
[I] Saving snapshot ../snapshots/ar/prebuf_resynth/layout.rdb
[I] Saving verilog file ar.prebuf_resynthesis.v
[I] Saving sdc file ar.prebuf_resynth.sdc
[I] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 16:03:44 2019
	
