`include "fifo_design.sv"

module counterspec (
    input clk, rst,
    output reg [5:0] cnt 
);


fifo_counter: assert property (@(posedge clk)   cnt < 32);


endmodule
