#Build: Fabric Compiler 2020.3-SP3.1, Build 67625, Jan 05 04:16 2021
#Install: C:\pango\PDS_2020.3-SP3.1-ads\bin
#Application name: pds.exe
#OS: Windows 7 6.1.7600
#Hostname: LAPTOP-33JRCVKD
Generated by Fabric Compiler (version 2020.3-SP3.1 build 67625) at Thu Apr  8 11:34:27 2021
Compiling architecture definition.


Process "Compile" started.
Current time: Thu Apr  8 11:35:07 2021
Compiling architecture definition.
Analyzing project file 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ARM_M1_SoC_Top.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/ex_data_fifo.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PLL/PLL.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 1)] Analyzing module m1_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 1)] Analyzing module cmsdk_ahb_mem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/tsmac_phy.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/tsmac_phy.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/tsmac_phy.v(line number: 13)] Analyzing module tsmac_phy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/tsmac_phy.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v(line number: 15)] Analyzing module pgs_tsmac_apb_modify_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v(line number: 16)] Analyzing module pgs_tsmac_apb_port_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v(line number: 8)] Analyzing module pgs_tsmac_core_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 12)] Analyzing module pgs_tsmac_gmii_to_rgmii_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v(line number: 13)] Analyzing module pgs_tsmac_rgmii_gmii_convert_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 12)] Analyzing module pgs_tsmac_rgmii_to_gmii_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 8)] Analyzing module pgs_tsmac_rx_sm_v1_1 (library work)
W: Verilog-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 55)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 109)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecrc.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecrc.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecrc.vp(line number: 227)] Analyzing module pecrc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecrc.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp(line number: 466)] Analyzing module pe_mcxmac (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp(line number: 368)] Analyzing module pe_mcxmac_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecar.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecar.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecar.vp(line number: 541)] Analyzing module pecar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecar.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pehst.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pehst.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pehst.vp(line number: 766)] Analyzing module pehst (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pehst.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pemgt.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pemgt.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pemgt.vp(line number: 650)] Analyzing module pemgt (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pemgt.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/perfn_top.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/perfn_top.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/perfn_top.vp(line number: 964)] Analyzing module perfn_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/perfn_top.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/permc_top.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/permc_top.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/permc_top.vp(line number: 488)] Analyzing module permc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/permc_top.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petfn_top.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petfn_top.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petfn_top.vp(line number: 1576)] Analyzing module petfn_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petfn_top.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petmc_top.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petmc_top.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petmc_top.vp(line number: 476)] Analyzing module petmc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petmc_top.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/rst_gen.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/rst_gen.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/rst_gen.v(line number: 1)] Analyzing module rst_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/rst_gen.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/axi1_wr_test.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/axi1_wr_test.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/axi1_wr_test.v(line number: 1)] Analyzing module axi1_wr_test (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/axi1_wr_test.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_decoder.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_decoder.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_decoder.vp(line number: 164)] Analyzing module ahb_decoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_decoder.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_def_slave.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_def_slave.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_def_slave.vp(line number: 115)] Analyzing module ahb_def_slave (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_def_slave.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_mux.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_mux.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_mux.vp(line number: 242)] Analyzing module ahb_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_mux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_adder.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_adder.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_adder.vp(line number: 105)] Analyzing module cm1_adder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_adder.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ahb.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ahb.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ahb.vp(line number: 975)] Analyzing module cm1_ahb (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ahb.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_alu_dec.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_alu_dec.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_alu_dec.vp(line number: 189)] Analyzing module cm1_alu_dec (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_alu_dec.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_core.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_core.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_core.vp(line number: 624)] Analyzing module cm1_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_core.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl.vp(line number: 2190)] Analyzing module cm1_ctl (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl_add3.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl_add3.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl_add3.vp(line number: 86)] Analyzing module cm1_ctl_add3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl_add3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ahb_dec.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ahb_dec.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ahb_dec.vp(line number: 132)] Analyzing module cm1_dbg_ahb_dec (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ahb_dec.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ahb_mux.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ahb_mux.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ahb_mux.vp(line number: 130)] Analyzing module cm1_dbg_ahb_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ahb_mux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_bp.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_bp.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_bp.vp(line number: 402)] Analyzing module cm1_dbg_bp (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_bp.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ctl.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ctl.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ctl.vp(line number: 832)] Analyzing module cm1_dbg_ctl (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_undefs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_ctl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_dw.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_dw.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_dw.vp(line number: 588)] Analyzing module cm1_dbg_dw (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_dw.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx.vp(line number: 428)] Analyzing module cm1_dbg_mtx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx_dbg.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx_dbg.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx_dbg.vp(line number: 403)] Analyzing module cm1_dbg_mtx_dbg (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_undefs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx_dbg.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx_sys.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx_sys.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx_sys.vp(line number: 339)] Analyzing module cm1_dbg_mtx_sys (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_mtx_sys.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_rom_tb.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_rom_tb.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_rom_tb.vp(line number: 275)] Analyzing module cm1_dbg_rom_tb (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_rom_tb.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_sys.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_sys.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_sys.vp(line number: 437)] Analyzing module cm1_dbg_sys (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_sys.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_tcm.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_tcm.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_tcm.vp(line number: 260)] Analyzing module cm1_dbg_tcm (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_tcm.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_decoder.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_decoder.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_decoder.vp(line number: 1165)] Analyzing module cm1_decoder (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_decoder.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dp.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dp.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dp.vp(line number: 985)] Analyzing module cm1_dp (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dp.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_excpt.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_excpt.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_excpt.vp(line number: 2255)] Analyzing module cm1_excpt (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_excpt.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_fetch.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_fetch.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_fetch.vp(line number: 142)] Analyzing module cm1_fetch (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_fetch.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mem_ctl.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mem_ctl.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mem_ctl.vp(line number: 445)] Analyzing module cm1_mem_ctl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mem_ctl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiplier.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiplier.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiplier.vp(line number: 111)] Analyzing module cm1_multiplier (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiplier.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiply_shift.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiply_shift.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiply_shift.vp(line number: 134)] Analyzing module cm1_multiply_shift (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiply_shift.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mux4.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mux4.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mux4.vp(line number: 88)] Analyzing module cm1_mux4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mux4.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic.vp(line number: 450)] Analyzing module cm1_nvic (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb.vp(line number: 846)] Analyzing module cm1_nvic_ahb (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_undefs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb_os.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb_os.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb_os.vp(line number: 342)] Analyzing module cm1_nvic_ahb_os (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb_os.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_main.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_main.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_main.vp(line number: 225)] Analyzing module cm1_nvic_main (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_main.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_lvl.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_lvl.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_lvl.vp(line number: 176)] Analyzing module cm1_nvic_pri_lvl (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_lvl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_num.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_num.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_num.vp(line number: 127)] Analyzing module cm1_nvic_pri_num (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_num.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_tree.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_tree.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_tree.vp(line number: 230)] Analyzing module cm1_nvic_tree (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_tree.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_reg_bank.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_reg_bank.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_reg_bank.vp(line number: 130)] Analyzing module cm1_reg_bank (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_reg_bank.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_shifter.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_shifter.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_shifter.vp(line number: 233)] Analyzing module cm1_shifter (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_shifter.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1.vp(line number: 445)] Analyzing module CortexM1 (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Dbg.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Dbg.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Dbg.vp(line number: 921)] Analyzing module CortexM1Dbg (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Dbg.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1DbgIntegration.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1DbgIntegration.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1DbgIntegration.vp(line number: 442)] Analyzing module CortexM1DbgIntegration (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1DbgIntegration.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Integration.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Integration.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Integration.vp(line number: 253)] Analyzing module CortexM1Integration (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Integration.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAHBAP.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAHBAP.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAHBAP.vp(line number: 273)] Analyzing module DAPAHBAP (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAHBAP.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApAhbSync.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApAhbSync.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApAhbSync.vp(line number: 167)] Analyzing module DAPAhbApAhbSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApAhbSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApDapSync.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApDapSync.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApDapSync.vp(line number: 183)] Analyzing module DAPAhbApDapSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApDapSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApMst.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApMst.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApMst.vp(line number: 633)] Analyzing module DAPAhbApMst (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApMst.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApSlv.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApSlv.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApSlv.vp(line number: 977)] Analyzing module DAPAhbApSlv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApSlv.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApSyn.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApSyn.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApSyn.vp(line number: 97)] Analyzing module DAPAhbApSyn (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPAhbApSyn.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDecMux.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDecMux.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDecMux.vp(line number: 104)] Analyzing module DAPDecMux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDecMux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpApbSync.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpApbSync.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpApbSync.vp(line number: 104)] Analyzing module DAPDpApbSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpApbSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpEnSync.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpEnSync.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpEnSync.vp(line number: 97)] Analyzing module DAPDpEnSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpEnSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpIMux.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpIMux.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpIMux.vp(line number: 243)] Analyzing module DAPDpIMux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpIMux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpSync.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpSync.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpSync.vp(line number: 95)] Analyzing module DAPDpSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPJtagDpProtocol.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPJtagDpProtocol.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPJtagDpProtocol.vp(line number: 711)] Analyzing module DAPJtagDpProtocol (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPJtagDpProtocol.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpApbIf.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpApbIf.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpApbDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpApbIf.vp(line number: 434)] Analyzing module DAPSwDpApbIf (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpApbIf.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpProtocol.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpProtocol.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPDpApbDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpProtocol.vp(line number: 1270)] Analyzing module DAPSwDpProtocol (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpProtocol.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpSync.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpSync.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpSync.vp(line number: 113)] Analyzing module DAPSwDpSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwDpSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSWJDP.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSWJDP.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSWJDP.vp(line number: 354)] Analyzing module DAPSWJDP (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSWJDP.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwjWatcher.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwjWatcher.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwjWatcher.vp(line number: 278)] Analyzing module DAPSwjWatcher (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DAPSwjWatcher.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCM.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCM.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCM.vp(line number: 231)] Analyzing module DTCM (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCM.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCMDBG.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCMDBG.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCMDBG.vp(line number: 265)] Analyzing module DTCMDBG (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCMDBG.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Analyzing module integration_kit_dbg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp(line number: 231)] Analyzing module ITCM (library work)
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp(line number: 351)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCMDBG.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCMDBG.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCMDBG.vp(line number: 268)] Analyzing module ITCMDBG (library work)
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCMDBG.vp(line number: 432)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCMDBG.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp(line number: 299)] Analyzing module cmsdk_ahb_dcache (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 427)] Analyzing module D_Cache (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp(line number: 442)] Analyzing module cmsdk_ahb_ethernet_dmac (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 446)] Analyzing module Ethernet_DMAC (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp(line number: 152)] Analyzing module cmsdk_ahb_gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp(line number: 130)] Analyzing module cmsdk_ahb_to_iop (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp(line number: 267)] Analyzing module cmsdk_ahb_icache (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 163)] Analyzing module I_Cache (library work)
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 195)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 199)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp(line number: 367)] Analyzing module cmsdk_ahb_to_apb (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp(line number: 161)] Analyzing module cmsdk_apb_i2c (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp(line number: 524)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp(line number: 291)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp(line number: 151)] Analyzing module cmsdk_apb_slave_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp(line number: 201)] Analyzing module cmsdk_apb_spi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 426)] Analyzing module cmsdk_apb_subsystem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp(line number: 450)] Analyzing module cmsdk_apb_timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp(line number: 842)] Analyzing module cmsdk_apb_uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp(line number: 299)] Analyzing module cmsdk_apb_watchdog (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp(line number: 426)] Analyzing module cmsdk_apb_watchdog_frc (library work)
W: Public-4030: File 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp(line number: 812)] Analyzing module cmsdk_iop_gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/udp_hw_speedup/tx_speedup.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/udp_hw_speedup/tx_speedup.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/udp_hw_speedup/tx_speedup.vp(line number: 242)] Analyzing module tx_speedup (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/udp_hw_speedup/tx_speedup.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/udp_hw_speedup/udp_hw_speedup.vp
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/udp_hw_speedup/udp_hw_speedup.vp
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/udp_hw_speedup/udp_hw_speedup.vp(line number: 147)] Analyzing module udp_hw_speedup (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/udp_hw_speedup/udp_hw_speedup.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_cmd.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_cmd.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_cmd.v(line number: 32)] Analyzing module sd_card_cmd (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_cmd.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/spi_master.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/spi_master.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/spi_master.v(line number: 29)] Analyzing module spi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/spi_master.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 29)] Analyzing module sd_card_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v(line number: 29)] Analyzing module sd_card_sec_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_sec_read_write.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v(line number: 25)] Analyzing module ipml_fifo_v1_5_TX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v(line number: 25)] Analyzing module ipml_fifo_v1_5_RX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_5_ex_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_5_ex_data_fifo.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_5_ex_data_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_5_ex_data_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_5_ex_data_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 25)] Analyzing module ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 18)] Analyzing module DCACHE_TAG (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 18)] Analyzing module ICACHE_TAG0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 18)] Analyzing module ICACHE_TAG1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 18)] Analyzing module ICACHE_INS0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 18)] Analyzing module ICACHE_INS1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v(line number: 18)] Analyzing module RX_RING (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 18)] Analyzing module DCACHE_SRAM0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 18)] Analyzing module DCACHE_SRAM1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 18)] Analyzing module DCACHE_SRAM2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 18)] Analyzing module DCACHE_SRAM3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 18)] Analyzing module TEST_RAM (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 18)] Analyzing module PGL_SDPRAM_11 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 18)] Analyzing module TX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 18)] Analyzing module RX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/ex_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/ex_data_fifo.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/ex_data_fifo.v(line number: 18)] Analyzing module ex_data_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/ex_data_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 18)] Analyzing module TSMAC_FIFO_RXCKLI (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PLL/PLL.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PLL/PLL.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 21)] Analyzing module DDR3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_TX_FIFO (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 330)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 374)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 375)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 383)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 384)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 405)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 406)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 415)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 416)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 307)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_RX_FIFO (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 330)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 374)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 375)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 383)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 384)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 405)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 406)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 415)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 416)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 307)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 330)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 374)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 375)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 383)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 384)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 405)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 406)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 415)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 416)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 307)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_RX_RING (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 314)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 403)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 404)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 413)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 414)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 419)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 420)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 311)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_TEST_RAM (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 314)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 403)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 404)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 413)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 414)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 419)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 420)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 311)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ICACHE_TAG0 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 314)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 403)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 404)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 413)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 414)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 419)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 420)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 311)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ICACHE_TAG1 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 314)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 403)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 404)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 413)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 414)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 419)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 420)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 311)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ex_data_fifo (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_PGL_SDPRAM_11 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_TAG (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ICACHE_INS0 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ICACHE_INS1 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_SRAM0 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_SRAM1 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_SRAM2 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_SRAM3 (library work)
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr} C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
 1.276899s wall, 0.968750s user + 0.312500s system = 1.281250s CPU (100.3%)
Start rtl-elaborate.
I: Module "m1_soc_top" is set as top module.
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 1)] Elaborating module m1_soc_top
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/rst_gen.v(line number: 1)] Elaborating module rst_gen
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Elaborating module integration_kit_dbg
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1Integration.vp(line number: 253)] Elaborating module CortexM1Integration
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/CortexM1.vp(line number: 445)] Elaborating module CortexM1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_core.vp(line number: 624)] Elaborating module cm1_core
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_fetch.vp(line number: 142)] Elaborating module cm1_fetch
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl.vp(line number: 2190)] Elaborating module cm1_ctl
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_decoder.vp(line number: 1165)] Elaborating module cm1_decoder
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ctl_add3.vp(line number: 86)] Elaborating module cm1_ctl_add3
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_excpt.vp(line number: 2255)] Elaborating module cm1_excpt
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_dp.vp(line number: 985)] Elaborating module cm1_dp
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_reg_bank.vp(line number: 130)] Elaborating module cm1_reg_bank
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_alu_dec.vp(line number: 189)] Elaborating module cm1_alu_dec
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_adder.vp(line number: 105)] Elaborating module cm1_adder
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiply_shift.vp(line number: 134)] Elaborating module cm1_multiply_shift
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_shifter.vp(line number: 233)] Elaborating module cm1_shifter
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_multiplier.vp(line number: 111)] Elaborating module cm1_multiplier
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mem_ctl.vp(line number: 445)] Elaborating module cm1_mem_ctl
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mux4.vp(line number: 88)] Elaborating module cm1_mux4
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_mux4.vp(line number: 88)] Elaborating module cm1_mux4
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic.vp(line number: 450)] Elaborating module cm1_nvic
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb.vp(line number: 846)] Elaborating module cm1_nvic_ahb
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_ahb_os.vp(line number: 342)] Elaborating module cm1_nvic_ahb_os
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_tree.vp(line number: 230)] Elaborating module cm1_nvic_tree
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_lvl.vp(line number: 176)] Elaborating module cm1_nvic_pri_lvl
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_num.vp(line number: 127)] Elaborating module cm1_nvic_pri_num
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_pri_lvl.vp(line number: 176)] Elaborating module cm1_nvic_pri_lvl
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_nvic_main.vp(line number: 225)] Elaborating module cm1_nvic_main
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/cm1_ahb.vp(line number: 975)] Elaborating module cm1_ahb
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp(line number: 231)] Elaborating module ITCM
I: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp(line number: 352)] Memory initial value is from "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/itcm3"
I: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp(line number: 353)] Memory initial value is from "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/itcm2"
I: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp(line number: 354)] Memory initial value is from "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/itcm1"
I: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/ITCM.vp(line number: 355)] Memory initial value is from "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/itcm0"
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/DTCM.vp(line number: 231)] Elaborating module DTCM
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp(line number: 152)] Elaborating module cmsdk_ahb_gpio
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp(line number: 130)] Elaborating module cmsdk_ahb_to_iop
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp(line number: 812)] Elaborating module cmsdk_iop_gpio
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 1)] Elaborating module cmsdk_ahb_mem
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp(line number: 267)] Elaborating module cmsdk_ahb_icache
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 163)] Elaborating module I_Cache
I: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 196)] Memory initial value is from "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/LRU0.dat"
I: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 200)] Memory initial value is from "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/LRU1.dat"
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 18)] Elaborating module ICACHE_TAG0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_ICACHE_TAG0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 480)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 495)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 625)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 690)] Case condition never applies
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1793)] Elaborating module GTP_DRM9K
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 580)] Net gen_j_wd in module ipml_sdpram_v1_5_ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 1093)] Net cs_rd in module ipml_sdpram_v1_5_ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 1107)] Net gen_i_rd in module ipml_sdpram_v1_5_ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 1107)] Net gen_j_rd in module ipml_sdpram_v1_5_ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 104)] Net wr_clk_en in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 106)] Net wr_byte_en in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 107)] Net wr_addr_strobe in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 111)] Net rd_clk_en in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 113)] Net rd_oce in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 114)] Net rd_addr_strobe in module ICACHE_TAG0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 18)] Elaborating module ICACHE_TAG1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_ICACHE_TAG1
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 480)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 495)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 625)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 690)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 580)] Net gen_j_wd in module ipml_sdpram_v1_5_ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 1093)] Net cs_rd in module ipml_sdpram_v1_5_ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 1107)] Net gen_i_rd in module ipml_sdpram_v1_5_ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 1107)] Net gen_j_rd in module ipml_sdpram_v1_5_ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 104)] Net wr_clk_en in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 106)] Net wr_byte_en in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 107)] Net wr_addr_strobe in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 111)] Net rd_clk_en in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 113)] Net rd_oce in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 114)] Net rd_addr_strobe in module ICACHE_TAG1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 18)] Elaborating module ICACHE_INS0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_ICACHE_INS0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 683)] Case condition never applies
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 771)] Net DA_bus[26] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 771)] Net DA_bus[35] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 772)] Net DB_bus[26] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 772)] Net DB_bus[35] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 104)] Net wr_clk_en in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 106)] Net wr_byte_en in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 107)] Net wr_addr_strobe in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 111)] Net rd_clk_en in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 113)] Net rd_oce in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 114)] Net rd_addr_strobe in module ICACHE_INS0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 18)] Elaborating module ICACHE_INS1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_ICACHE_INS1
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 683)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 771)] Net DA_bus[26] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 771)] Net DA_bus[35] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 772)] Net DB_bus[26] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 772)] Net DB_bus[35] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 104)] Net wr_clk_en in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 106)] Net wr_byte_en in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 107)] Net wr_addr_strobe in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 111)] Net rd_clk_en in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 113)] Net rd_oce in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 114)] Net rd_addr_strobe in module ICACHE_INS1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp(line number: 299)] Elaborating module cmsdk_ahb_dcache
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 427)] Elaborating module D_Cache
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 18)] Elaborating module DCACHE_TAG
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_TAG
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 490)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 685)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 104)] Net wr_clk_en in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 106)] Net wr_byte_en in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 107)] Net wr_addr_strobe in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 111)] Net rd_clk_en in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 113)] Net rd_oce in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 114)] Net rd_addr_strobe in module DCACHE_TAG does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 18)] Elaborating module DCACHE_SRAM0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_SRAM0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 684)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 108)] Net wr_clk_en in module DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 111)] Net wr_addr_strobe in module DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 115)] Net rd_clk_en in module DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 117)] Net rd_oce in module DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 118)] Net rd_addr_strobe in module DCACHE_SRAM0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 18)] Elaborating module DCACHE_SRAM1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_SRAM1
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 684)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 108)] Net wr_clk_en in module DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 111)] Net wr_addr_strobe in module DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 115)] Net rd_clk_en in module DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 117)] Net rd_oce in module DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 118)] Net rd_addr_strobe in module DCACHE_SRAM1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 18)] Elaborating module DCACHE_SRAM2
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_SRAM2
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 684)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 108)] Net wr_clk_en in module DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 111)] Net wr_addr_strobe in module DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 115)] Net rd_clk_en in module DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 117)] Net rd_oce in module DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 118)] Net rd_addr_strobe in module DCACHE_SRAM2 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 18)] Elaborating module DCACHE_SRAM3
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_SRAM3
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 684)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 108)] Net wr_clk_en in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 111)] Net wr_addr_strobe in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 115)] Net rd_clk_en in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 117)] Net rd_oce in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 118)] Net rd_addr_strobe in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 470)] Net i in module D_Cache does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 473)] Net dram_wr_val_dly in module D_Cache does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 474)] Net dram_rd_val_dly in module D_Cache does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 476)] Net dram_rd_data_dly in module D_Cache does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp(line number: 442)] Elaborating module cmsdk_ahb_ethernet_dmac
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 446)] Elaborating module Ethernet_DMAC
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 18)] Elaborating module TX_FIFO
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v(line number: 25)] Elaborating module ipml_fifo_v1_5_TX_FIFO
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_TX_FIFO
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 681)] Case condition never applies
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[8] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[17] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[26] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[35] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[44] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[53] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[62] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[71] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[8] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[17] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[26] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[35] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[44] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[53] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[62] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[71] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 1088)] Net cs_rd in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 1102)] Net gen_i_rd in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 1102)] Net gen_j_rd in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 51)] Net wrptr1 in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 62)] Net rwptr1 in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 72)] Net asyn_wfull in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 74)] Net asyn_rempty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 131)] Net ASYN_CTRL.i in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 103)] Net wr_clk in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 105)] Net wr_rst in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 106)] Net wr_byte_en in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 111)] Net rd_clk in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 113)] Net rd_rst in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 114)] Net rd_oce in module TX_FIFO does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v(line number: 18)] Elaborating module RX_RING
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_RX_RING
C: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 317)] IPSpecCheck: 01030102 ipml_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 8-20
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 689)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 580)] Net gen_j_wd in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 776)] Net DA_bus[8] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 776)] Net DA_bus[17] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 776)] Net DA_bus[26] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 776)] Net DA_bus[35] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 777)] Net DB_bus[8] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 777)] Net DB_bus[17] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 777)] Net DB_bus[26] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 777)] Net DB_bus[35] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 1093)] Net cs_rd in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 1107)] Net gen_i_rd in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 1107)] Net gen_j_rd in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v(line number: 108)] Net wr_clk_en in module RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v(line number: 111)] Net wr_addr_strobe in module RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v(line number: 115)] Net rd_clk_en in module RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v(line number: 117)] Net rd_oce in module RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_RING/RX_RING.v(line number: 118)] Net rd_addr_strobe in module RX_RING does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 18)] Elaborating module RX_FIFO
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v(line number: 25)] Elaborating module ipml_fifo_v1_5_RX_FIFO
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_RX_FIFO
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 685)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 576)] Net gen_j_wd in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[2] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[3] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[4] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[5] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[6] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[7] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[8] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[9] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[10] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[11] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[12] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[13] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[14] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[15] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[16] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[17] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[20] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[21] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[22] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[23] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[24] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[25] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[26] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[27] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[28] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[29] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[30] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[31] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[32] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[33] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[34] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[35] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[38] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[39] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[40] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[41] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[42] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[43] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[44] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[45] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[46] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[47] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[48] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[49] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[50] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[51] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[52] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[53] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[56] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[57] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[58] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[59] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[60] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[61] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[62] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[63] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[64] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[65] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[66] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[67] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[68] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[69] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[70] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[71] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[8] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[17] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[26] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[35] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[44] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[53] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[62] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[71] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 1088)] Net cs_rd in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 51)] Net wrptr1 in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 62)] Net rwptr1 in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 72)] Net asyn_wfull in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 74)] Net asyn_rempty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 131)] Net ASYN_CTRL.i in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 103)] Net wr_clk in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 105)] Net wr_rst in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 106)] Net wr_byte_en in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 111)] Net rd_clk in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 113)] Net rd_rst in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 114)] Net rd_oce in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 519)] Net almost_full_tx_t in module Ethernet_DMAC does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_def_slave.vp(line number: 115)] Elaborating module ahb_def_slave
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 426)] Elaborating module cmsdk_apb_subsystem
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp(line number: 367)] Elaborating module cmsdk_ahb_to_apb
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp(line number: 151)] Elaborating module cmsdk_apb_slave_mux
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp(line number: 450)] Elaborating module cmsdk_apb_timer
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp(line number: 450)] Elaborating module cmsdk_apb_timer
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp(line number: 299)] Elaborating module cmsdk_apb_watchdog
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp(line number: 426)] Elaborating module cmsdk_apb_watchdog_frc
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp(line number: 842)] Elaborating module cmsdk_apb_uart
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp(line number: 842)] Elaborating module cmsdk_apb_uart
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp(line number: 201)] Elaborating module cmsdk_apb_spi
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp(line number: 161)] Elaborating module cmsdk_apb_i2c
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp(line number: 291)] Elaborating module i2c_master_byte_ctrl
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp(line number: 524)] Elaborating module i2c_master_bit_ctrl
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 583)] Net uart1_overflow_int in module cmsdk_apb_subsystem does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_decoder.vp(line number: 164)] Elaborating module ahb_decoder
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/ahb/ahb_mux.vp(line number: 242)] Elaborating module ahb_mux
W: Verilog-2024: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin HALTED in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin DBGRESTARTED in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin JTAGNSW in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin JTAGTOP in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin TDO in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin nTDOEN in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin SWDO in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin SWDOEN in graph of sdm module integration_kit_dbg
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/m1_core/integration_kit_dbg.vp(line number: 855)] Net gpio0_combintr in module integration_kit_dbg does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 29)] Elaborating module sd_card_top
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/spi_master.v(line number: 29)] Elaborating module spi_master
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 195)] Net temp_read_word in module sd_card_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/sd_card/sd_card_top.v(line number: 196)] Net temp_write_word in module sd_card_top does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 18)] Elaborating module TEST_RAM
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_TEST_RAM
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 478)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 480)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 494)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 625)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 689)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 580)] Net gen_j_wd in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 776)] Net DA_bus[8] in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 776)] Net DA_bus[17] in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 777)] Net DB_bus[8] in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 777)] Net DB_bus[17] in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 1093)] Net cs_rd in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 1107)] Net gen_i_rd in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 1107)] Net gen_j_rd in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 111)] Net wr_byte_en in module TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 112)] Net wr_addr_strobe in module TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 116)] Net rd_clk_en in module TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 118)] Net rd_oce in module TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 119)] Net rd_addr_strobe in module TEST_RAM does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 21)] Elaborating module DDR3
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19850)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 68)] Net dqsi_dpi_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 69)] Net dly_loop_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1135)] Elaborating module GTP_DDRPHY
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17184)] Elaborating module GTP_IOCLKBUF
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17212)] Elaborating module GTP_IOCLKDIV
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1737)] Elaborating module GTP_DLL
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 594)] Elaborating module GTP_DDC_E1
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17045)] Elaborating module GTP_INV
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18549)] Elaborating module GTP_OSERDES
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17272)] Elaborating module GTP_IODELAY
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17543)] Elaborating module GTP_ISERDES
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17022)] Elaborating module GTP_INBUFG
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18628)] Elaborating module GTP_OUTBUF
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18662)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17053)] Elaborating module GTP_IOBUF
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17110)] Elaborating module GTP_IOBUFCO
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18675)] Elaborating module GTP_OUTBUFTCO
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 319)] Net loop_in_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 320)] Net loop_in_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 321)] Net loop_in_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 322)] Net loop_out_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 323)] Net loop_out_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 324)] Net loop_out_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 360)] Net loop_in_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 361)] Net loop_in_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 362)] Net loop_in_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 363)] Net loop_out_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 364)] Net loop_out_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 365)] Net loop_out_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 373)] Net resetn_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 374)] Net resetn_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 171)] Net update_start in module ipsl_hmic_h_phy_top_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 689)] Elaborating module GTP_DDRC
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin aclk_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awid_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awaddr_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awlen_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awsize_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awburst_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awlock_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awvalid_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awurgent_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awpoison_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin wdata_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin wstrb_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin wlast_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin wvalid_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin bready_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arid_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin araddr_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arlen_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arsize_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arburst_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arlock_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arvalid_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arpoison_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin rready_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arurgent_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin csysreq_2 in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin paddr in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin pwdata in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin pwrite in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin penable in module instance
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin psel in module instance
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/axi1_wr_test.v(line number: 1)] Elaborating module axi1_wr_test
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17195)] Elaborating module GTP_IOCLKDELAY
I: Verilog-0003: [C:/pango/PDS_2020.3-SP3.1-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 18)] Elaborating module TSMAC_FIFO_RXCKLI
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 25)] Elaborating module ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI
C: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 313)] IPSpecCheck: 01030102 ipml_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 8-20
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 686)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 576)] Net gen_j_wd in module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 1088)] Net cs_rd in module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 1102)] Net gen_i_rd in module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 1102)] Net gen_j_rd in module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 196)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 112)] Net wr_byte_en in module TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 120)] Net rd_oce in module TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/tsmac_phy.v(line number: 13)] Elaborating module tsmac_phy
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v(line number: 13)] Elaborating module pgs_tsmac_rgmii_gmii_convert_v1_0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 12)] Elaborating module pgs_tsmac_gmii_to_rgmii_v1_0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 12)] Elaborating module pgs_tsmac_rgmii_to_gmii_v1_0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 33)] Net dpi_sts1 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 34)] Net dpi_sts2 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 35)] Net dpi_sts3 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 36)] Net dpi_sts4 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 37)] Net dpi_sts5 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 38)] Net dpi_sts6 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 39)] Net dpi_sts7 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v(line number: 8)] Elaborating module pgs_tsmac_core_v1_1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 8)] Elaborating module pgs_tsmac_rx_sm_v1_1
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 18)] Elaborating module PGL_SDPRAM_11
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_PGL_SDPRAM_11
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 488)] Case condition never applies
W: Verilog-2039: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 683)] Case condition never applies
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[9] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[10] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[11] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[12] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[13] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[14] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[15] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[16] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[9] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[10] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[11] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[12] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[13] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[14] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[15] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[16] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 108)] Net wr_clk_en in module PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 110)] Net wr_byte_en in module PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 111)] Net wr_addr_strobe in module PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 117)] Net rd_oce in module PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 118)] Net rd_addr_strobe in module PGL_SDPRAM_11 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v(line number: 15)] Elaborating module pgs_tsmac_apb_modify_v1_0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v(line number: 16)] Elaborating module pgs_tsmac_apb_port_v1_0
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp(line number: 466)] Elaborating module pe_mcxmac
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp(line number: 368)] Elaborating module pe_mcxmac_core
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petmc_top.vp(line number: 476)] Elaborating module petmc_top
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/petfn_top.vp(line number: 1576)] Elaborating module petfn_top
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecrc.vp(line number: 227)] Elaborating module pecrc
W: Directive parallel_case is effective
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/perfn_top.vp(line number: 964)] Elaborating module perfn_top
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecrc.vp(line number: 227)] Elaborating module pecrc
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/permc_top.vp(line number: 488)] Elaborating module permc_top
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pemgt.vp(line number: 650)] Elaborating module pemgt
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pehst.vp(line number: 766)] Elaborating module pehst
I: Verilog-0003: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/rtl/synplify/pecar.vp(line number: 541)] Elaborating module pecar
W: Verilog-2019: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/tsmac_phy.v(line number: 144)] Width mismatch between port packet_cnt and signal bound to it for instantiated module pgs_tsmac_core_v1_1
W: Verilog-2019: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/tsmac_phy/tsmac_phy.v(line number: 144)] Width mismatch between port crc_err_cnt and signal bound to it for instantiated module pgs_tsmac_core_v1_1
W: Verilog-2036: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 292)] Net PRDATA connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 292)] Net pad_nTRST connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 292)] Net pad_TCK connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 292)] Net pad_TMS connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 292)] Net pad_TDI connected to input port of module instance has no driver, tie it to 0
W: Verilog-2023: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 292)] Give initial value 0 for the no drive pin RX1 in module instance
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 89)] Net HREADYOUT in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 90)] Net HRESP in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 91)] Net HRDATA in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 110)] Net PREADY in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 111)] Net PSLVERR in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 128)] Net p0_in in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 131)] Net p0_altfunc in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 153)] Net pll_pclk in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 154)] Net ddr_pll_lock in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 197)] Net tsmac_phy_pselx in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 198)] Net tsmac_phy_pwrite in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 199)] Net tsmac_phy_penable in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 200)] Net tsmac_phy_paddr in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/src/M1_soc_top.v(line number: 201)] Net tsmac_phy_pwdata in module m1_soc_top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.854877s wall, 0.734375s user + 0.125000s system = 0.859375s CPU (100.5%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.269401s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (98.6%)
Start rtl-infer.
I: Removed inst wvalid_i that is redundant to wlast_i.
I: Removed inst wvalid_d that is redundant to wlast_d.
I: Sdm-0001: Found Ram mem3, depth=4096, width=8.
I: Sdm-0001: Found Ram mem1, depth=4096, width=8.
I: Sdm-0001: Found Ram mem2, depth=4096, width=8.
I: Sdm-0001: Found Ram mem0, depth=4096, width=8.
I: Sdm-0001: Found Ram mem3, depth=1024, width=8.
I: Sdm-0001: Found Ram mem1, depth=1024, width=8.
I: Sdm-0001: Found Ram mem2, depth=1024, width=8.
I: Sdm-0001: Found Ram mem0, depth=1024, width=8.
I: Sdm-0001: Found Ram LRU_c1, depth=256, width=1.
I: Sdm-0001: Found Ram LRU_c0, depth=256, width=1.
I: Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.
I: Removed inst init_ddrc_rst that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset1 that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset2 that is redundant to init_axi_reset0.
I: Removed inst hprot_dside that is redundant to asel_dside.
I: Removed inst asel_write that is redundant to HWRITE.
I: Removed inst ptxen that is redundant to itxen.
I: Removed inst tpst that is redundant to cwind.
I: Sdm-0001: Found Ram reg_file_a, depth=16, width=32.
I: Sdm-0001: Found Ram reg_file_b, depth=16, width=32.
Executing : rtl-infer successfully.
 5.863660s wall, 4.562500s user + 1.296875s system = 5.859375s CPU (99.9%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.132959s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (105.8%)
Start rtl-data-opt.
I: Removed inst pre_update_z_ex that is redundant to pre_update_n_ex.
I: Removed inst rst_fptr_align_de that is redundant to halt_hold1_de.
I: Removed inst txpf that is redundant to txcf.
I: Removed inst vltg that is redundant to rptd.
Executing : rtl-data-opt successfully.
 0.833411s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (99.4%)
Start FSM inference.
I: FSM sysreset_st[1:0]_fsm[1:0] inferred.
FSM sysreset_st[1:0]_fsm[1:0] STG:
Number of reachable states: 4
Input nets: SYSRESETREQ 
S0(00)-->S1(01): x
S1(01)-->S2(10): x
S2(10)-->S3(11): x
S3(11)-->S0(00): 1
S2(10)-->S3(11): 0
S3(11)-->S3(11): 0

I: FSM excpt_state[4:0]_fsm[4:0] inferred.
FSM excpt_state[4:0]_fsm[4:0] STG:
Number of reachable states: 17
Input nets: N530 N532 mcode_req nvic_lockup 
S0(00000)-->S1(00001): xxxx
S1(00001)-->S2(00010): xxxx
S2(00010)-->S3(00011): xxxx
S3(00011)-->S4(00100): xxxx
S4(00100)-->S4(00100): xx0x
S4(00100)-->S5(00101): xx1x
S5(00101)-->S6(00110): xxxx
S6(00110)-->S7(00111): 1xxx
S6(00110)-->S10(01010): x1xx
S6(00110)-->S16(10000): xxx1
S7(00111)-->S8(01000): xxxx
S8(01000)-->S9(01001): xxxx
S9(01001)-->S1(00001): xxxx
S10(01010)-->S11(01011): xxxx
S11(01011)-->S12(01100): xxxx
S12(01100)-->S14(01110): xxxx
S13(01101)-->S15(01111): xxxx
S14(01110)-->S13(01101): xxxx
S15(01111)-->S4(00100): xxxx
S16(10000)-->S4(00100): xxxx

I: FSM ahb_addr_state_0x[1:0]_fsm[1:0] inferred.
FSM ahb_addr_state_0x[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N33 N102 biu_commit_reg reresp wslave_rdy 
S0(00)-->S0(00): xxx0xx
S1(01)-->S1(01): xxx000
S1(01)-->S2(10): xxx001
S0(00)-->S0(00): xxx01x
S1(01)-->S0(00): xxx01x
S2(10)-->S2(10): 0xx0xx
S2(10)-->S0(00): 1xx0xx
S0(00)-->S0(00): 11x1xx
S1(01)-->S0(00): 11x1xx
S2(10)-->S0(00): 11x1xx
S0(00)-->S0(00): 1xxx1x
S1(01)-->S0(00): 1xxx1x
S2(10)-->S0(00): 1xxx1x
S0(00)-->S0(00): x111xx
S1(01)-->S0(00): x111xx
S2(10)-->S0(00): x111xx
S0(00)-->S0(00): x001xx
S1(01)-->S0(00): x001xx
S2(10)-->S0(00): x001xx
S0(00)-->S0(00): xx111x
S1(01)-->S0(00): xx111x
S2(10)-->S0(00): xx111x
S0(00)-->S1(01): x01100
S1(01)-->S1(01): x01100
S2(10)-->S1(01): x01100
S0(00)-->S2(10): 0101xx
S1(01)-->S2(10): 0101xx
S2(10)-->S2(10): 0101xx
S0(00)-->S2(10): x01101
S1(01)-->S2(10): x01101
S2(10)-->S2(10): x01101

I: FSM ahb_addr_state_10[1:0]_fsm[1:0] inferred.
FSM ahb_addr_state_10[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N71 ahb_addr_state_0x ahb_addr_state_11 ahb_data_state asel_ppb biu_commit_reg dsel_ppb ready reresp rsel_ppb_reg 
S0(00)-->S0(00): 0xxxxxx1xxx0
S0(00)-->S1(01): 1xxxx1x110x0
S0(00)-->S2(10): 1xxxx0x1xxx0
S0(00)-->S2(10): 1xxxxxx10xx0
S0(00)-->S2(10): 1xxxxxx1x1x0
S1(01)-->S1(01): xxxxx1110000
S1(01)-->S1(01): xxxxx1011000
S1(01)-->S2(10): xxxxx0x1xx00
S1(01)-->S2(10): xxxxxx111x00
S1(01)-->S2(10): xxxxxx010x00
S1(01)-->S2(10): xxxxxxx1x100
S0(00)-->S2(10): 1xxxx0x1xx00
S1(01)-->S2(10): 1xxxx0x1xx00
S0(00)-->S2(10): 1xxxxxx1x100
S1(01)-->S2(10): 1xxxxxx1x100
S2(10)-->S1(01): 1xxxxx11x1x0
S2(10)-->S2(10): xxxxxxx1x000
S2(10)-->S0(00): xxxxxxx1x010
S0(00)-->S0(00): 0xxxxxx1x1x0
S2(10)-->S0(00): 0xxxxxx1x1x0
S0(00)-->S2(10): 1xxxxx01x1x0
S2(10)-->S2(10): 1xxxxx01x1x0
S1(01)-->S0(00): xxxxxxx1xx10
S0(00)-->S0(00): x11xxxx0xxxx
S1(01)-->S0(00): x11xxxx0xxxx
S2(10)-->S0(00): x11xxxx0xxxx
S0(00)-->S0(00): 0xxxxxxxxx1x
S1(01)-->S0(00): 0xxxxxxxxx1x
S2(10)-->S0(00): 0xxxxxxxxx1x
S0(00)-->S0(00): xxx11xx1xxx1
S1(01)-->S0(00): xxx11xx1xxx1
S2(10)-->S0(00): xxx11xx1xxx1
S0(00)-->S0(00): xx1xxxx0xx1x
S1(01)-->S0(00): xx1xxxx0xx1x
S2(10)-->S0(00): xx1xxxx0xx1x
S0(00)-->S0(00): xxxx1xx1xx11
S1(01)-->S0(00): xxxx1xx1xx11
S2(10)-->S0(00): xxxx1xx1xx11
S0(00)-->S0(00): x1xxxxx0x01x
S1(01)-->S0(00): x1xxxxx0x01x
S2(10)-->S0(00): x1xxxxx0x01x
S0(00)-->S0(00): xxx1xxx1x011
S1(01)-->S0(00): xxx1xxx1x011
S2(10)-->S0(00): xxx1xxx1x011
S0(00)-->S0(00): 000xxxx0xxxx
S1(01)-->S0(00): 000xxxx0xxxx
S2(10)-->S0(00): 000xxxx0xxxx
S0(00)-->S0(00): 0xx00xx1xxx1
S1(01)-->S0(00): 0xx00xx1xxx1
S2(10)-->S0(00): 0xx00xx1xxx1
S0(00)-->S0(00): 0x0xxxx0x1xx
S1(01)-->S0(00): 0x0xxxx0x1xx
S2(10)-->S0(00): 0x0xxxx0x1xx
S0(00)-->S0(00): 0xxx0xx1x1x1
S1(01)-->S0(00): 0xxx0xx1x1x1
S2(10)-->S0(00): 0xxx0xx1x1x1
S0(00)-->S1(01): 110xxx10x1xx
S1(01)-->S1(01): 110xxx10x1xx
S2(10)-->S1(01): 110xxx10x1xx
S0(00)-->S1(01): 1xx10x11x1x1
S1(01)-->S1(01): 1xx10x11x1x1
S2(10)-->S1(01): 1xx10x11x1x1
S0(00)-->S1(01): 100xx1x010xx
S1(01)-->S1(01): 100xx1x010xx
S2(10)-->S1(01): 100xx1x010xx
S0(00)-->S1(01): 1xx001x110x1
S1(01)-->S1(01): 1xx001x110x1
S2(10)-->S1(01): 1xx001x110x1
S0(00)-->S1(01): x01xx110000x
S1(01)-->S1(01): x01xx110000x
S2(10)-->S1(01): x01xx110000x
S0(00)-->S1(01): x01xx100100x
S1(01)-->S1(01): x01xx100100x
S2(10)-->S1(01): x01xx100100x
S0(00)-->S1(01): xxx011110001
S1(01)-->S1(01): xxx011110001
S2(10)-->S1(01): xxx011110001
S0(00)-->S1(01): xxx011011001
S1(01)-->S1(01): xxx011011001
S2(10)-->S1(01): xxx011011001
S0(00)-->S2(10): 100xx0x0xxxx
S1(01)-->S2(10): 100xx0x0xxxx
S2(10)-->S2(10): 100xx0x0xxxx
S0(00)-->S2(10): 1xx000x1xxx1
S1(01)-->S2(10): 1xx000x1xxx1
S2(10)-->S2(10): 1xx000x1xxx1
S0(00)-->S2(10): 1x0xxx00x1xx
S1(01)-->S2(10): 1x0xxx00x1xx
S2(10)-->S2(10): 1x0xxx00x1xx
S0(00)-->S2(10): x10xxxx0x00x
S1(01)-->S2(10): x10xxxx0x00x
S2(10)-->S2(10): x10xxxx0x00x
S0(00)-->S2(10): 1xxx0x01x1x1
S1(01)-->S2(10): 1xxx0x01x1x1
S2(10)-->S2(10): 1xxx0x01x1x1
S0(00)-->S2(10): xxx10xx1x001
S1(01)-->S2(10): xxx10xx1x001
S2(10)-->S2(10): xxx10xx1x001
S0(00)-->S2(10): x01xx0x0xx0x
S1(01)-->S2(10): x01xx0x0xx0x
S2(10)-->S2(10): x01xx0x0xx0x
S0(00)-->S2(10): xxx010x1xx01
S1(01)-->S2(10): xxx010x1xx01
S2(10)-->S2(10): xxx010x1xx01
S0(00)-->S2(10): 100xxxx00xxx
S1(01)-->S2(10): 100xxxx00xxx
S2(10)-->S2(10): 100xxxx00xxx
S0(00)-->S2(10): 1xx00xx10xx1
S1(01)-->S2(10): 1xx00xx10xx1
S2(10)-->S2(10): 1xx00xx10xx1
S0(00)-->S2(10): x01xxx101x0x
S1(01)-->S2(10): x01xxx101x0x
S2(10)-->S2(10): x01xxx101x0x
S0(00)-->S2(10): x01xxx000x0x
S1(01)-->S2(10): x01xxx000x0x
S2(10)-->S2(10): x01xxx000x0x
S0(00)-->S2(10): 100xxxx0x1xx
S1(01)-->S2(10): 100xxxx0x1xx
S2(10)-->S2(10): 100xxxx0x1xx
S0(00)-->S2(10): xxx01x111x01
S1(01)-->S2(10): xxx01x111x01
S2(10)-->S2(10): xxx01x111x01
S0(00)-->S2(10): xxx01x010x01
S1(01)-->S2(10): xxx01x010x01
S2(10)-->S2(10): xxx01x010x01
S0(00)-->S2(10): 1xx00xx1x1x1
S1(01)-->S2(10): 1xx00xx1x1x1
S2(10)-->S2(10): 1xx00xx1x1x1
S0(00)-->S2(10): x01xxxx0x10x
S1(01)-->S2(10): x01xxxx0x10x
S2(10)-->S2(10): x01xxxx0x10x
S0(00)-->S2(10): xxx01xx1x101
S1(01)-->S2(10): xxx01xx1x101
S2(10)-->S2(10): xxx01xx1x101

I: FSM ahb_addr_state_11[1:0]_fsm[1:0] inferred.
FSM ahb_addr_state_11[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N71 ahb_addr_state_0x ahb_addr_state_10 ahb_data_state asel_ppb biu_commit_reg dsel_ppb ready reresp rsel_ppb_reg 
S0(00)-->S0(00): 0xxxxxx1xxx1
S0(00)-->S1(01): 1xxxx1x100x1
S0(00)-->S2(10): 1xxxx0x1xxx1
S0(00)-->S2(10): 1xxxxxx11xx1
S0(00)-->S2(10): 1xxxxxx1x1x1
S1(01)-->S1(01): xxxxx1110001
S1(01)-->S1(01): xxxxx1011001
S1(01)-->S2(10): xxxxx0x1xx01
S1(01)-->S2(10): xxxxxx111x01
S1(01)-->S2(10): xxxxxx010x01
S1(01)-->S2(10): xxxxxxx1x101
S0(00)-->S2(10): 1xxxx0x1xx01
S1(01)-->S2(10): 1xxxx0x1xx01
S0(00)-->S2(10): 1xxxxxx1x101
S1(01)-->S2(10): 1xxxxxx1x101
S2(10)-->S1(01): 1xxxxx01x1x1
S2(10)-->S2(10): xxxxxxx1x001
S2(10)-->S0(00): xxxxxxx1x011
S0(00)-->S0(00): 0xxxxxx1x1x1
S2(10)-->S0(00): 0xxxxxx1x1x1
S0(00)-->S2(10): 1xxxxx11x1x1
S2(10)-->S2(10): 1xxxxx11x1x1
S1(01)-->S0(00): xxxxxxx1xx11
S0(00)-->S0(00): x11xxxx0xxxx
S1(01)-->S0(00): x11xxxx0xxxx
S2(10)-->S0(00): x11xxxx0xxxx
S0(00)-->S0(00): 0xxxxxxxxx1x
S1(01)-->S0(00): 0xxxxxxxxx1x
S2(10)-->S0(00): 0xxxxxxxxx1x
S0(00)-->S0(00): xxx11xx1xxx0
S1(01)-->S0(00): xxx11xx1xxx0
S2(10)-->S0(00): xxx11xx1xxx0
S0(00)-->S0(00): xx1xxxx0xx1x
S1(01)-->S0(00): xx1xxxx0xx1x
S2(10)-->S0(00): xx1xxxx0xx1x
S0(00)-->S0(00): xxxx1xx1xx10
S1(01)-->S0(00): xxxx1xx1xx10
S2(10)-->S0(00): xxxx1xx1xx10
S0(00)-->S0(00): x1xxxxx0x01x
S1(01)-->S0(00): x1xxxxx0x01x
S2(10)-->S0(00): x1xxxxx0x01x
S0(00)-->S0(00): xxx1xxx1x010
S1(01)-->S0(00): xxx1xxx1x010
S2(10)-->S0(00): xxx1xxx1x010
S0(00)-->S0(00): 000xxxx0xxxx
S1(01)-->S0(00): 000xxxx0xxxx
S2(10)-->S0(00): 000xxxx0xxxx
S0(00)-->S0(00): 0xx00xx1xxx0
S1(01)-->S0(00): 0xx00xx1xxx0
S2(10)-->S0(00): 0xx00xx1xxx0
S0(00)-->S0(00): 0x0xxxx0x1xx
S1(01)-->S0(00): 0x0xxxx0x1xx
S2(10)-->S0(00): 0x0xxxx0x1xx
S0(00)-->S0(00): 0xxx0xx1x1x0
S1(01)-->S0(00): 0xxx0xx1x1x0
S2(10)-->S0(00): 0xxx0xx1x1x0
S0(00)-->S1(01): 110xxx00x1xx
S1(01)-->S1(01): 110xxx00x1xx
S2(10)-->S1(01): 110xxx00x1xx
S0(00)-->S1(01): 1xx10x01x1x0
S1(01)-->S1(01): 1xx10x01x1x0
S2(10)-->S1(01): 1xx10x01x1x0
S0(00)-->S1(01): 100xx1x000xx
S1(01)-->S1(01): 100xx1x000xx
S2(10)-->S1(01): 100xx1x000xx
S0(00)-->S1(01): 1xx001x100x0
S1(01)-->S1(01): 1xx001x100x0
S2(10)-->S1(01): 1xx001x100x0
S0(00)-->S1(01): x01xx110000x
S1(01)-->S1(01): x01xx110000x
S2(10)-->S1(01): x01xx110000x
S0(00)-->S1(01): x01xx100100x
S1(01)-->S1(01): x01xx100100x
S2(10)-->S1(01): x01xx100100x
S0(00)-->S1(01): xxx011110000
S1(01)-->S1(01): xxx011110000
S2(10)-->S1(01): xxx011110000
S0(00)-->S1(01): xxx011011000
S1(01)-->S1(01): xxx011011000
S2(10)-->S1(01): xxx011011000
S0(00)-->S2(10): 100xx0x0xxxx
S1(01)-->S2(10): 100xx0x0xxxx
S2(10)-->S2(10): 100xx0x0xxxx
S0(00)-->S2(10): 1xx000x1xxx0
S1(01)-->S2(10): 1xx000x1xxx0
S2(10)-->S2(10): 1xx000x1xxx0
S0(00)-->S2(10): 1x0xxx10x1xx
S1(01)-->S2(10): 1x0xxx10x1xx
S2(10)-->S2(10): 1x0xxx10x1xx
S0(00)-->S2(10): x10xxxx0x00x
S1(01)-->S2(10): x10xxxx0x00x
S2(10)-->S2(10): x10xxxx0x00x
S0(00)-->S2(10): 1xxx0x11x1x0
S1(01)-->S2(10): 1xxx0x11x1x0
S2(10)-->S2(10): 1xxx0x11x1x0
S0(00)-->S2(10): xxx10xx1x000
S1(01)-->S2(10): xxx10xx1x000
S2(10)-->S2(10): xxx10xx1x000
S0(00)-->S2(10): x01xx0x0xx0x
S1(01)-->S2(10): x01xx0x0xx0x
S2(10)-->S2(10): x01xx0x0xx0x
S0(00)-->S2(10): xxx010x1xx00
S1(01)-->S2(10): xxx010x1xx00
S2(10)-->S2(10): xxx010x1xx00
S0(00)-->S2(10): 100xxxx01xxx
S1(01)-->S2(10): 100xxxx01xxx
S2(10)-->S2(10): 100xxxx01xxx
S0(00)-->S2(10): 1xx00xx11xx0
S1(01)-->S2(10): 1xx00xx11xx0
S2(10)-->S2(10): 1xx00xx11xx0
S0(00)-->S2(10): x01xxx101x0x
S1(01)-->S2(10): x01xxx101x0x
S2(10)-->S2(10): x01xxx101x0x
S0(00)-->S2(10): x01xxx000x0x
S1(01)-->S2(10): x01xxx000x0x
S2(10)-->S2(10): x01xxx000x0x
S0(00)-->S2(10): 100xxxx0x1xx
S1(01)-->S2(10): 100xxxx0x1xx
S2(10)-->S2(10): 100xxxx0x1xx
S0(00)-->S2(10): xxx01x111x00
S1(01)-->S2(10): xxx01x111x00
S2(10)-->S2(10): xxx01x111x00
S0(00)-->S2(10): xxx01x010x00
S1(01)-->S2(10): xxx01x010x00
S2(10)-->S2(10): xxx01x010x00
S0(00)-->S2(10): 1xx00xx1x1x0
S1(01)-->S2(10): 1xx00xx1x1x0
S2(10)-->S2(10): 1xx00xx1x1x0
S0(00)-->S2(10): x01xxxx0x10x
S1(01)-->S2(10): x01xxxx0x10x
S2(10)-->S2(10): x01xxxx0x10x
S0(00)-->S2(10): xxx01xx1x100
S1(01)-->S2(10): xxx01xx1x100
S2(10)-->S2(10): xxx01xx1x100

I: FSM cstate[1:0]_fsm[1:0] inferred.
FSM cstate[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N88 awready_i wready_i 
S0(00)-->S1(01): 1xx
S1(01)-->S2(10): x1x
S2(10)-->S0(00): xx1

I: FSM cstate0[1:0]_fsm[1:0] inferred.
FSM cstate0[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: arready_i rlast_i rx_start 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): 1xx
S2(10)-->S0(00): x1x

I: FSM cstate0[1:0]_fsm[1:0] inferred.
FSM cstate0[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: arready_d rlast_d rx_start 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): 1xx
S2(10)-->S0(00): x1x

I: FSM cstate[1:0]_fsm[1:0] inferred.
FSM cstate[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: awready_d tx_start wready_d 
S0(00)-->S1(01): x1x
S1(01)-->S2(10): 1xx
S2(10)-->S0(00): xx1

I: FSM invalid_state[3:0]_fsm[3:0] inferred.
FSM invalid_state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N450 N891 dram_wr_val invalid invalid_addr[9:0] 
S0(0000)-->S1(0001): xxx1xxxxxxxxxx
S1(0001)-->S2(0010): xxxxxxxxxxxxxx
S2(0010)-->S2(0010): x10xxxxxxxxxxx
S2(0010)-->S3(0011): 10xxxxxxxxxxxx
S3(0011)-->S1(0001): xxxxxxxxxxxxxx
S2(0010)-->S1(0001): x11xxxxxxxxxxx
S3(0011)-->S1(0001): x11xxxxxxxxxxx
S2(0010)-->S1(0001): 00xx0xxxxxxxxx
S3(0011)-->S1(0001): 00xx0xxxxxxxxx
S2(0010)-->S1(0001): 00xxx1xxxxxxxx
S3(0011)-->S1(0001): 00xxx1xxxxxxxx
S2(0010)-->S1(0001): 00xxxx1xxxxxxx
S3(0011)-->S1(0001): 00xxxx1xxxxxxx
S2(0010)-->S1(0001): 00xxxxx1xxxxxx
S3(0011)-->S1(0001): 00xxxxx1xxxxxx
S2(0010)-->S1(0001): 00xxxxxx1xxxxx
S3(0011)-->S1(0001): 00xxxxxx1xxxxx
S2(0010)-->S1(0001): 00xxxxxxx1xxxx
S3(0011)-->S1(0001): 00xxxxxxx1xxxx
S2(0010)-->S1(0001): 00xxxxxxxx1xxx
S3(0011)-->S1(0001): 00xxxxxxxx1xxx
S2(0010)-->S1(0001): 00xxxxxxxxx1xx
S3(0011)-->S1(0001): 00xxxxxxxxx1xx
S2(0010)-->S1(0001): 00xxxxxxxxxx1x
S3(0011)-->S1(0001): 00xxxxxxxxxx1x
S2(0010)-->S1(0001): 00xxxxxxxxxxx1
S3(0011)-->S1(0001): 00xxxxxxxxxxx1
S0(0000)-->S1(0001): x111xxxxxxxxxx
S2(0010)-->S1(0001): x111xxxxxxxxxx
S0(0000)-->S0(0000): xxx0xxxxxxxxxx
S2(0010)-->S0(0000): 00xx1000000000

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N618 N626 dram_rd_val dram_wr_val 
S0(00)-->S0(00): 00xx
S0(00)-->S1(01): x1xx
S0(00)-->S2(10): 10xx
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): x1x0
S1(01)-->S1(01): x1x0
S0(00)-->S2(10): 10x1
S1(01)-->S2(10): 10x1
S2(10)-->S2(10): xx0x
S2(10)-->S0(00): xx1x
S0(00)-->S2(10): 100x
S2(10)-->S2(10): 100x

I: FSM flush_state[3:0]_fsm[3:0] inferred.
FSM flush_state[3:0]_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N530 dram_wr_val flush flush_addr[9:0] 
S0(0000)-->S1(0001): xx1xxxxxxxxxx
S1(0001)-->S2(0010): xxxxxxxxxxxxx
S2(0010)-->S1(0001): 11xxxxxxxxxxx
S2(0010)-->S1(0001): 0xx0xxxxxxxxx
S2(0010)-->S1(0001): 0xxx1xxxxxxxx
S2(0010)-->S1(0001): 0xxxx1xxxxxxx
S2(0010)-->S1(0001): 0xxxxx1xxxxxx
S2(0010)-->S1(0001): 0xxxxxx1xxxxx
S2(0010)-->S1(0001): 0xxxxxxx1xxxx
S2(0010)-->S1(0001): 0xxxxxxxx1xxx
S2(0010)-->S1(0001): 0xxxxxxxxx1xx
S2(0010)-->S1(0001): 0xxxxxxxxxx1x
S2(0010)-->S1(0001): 0xxxxxxxxxxx1
S2(0010)-->S2(0010): 10xxxxxxxxxxx
S0(0000)-->S0(0000): xx0xxxxxxxxxx
S2(0010)-->S0(0000): 0xx1000000000

I: FSM cstate[1:0]_fsm[1:0] inferred.
FSM cstate[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N169 awready_dmac tx_start 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S0(00): 1xx

I: FSM cstate0[1:0]_fsm[1:0] inferred.
FSM cstate0[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: arready_dmac rlast_dmac rx_start 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): 1xx
S2(10)-->S0(00): x1x

I: FSM rx_state[3:0]_fsm[3:0] inferred.
FSM rx_state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N279 N283 N295 rx_inter_core_clean 
S0(0000)-->S1(0001): 11xx
S1(0001)-->S2(0010): xx1x
S2(0010)-->S3(0011): xxx1
S3(0011)-->S0(0000): xxxx

I: FSM state_reg[2:0]_fsm[2:0] inferred.
FSM state_reg[2:0]_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N68 N72 PCLKEN apb_select 
S1(001)-->S1(001): xx0x
S1(001)-->S2(010): xx1x
S0(000)-->S1(001): xx01
S1(001)-->S1(001): xx01
S0(000)-->S2(010): xx11
S1(001)-->S2(010): xx11
S2(010)-->S2(010): xx0x
S2(010)-->S3(011): xx1x
S3(011)-->S3(011): xx0x
S3(011)-->S3(011): 00xx
S3(011)-->S4(100): 011x
S3(011)-->S5(101): 1x1x
S5(101)-->S6(110): xxxx
S6(110)-->S0(000): xxx0
S4(100)-->S1(001): xx01
S6(110)-->S1(001): xx01
S4(100)-->S2(010): xx11
S6(110)-->S2(010): xx11
S0(000)-->S0(000): xxx0
S4(100)-->S0(000): xxx0

I: FSM c_state[4:0]_fsm[4:0] inferred.
FSM c_state[4:0]_fsm[4:0] STG:
Number of reachable states: 6
Input nets: cnt_done core_ack go i2c_al read start stop write 
S0(00000)-->S1(00001): xx10x1xx
S0(00000)-->S2(00010): xx1010xx
S0(00000)-->S3(00100): xx1000x1
S0(00000)-->S5(10000): xx1000x0
S1(00001)-->S2(00010): x1x01xxx
S1(00001)-->S3(00100): x1x00xxx
S2(00010)-->S2(00010): 01x0xxxx
S2(00010)-->S4(01000): 11x0xxxx
S3(00100)-->S3(00100): 01x0xxxx
S3(00100)-->S4(01000): 11x0xxxx
S4(01000)-->S5(10000): x1x0xx1x
S5(10000)-->S0(00000): x1xxxxxx
S4(01000)-->S0(00000): x1xxxx0x
S0(00000)-->S0(00000): xxx1xxxx
S1(00001)-->S0(00000): xxx1xxxx
S2(00010)-->S0(00000): xxx1xxxx
S3(00100)-->S0(00000): xxx1xxxx
S4(01000)-->S0(00000): xxx1xxxx
S5(10000)-->S0(00000): xxx1xxxx

I: FSM c_state[4:0]_fsm[4:0] inferred.
FSM c_state[4:0]_fsm[4:0] STG:
Number of reachable states: 18
Input nets: N183 N191 N194 N196 al 
S0(00000)-->S0(00000): 0000x
S0(00000)-->S1(00001): x1xx0
S0(00000)-->S6(00110): 1xxx0
S0(00000)-->S10(01010): xxx10
S0(00000)-->S14(01110): xx1x0
S1(00001)-->S2(00010): xxxx0
S2(00010)-->S3(00011): xxxx0
S3(00011)-->S4(00100): xxxx0
S4(00100)-->S5(00101): xxxx0
S6(00110)-->S7(00111): xxxx0
S7(00111)-->S8(01000): xxxx0
S8(01000)-->S9(01001): xxxx0
S10(01010)-->S11(01011): xxxx0
S11(01011)-->S12(01100): xxxx0
S12(01100)-->S13(01101): xxxx0
S14(01110)-->S15(01111): xxxx0
S15(01111)-->S16(10000): xxxx0
S16(10000)-->S17(10001): xxxx0
S17(10001)-->S0(00000): xxxxx
S9(01001)-->S0(00000): xxxxx
S13(01101)-->S0(00000): xxxxx
S5(00101)-->S0(00000): xxxxx
S13(01101)-->S0(00000): xxxxx
S0(00000)-->S0(00000): xxxx1
S1(00001)-->S0(00000): xxxx1
S2(00010)-->S0(00000): xxxx1
S3(00011)-->S0(00000): xxxx1
S4(00100)-->S0(00000): xxxx1
S5(00101)-->S0(00000): xxxx1
S6(00110)-->S0(00000): xxxx1
S7(00111)-->S0(00000): xxxx1
S8(01000)-->S0(00000): xxxx1
S9(01001)-->S0(00000): xxxx1
S10(01010)-->S0(00000): xxxx1
S11(01011)-->S0(00000): xxxx1
S12(01100)-->S0(00000): xxxx1
S13(01101)-->S0(00000): xxxx1
S14(01110)-->S0(00000): xxxx1
S15(01111)-->S0(00000): xxxx1
S16(10000)-->S0(00000): xxxx1
S17(10001)-->S0(00000): xxxx1

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N187 spi_wr_ack 
S0(0000)-->S1(0001): 1x
S1(0001)-->S2(0010): xx
S2(0010)-->S2(0010): x0
S2(0010)-->S3(0011): x1
S3(0011)-->S0(0000): xx

I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 6
Input nets: N14 N149 wr_req 
S0(000)-->S0(000): xx0
S0(000)-->S2(010): xx1
S1(001)-->S2(010): x0x
S1(001)-->S4(100): x1x
S2(010)-->S1(001): 1xx
S2(010)-->S2(010): 0xx
S3(011)-->S5(101): xxx
S0(000)-->S2(010): 0x1
S2(010)-->S2(010): 0x1
S4(100)-->S3(011): 1xx
S4(100)-->S4(100): 0xx
S5(101)-->S0(000): xxx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 11
Input nets: cnt[3:1] cnt[7] dll_lock_d[1] dll_update_ack_rst_ctrl_d[1] dll_update_iorst_req_d[1] pll_lock_d[1] 
S0(0000)-->S1(0001): xxxxxxxx
S1(0001)-->S2(0010): 1xxxxxxx
S2(0010)-->S3(0011): xxxxxxx1
S3(0011)-->S4(0100): xxx11xxx
S4(0100)-->S5(0101): xxxxx1xx
S5(0101)-->S6(0110): xxxxx0xx
S6(0110)-->S7(0111): x1xxxxxx
S7(0111)-->S8(1000): 1xxxxxxx
S8(1000)-->S9(1001): xx1xxxxx
S9(1001)-->S10(1010): x1xxxxxx
S10(1010)-->S7(0111): xxxxxx11
S10(1010)-->S0(0000): xxxxxxx0

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 4
Input nets: cnt dll_update_iorst_ack update_from_training update_req 
S0(00)-->S1(01): xxx1
S1(01)-->S2(10): 1xxx
S2(10)-->S3(11): 11xx
S2(10)-->S3(11): 1x0x
S2(10)-->S3(11): x11x
S3(11)-->S0(00): xxx0

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N207 ddr_init_done 
S0(00)-->S1(10): 11
S1(10)-->S0(00): xx
S0(00)-->S0(00): 0x
S1(10)-->S0(00): 0x
S0(00)-->S0(00): x0
S1(10)-->S0(00): x0

I: FSM cstate[1:0]_fsm[1:0] inferred.
FSM cstate[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N57 awready_1 tx_start 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S0(00): 1xx

I: FSM cstate0[1:0]_fsm[1:0] inferred.
FSM cstate0[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: arready_1 rlast_1 rx_start 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): 1xx
S2(10)-->S0(00): x1x

Executing : FSM inference successfully.
 0.583029s wall, 0.546875s user + 0.046875s system = 0.593750s CPU (101.8%)
Start sdm2adm.
I: Constant propagation done on N225 (bmsREDAND).
I: Constant propagation done on N302 (bmsWIDEMUX).
I: Constant propagation done on N326 (bmsWIDEMUX).
I: Constant propagation done on N26 (bmsWIDEMUX).
I: Constant propagation done on N115_2 (bmsWIDEMUX).
I: Constant propagation done on N158_2 (bmsWIDEMUX).
I: Constant propagation done on N170_2 (bmsWIDEMUX).
I: Constant propagation done on N103_2 (bmsWIDEMUX).
I: Constant propagation done on N362 (bmsWIDEMUX).
I: Constant propagation done on N378 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 1.141358s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (99.9%)
Saving design to DB.
Action compile: Real time elapsed is 14.000 sec
Action compile: CPU time elapsed is 10.953 sec
Current time: Thu Apr  8 11:35:20 2021
Action compile: Peak memory pool usage is 208,494,592 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Apr  8 11:35:21 2021
Compiling architecture definition.
Analyzing project file 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ARM_M1_SoC_Top.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : create_clock -name clk_in_50m [get_ports ex_clk_50m] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk_in_50m [get_ports ex_clk_50m] -period 20 -waveform {0.000 10.000} successfully.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : get_pins u_DDR3.u_pll_50_400.clkout1
Executing : get_pins u_DDR3.u_pll_50_400.clkout1 successfully.
Executing : get_clocks clk_in_50m
Executing : get_clocks clk_in_50m successfully.
Executing : create_generated_clock -name pclk -source [get_ports ex_clk_50m] [get_pins u_DDR3.u_pll_50_400.clkout1] -master_clock [get_clocks clk_in_50m] -multiply_by 1
Executing : create_generated_clock -name pclk -source [get_ports ex_clk_50m] [get_pins u_DDR3.u_pll_50_400.clkout1] -master_clock [get_clocks clk_in_50m] -multiply_by 1 successfully.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : get_pins u_DDR3.u_pll_50_400.clkout2
Executing : get_pins u_DDR3.u_pll_50_400.clkout2 successfully.
Executing : get_clocks clk_in_50m
Executing : get_clocks clk_in_50m successfully.
Executing : create_generated_clock -name axi_clk0 -source [get_ports ex_clk_50m] [get_pins u_DDR3.u_pll_50_400.clkout2] -master_clock [get_clocks clk_in_50m] -multiply_by 2
Executing : create_generated_clock -name axi_clk0 -source [get_ports ex_clk_50m] [get_pins u_DDR3.u_pll_50_400.clkout2] -master_clock [get_clocks clk_in_50m] -multiply_by 2 successfully.
Executing : define_attribute i:u_DDR3.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_DDR3.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71 successfully.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port LED[0] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port LED[0] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port LED[1] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port LED[1] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port LED[2] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port LED[2] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port LED[3] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port LED[3] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc(line number: 602)] | Port RX has been placed at location A12, whose type is share pin.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port SD_DCLK lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port SD_MOSI lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port SD_nCS lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port TX lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port TX lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port i2c0_sck lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port i2c0_sck lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port i2c0_sda lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port i2c0_sda lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port spi0_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port spi0_cs lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc(line number: 652)] | Port spi0_miso has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc] Port spi0_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Constraint check end.
C: DRC-2018: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/source/M1_SoC_TOP.fdc(line number: 9)] The waveform of clock "axi_clk0" is {0.000, 5.000, 10.000} in sdc, but according config of instance u_DDR3/u_pll_50_400/u_pll_e1(GTP_PLL_E1) and reference clock "clk_in_50m", the waveform of clock "axi_clk0" should be {0.000, 4.000, 8.000}, please check the constraint.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT3
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT3 successfully.
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports ex_clk_50m] [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock clk_in_50m -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports ex_clk_50m] [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock clk_in_50m -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add successfully.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports ex_clk_50m] [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock clk_in_50m -edges {1 2 3} -edge_shift {0.000000 -9.000000 -18.000000} -add
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports ex_clk_50m] [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock clk_in_50m -edges {1 2 3} -edge_shift {0.000000 -9.000000 -18.000000} -add successfully.
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.000000 2.000000} -add
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.000000 2.000000} -add successfully.
Executing : get_ports rx_clki
Executing : get_ports rx_clki successfully.
Executing : create_clock -name rx_clki_Inferred [get_ports rx_clki] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name rx_clki_Inferred [get_ports rx_clki] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CL
K_SYS[27] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK u_DDR3/u_ipsl_hmic_h_
phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_g
tp_ddrphy/IOL_CLK_SYS[41] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57] u_DDR3/u_ipsl_hmic_h_p
hy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CL
K_SYS[27] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK u_DDR3/u_ipsl_hmic_h_
phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_g
tp_ddrphy/IOL_CLK_SYS[41] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57] u_DDR3/u_ipsl_hmic_h_p
hy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]} successfully.
Executing : create_clock -name system_internal_clock -period 1000 -waveform {0 500} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/
IOL_CLK_SYS[12] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17] 
u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40] u_DDR3/u_ipsl_hmic_h
_phy_top/u_phy_io/dqs3_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56] u_DDR3/u_ipsl_hm
ic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]}]
Executing : create_clock -name system_internal_clock -period 1000 -waveform {0 500} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/
IOL_CLK_SYS[12] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17] 
u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40] u_DDR3/u_ipsl_hmic_h
_phy_top/u_phy_io/dqs3_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56] u_DDR3/u_ipsl_hm
ic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]}] successfully.
Executing : set_clock_groups -name system_internal_clock_group -asynchronous -group system_internal_clock
Executing : set_clock_groups -name system_internal_clock_group -asynchronous -group system_internal_clock successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group rx_clki_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group rx_clki_Inferred successfully.
Executing : set_clock_groups -name system_internal_clock_group -asynchronous -group system_internal_clock
Executing : set_clock_groups -name system_internal_clock_group -asynchronous -group system_internal_clock successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group rx_clki_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group rx_clki_Inferred successfully.
Start pre-mapping.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYext' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYppb' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADY' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADY' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADY' is overwritten by new value.
W: ignore syn_maxfan attribute on non-input port HREADYmux
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTapb' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTdcache' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTdef' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTethernet' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTgpio' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTicache' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTram' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTsmem' is overwritten by new value.
I: Encoding type of FSM 'cstate0[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate0[1:0]_fsm[1:0]':
I: from  axi1_wr_test/cstate0[1] axi1_wr_test/cstate0[0]
I: to  axi1_wr_test/cstate0_2 axi1_wr_test/cstate0_1 axi1_wr_test/cstate0_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'cstate[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate[1:0]_fsm[1:0]':
I: from  axi1_wr_test/cstate[1] axi1_wr_test/cstate[0]
I: to  axi1_wr_test/cstate_2 axi1_wr_test/cstate_1 axi1_wr_test/cstate_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  u_SD_CARD/state[3] u_SD_CARD/state[2] u_SD_CARD/state[1] u_SD_CARD/state[0]
I: to  u_SD_CARD/state_3 u_SD_CARD/state_2 u_SD_CARD/state_1 u_SD_CARD/state_0
I: 0000 => 0001
I: 0001 => 0010
I: 0010 => 0100
I: 0011 => 1000
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_SD_CARD/spi_master_m0/state[2] u_SD_CARD/spi_master_m0/state[1] u_SD_CARD/spi_master_m0/state[0]
I: to  u_SD_CARD/spi_master_m0/state_5 u_SD_CARD/spi_master_m0/state_4 u_SD_CARD/spi_master_m0/state_3 u_SD_CARD/spi_master_m0/state_2 u_SD_CARD/spi_master_m0/state_1 u_SD_CARD/spi_master_m0/state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'ahb_addr_state_0x[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'ahb_addr_state_0x[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x[1] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x[0]
I: to  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_2 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_1 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'ahb_addr_state_10[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'ahb_addr_state_10[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[0]
I: to  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_1 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'ahb_addr_state_11[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'ahb_addr_state_11[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[0]
I: to  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_1 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'excpt_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'excpt_state[4:0]_fsm[4:0]':
I: from  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[4] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[3] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[2] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[1] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[0]
I: to  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_16 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_15 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_14 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_13 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_12 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_11 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_10 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_9 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_8 u_integrat
ion_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_7 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_6 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_5 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_4 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_3 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_2 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_0
I: 00000 => 00000000000000001
I: 00001 => 00000000000000010
I: 00010 => 00000000000000100
I: 00011 => 00000000000001000
I: 00100 => 00000000000010000
I: 00101 => 00000000000100000
I: 00110 => 00000000001000000
I: 00111 => 00000000010000000
I: 01000 => 00000000100000000
I: 01001 => 00000001000000000
I: 01010 => 00000010000000000
I: 01011 => 00000100000000000
I: 01100 => 00001000000000000
I: 01101 => 00010000000000000
I: 01110 => 00100000000000000
I: 01111 => 01000000000000000
I: 10000 => 10000000000000000
I: Removed bmsWIDEDFFCPE inst rst_fptr_align_ex that is redundant to halt_hold1_ex
I: Encoding type of FSM 'cstate0[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate0[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0[0]
I: to  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'cstate[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate[0]
I: to  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'flush_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'flush_state[3:0]_fsm[3:0]':
I: from  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state[3] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state[2] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state[0]
I: to  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_0
I: 0000 => 001
I: 0001 => 010
I: 0010 => 100
I: Encoding type of FSM 'invalid_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'invalid_state[3:0]_fsm[3:0]':
I: from  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state[3] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state[2] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state[0]
I: to  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_3 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_0
I: 0000 => 0001
I: 0001 => 0010
I: 0010 => 0100
I: 0011 => 1000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state[0]
I: to  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'cstate0[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate0[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0[1] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0[0]
I: to  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_2 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_1 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'cstate[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate[1] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate[0]
I: to  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_2 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_1 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'rx_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rx_state[3:0]_fsm[3:0]':
I: from  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state[3] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state[2] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state[1] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state[0]
I: to  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_3 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_2 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_1 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_0
I: 0000 => 0001
I: 0001 => 0010
I: 0010 => 0100
I: 0011 => 1000
I: Removed bmsSUB inst N86 that is redundant to N43
I: Removed bmsSUB inst N105 that is redundant to N62
I: Removed bmsSUB inst N96 that is redundant to N53
I: Encoding type of FSM 'cstate0[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate0[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0[1] u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0[0]
I: to  u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_2 u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_1 u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'cstate[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate[1] u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate[0]
I: to  u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_2 u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_1 u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'c_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state[4:0]_fsm[4:0]':
I: from  u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[4] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[3] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[2] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[1] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[0]
I: to  u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_5 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_4 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_3 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_2 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_1 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state[4:0]_fsm[4:0]':
I: from  u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[4] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[3] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[2] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[1] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[0]
I: to  u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_17 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_16 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_15 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_14 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_13 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_12 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_11 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_10 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_9 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0
/byte_controller/bit_controller/c_state_8 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_7 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_6 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_5 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_4 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_3 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_2 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_1 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_0
I: 00000 => 000000000000000001
I: 00001 => 000000000000000010
I: 00010 => 000000000000000100
I: 00011 => 000000000000001000
I: 00100 => 000000000000010000
I: 00101 => 000000000000100000
I: 00110 => 000000000001000000
I: 00111 => 000000000010000000
I: 01000 => 000000000100000000
I: 01001 => 000000001000000000
I: 01010 => 000000010000000000
I: 01011 => 000000100000000000
I: 01100 => 000001000000000000
I: 01101 => 000010000000000000
I: 01110 => 000100000000000000
I: 01111 => 001000000000000000
I: 10000 => 010000000000000000
I: 10001 => 100000000000000000
I: Encoding type of FSM 'state_reg[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_reg[2:0]_fsm[2:0]':
I: from  u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg[2] u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg[1] u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg[0]
I: to  u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_6 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_5 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_4 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_3 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_2 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_1 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'sysreset_st[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'sysreset_st[1:0]_fsm[1:0]':
I: from  u_rst_gen/sysreset_st[1] u_rst_gen/sysreset_st[0]
I: to  u_rst_gen/sysreset_st_3 u_rst_gen/sysreset_st_2 u_rst_gen/sysreset_st_1 u_rst_gen/sysreset_st_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[0]
I: to  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[0]
I: to  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_8 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_3 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_2 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[0]
I: to  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_1 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0
I: 00 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_21 (bmsREDOR).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1854_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1855_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1829_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1841_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1840_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1849_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1850_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1851_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1839_1 (bmsWIDEMUX).
Executing : pre-mapping successfully.
 1.589021s wall, 1.546875s user + 0.046875s system = 1.593750s CPU (100.3%)
Start mod-gen.
W: Public-4008: Instance 'u_core/u_ctrl/au_a_use_reg_ex' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_core/u_ctrl/au_b_use_reg_ex' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_core/u_ctrl/u_excpt/biu_rd_reg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_core/u_ctrl/u_excpt/biu_size_reg[1:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_core/u_ctrl/u_excpt/dbg_bp_hit' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_core/u_dp/u_mem_ctl/u_fault_ex' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wr_water_level[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rd_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rd_water_level[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'descriptor_len[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_I_Cache/dram_req_dly' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ahb_to_apb/pprot_reg[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ahb_to_apb/pstrb_reg[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/drx_clk' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/dtx_clk' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/pre_rst1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/pre_rst2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/r100_rx1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/r100_rx2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/r100_tx1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/r100_tx2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrex1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrex2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_ref1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_ref2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_rx1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_rx2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_tx1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_tx2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rtex1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rtex2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rtrst1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rtrst2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pemgt_1/llprd_s3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pemgt_1/rdadr[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pemgt_1/rdadrq' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/rd_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wr_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_buf[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_txd' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_shift_buf[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/rstat_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/rstat_q3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/scan_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/scan_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/sde_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/srd[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/addr_err_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/bcad_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/crc_err_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/frame_trc_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/ifg_sma_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/len_err_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/mcad_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/packet_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/pause_ctr_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_d1[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_d2[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_d3[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_d4[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_d5[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_i_d1[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_i_d2[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_d2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_d3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_d4' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_d5' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/ucad_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tprt' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/txdone' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/vltg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tpndd' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tsv[51:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tdone' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/agian' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/amaxc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aundr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/backpre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/bcad' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/crca' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/dfrd' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/irle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/lnty[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/mcad' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/orlf' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rmgt1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rmgt2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/active' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/active_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/active_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/active_q3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/bend' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/d_bend' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/d_mdo' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/clks[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ctld[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/dlfct' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/enjab' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/esups_p1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/esups_p2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/esups_p3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/fiad[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/fiad[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/fiad[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/fiad[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/fiad[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/frcq' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ghdmode' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/hr10' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/hr100' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/hrmgt' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/hrrmi' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/hrstint' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr2[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr2[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/jabber_sr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lhdmode' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/locar_sr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/mifg[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/mifg[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/miilf_sr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/nocfr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/phymod' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/rgad[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/rspd' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/rstat' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/scan' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/scinc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/spre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/sqerr_sr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/tbimode' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/wcyc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/sscan' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/d_mdoen' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/fiadrg[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/gmde_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/lctld_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/lctld_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/lctld_q3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/llprd_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/llprd_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/rstat_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/luprd_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/luprd_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/mdc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/mdo' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/mdoen' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/miilf' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/mst[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/nvalid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedld' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedld_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedld_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedrs' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedrs_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedrs_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/prsd[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/prsd[15:8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/psc[4:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rcrs that is redundant to u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rcol
I: Removed bmsWIDEDFFCPE inst u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_5 that is redundant to u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_1
I: Removed bmsWIDEDFFCPE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_axi_w_t that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/ddr_wreq_t
I: Removed bmsWIDEDFFCPE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_commit_reg
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N163 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N163
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N431 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N163
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N431 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N163
I: Removed bmsWIDEDFFCPE inst u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_1 that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_dap_access
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N164 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N164
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N432 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N164
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N432 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N164
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N162 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N162
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N430 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N162
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N430 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N162
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N165 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N165
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N433 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N165
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N433 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N165
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N434 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N403
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N434 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N403
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N572 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N572
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N250 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N250
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N573 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N573
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N251 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N251
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N574 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N574
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N252 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N252
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N569 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N569
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N247 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N247
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N570 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N570
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N248 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N248
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N575 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N575
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N253 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N253
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N576 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N576
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N254 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N254
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N577 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N577
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N255 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N255
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N571 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N571
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N249 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N249
W: Public-4008: Instance 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dbg_bp_match_de' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/rtxfc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/stxfc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/stxfcd' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcdr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/txfc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsREDAND inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/N147 that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N629
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N164 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N402
I: Removed bmsREDAND inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/N160 that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N628
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N162 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N401
W: Register axi1_wr_test/cstate0_2 is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[0] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[1] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[2] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[3] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[4] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[5] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[6] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[7] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[8] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[9] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[10] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[11] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[12] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[13] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[14] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[15] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[16] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[17] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[18] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[19] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[20] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[21] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[22] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[23] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[24] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[25] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[26] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[27] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[28] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[29] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[30] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[31] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[32] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[33] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[34] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[35] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[36] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[37] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[38] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[39] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[40] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[41] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[42] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[43] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[44] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[45] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[46] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[47] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[48] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[49] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[50] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[51] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[52] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[53] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[54] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[55] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[56] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[57] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[58] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[59] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[60] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[61] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[62] is reduced to constant 0.
W: Register axi1_wr_test/wdata_1[63] is reduced to constant 0.
W: Register axi1_wr_test/cstate0_1 is reduced to constant 0.
W: Register axi1_wr_test/cstate0_0 is reduced to constant 1.
W: Register axi1_wr_test/cstate_0 is reduced to constant 1.
W: Register axi1_wr_test/cstate_1 is reduced to constant 0.
W: Register axi1_wr_test/cstate_2 is reduced to constant 0.
W: Register axi1_wr_test/tx_start is reduced to constant 0.
W: Register axi1_wr_test/wlast_1 is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[0] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[1] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[2] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[3] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[4] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[5] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[6] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[7] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[8] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[9] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[10] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[11] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[12] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[13] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[14] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[15] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[16] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[17] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[18] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[19] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[20] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[21] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[22] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[23] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[24] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[25] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[26] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[27] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[28] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[29] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[30] is reduced to constant 0.
W: Register axi1_wr_test/araddr_1[31] is reduced to constant 0.
W: Register axi1_wr_test/arvalid_1 is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[0] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[1] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[2] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[3] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[4] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[5] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[6] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[7] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[8] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[9] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[10] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[11] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[12] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[13] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[14] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[15] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[16] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[17] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[18] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[19] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[20] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[21] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[22] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[23] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[24] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[25] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[26] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[27] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[28] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[29] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[30] is reduced to constant 0.
W: Register axi1_wr_test/awaddr_1[31] is reduced to constant 0.
W: Register axi1_wr_test/awvalid_1 is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[0] is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[1] is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[2] is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[3] is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[4] is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[5] is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[6] is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[7] is reduced to constant 0.
W: Register axi1_wr_test/axi_tx_cnt[8] is reduced to constant 0.
W: Register axi1_wr_test/cnt[0] is reduced to constant 0.
W: Register axi1_wr_test/cnt[1] is reduced to constant 0.
W: Register axi1_wr_test/cnt[2] is reduced to constant 0.
W: Register axi1_wr_test/wvalid_1 is reduced to constant 0.
W: Register axi1_wr_test/rready_1 is reduced to constant 0.
W: Register axi1_wr_test/rx_start is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1[0] is reduced to constant 1.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1[1] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync2[0] is reduced to constant 1.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync2[1] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_dap_access is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_prev[5] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[5] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[6] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[7] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[8] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[9] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[10] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[11] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[12] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[13] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[14] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[15] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[2] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[3] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[4] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[5] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[6] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[7] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[8] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[9] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[10] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[11] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[12] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[13] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[14] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[15] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[2] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[3] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[4] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[5] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[6] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[7] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[8] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[9] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[10] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[11] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[12] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[13] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[14] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[15] is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rcol is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rcold is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/ext_in_sync1 is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/ext_in_sync2 is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/ext_in_sync1 is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/ext_in_sync2 is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_6 is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/mpur is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[5] is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[6] is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rcrs is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rcrsd is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[2] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[3] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[4] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[5] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[6] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[7] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[8] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[9] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[10] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[11] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[12] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[13] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[14] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[15] is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/ext_in_delay is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/ext_in_delay is reduced to constant 0.
W: Public-4008: Instance 'axi1_wr_test/ddr_raddr[31:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi1_wr_test/ddr_waddr[31:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lect[14:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/scrs that is stuck at constant 0.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsDECODER inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_decode_a that is redundant to u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_decode_a
Executing : mod-gen successfully.
 3.041659s wall, 2.937500s user + 0.109375s system = 3.046875s CPU (100.2%)
Start logic-optimization.
W: The internal tri-state buffer driving net 'spi_miso' is reduced to AND gate of 'nt_spi0_miso' and 'N7' signals
W: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/scol that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/saundr that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/rtcrq that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lngvnt that is stuck at constant 0.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_5 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_6
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_5 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_6
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_11 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_12
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_8 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_9
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_7 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_8
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_11 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_12
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_9 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_10
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_8 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_9
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_12 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_13
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_12 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_13
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_13 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_14
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_13 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_14
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_14 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_15
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_14 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_15
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_15 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_16
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_15 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_16
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_16 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_17
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_16 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_17
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_17 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_18
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_17 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_18
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_18 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_19
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_18 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_19
Executing : logic-optimization successfully.
 32.746698s wall, 31.890625s user + 0.828125s system = 32.718750s CPU (99.9%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rxcf' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgt[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgt[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lcol[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lcol[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lcol[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lcol[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/rxd_gm1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/rxd_gm1[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/rxd_gm1[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/rxd_gm1[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rloor' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/drbnib' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/drpvnt' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/flscar' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/giant' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irx_er' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[32]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rxdvnt' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/trunc' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rxuo' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[32]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg[29] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_addr_31_29_reg[29]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg[30] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_addr_31_29_reg[30]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[17] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[18] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[19] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[20] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[21] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[22] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[23] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[24] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[25] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[26] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[27] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[28] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[29] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[30] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[31] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/core_cmd[0] that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_1
I: Removed GTP_DFF_CE inst u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[1] that is redundant to u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[10] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[10]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[10] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[10]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[11] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[11]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[11] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[11]
I: Removed GTP_DFF_P inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[12] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/reset_sync
I: Removed GTP_DFF_P inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[3] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/reset_sync
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[0] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[1] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[1]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[2] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[2]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[3] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[2] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[2]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[2] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[2]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[3] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[3] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[4] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[4]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[4] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[4]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[5] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[5]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[5] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[5]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[6] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[6]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[6] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[6]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[7] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[7]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[7] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[7]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[8] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[8]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[8] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[8]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[9] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[9]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[9] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[9]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/swz_addr[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[0]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/swz_addr[1] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[1]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf0_mux_ctl_ex[0]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex[1] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf0_mux_ctl_ex[1]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[4] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[1] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[2] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[3] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[1] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[2] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[3] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[1] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[2] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[3] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[1] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[2] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[3] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[27] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[25]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[29] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[25]
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tprt that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcfr that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/alcol that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[3] that is stuck at constant 0.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tpsfd' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_ex[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/txcf that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/cpnd that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/cpndd that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/cpnddd that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[3] that is stuck at constant 0.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/mpnd1' of 'GTP_DFF' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully.
 1.157566s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (99.9%)
Start tech-mapping phase 2.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 2 successfully.
 35.912419s wall, 35.359375s user + 0.531250s system = 35.890625s CPU (99.9%)
Start tech-optimization.
Executing : tech-optimization successfully.
 1.762137s wall, 1.734375s user + 0.031250s system = 1.765625s CPU (100.2%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000484s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 3.156875s wall, 3.156250s user + 0.000000s system = 3.156250s CPU (100.0%)

Cell Usage:
GTP_APM_E1                    3 uses
GTP_CLKBUFG                   1 use
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                      29 uses
GTP_DFF_C                  1908 uses
GTP_DFF_CE                 2497 uses
GTP_DFF_E                    96 uses
GTP_DFF_P                    97 uses
GTP_DFF_PE                  213 uses
GTP_DFF_R                     5 uses
GTP_DFF_RE                    8 uses
GTP_DLL                       2 uses
GTP_DRM18K                   18 uses
GTP_DRM9K                    18 uses
GTP_GRS                       1 use
GTP_INV                      58 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDELAY                1 use
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  21 uses
GTP_LUT1                     90 uses
GTP_LUT2                    893 uses
GTP_LUT3                    854 uses
GTP_LUT4                   1074 uses
GTP_LUT5                   2222 uses
GTP_LUT5CARRY              1186 uses
GTP_LUT5M                  1400 uses
GTP_MUX2LUT6                163 uses
GTP_MUX2LUT7                  9 uses
GTP_OSERDES                  52 uses
GTP_PLL_E1                    1 use
GTP_RAM16X1DP                64 uses
GTP_RAM16X1SP                32 uses
GTP_ROM128X1                 41 uses
GTP_ROM32X1                   3 uses

I/O ports: 84
GTP_INBUF                  13 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  18 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 14 uses
GTP_OUTBUFT                34 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 7982 of 17536 (45.52%)
	LUTs as dram: 96 of 4440 (2.16%)
	LUTs as logic: 7886
Total Registers: 4853 of 26304 (18.45%)
Total Latches: 0

DRM18K:
Total DRM18K = 27.0 of 48 (56.25%)

APMs:
Total APMs = 3.00 of 30 (10.00%)

Total I/O ports = 87 of 240 (36.25%)


Number of unique control sets : 197
  CLK(rx_clki_clkbufg)                             : 6
  CLK(HCLK)                                        : 23
  CLK(HCLK), CE(u_SD_CARD.N219)                    : 32
  CLK(HCLK), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N428)    : 32
  CLK(HCLK), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N571)    : 32
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn)    : 3
  CLK(HCLK), CP(u_rst_gen.N7)                      : 4
      CLK(HCLK), C(u_rst_gen.N7)                   : 3
      CLK(HCLK), P(u_rst_gen.N7)                   : 1
  CLK(rx_clki_clkbufg), C(~SYSRESETn)              : 4
  CLK(HCLK), C(~SYSRESETn)                         : 10
  CLK(u_DDR3.pll_pclk), C(~nt_rst_key)             : 11
  CLK(HCLK), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc)       : 18
      CLK(HCLK), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc)    : 16
      CLK(HCLK), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc)    : 2
  CLK(rx_clki_clkbufg), C(~SYSRESETn)              : 19
  CLK(HCLK), CP(~nt_rst_key)                       : 26
      CLK(HCLK), C(~nt_rst_key)                    : 25
      CLK(HCLK), P(~nt_rst_key)                    : 1
  CLK(u_DDR3.pll_pclk), CP(~u_DDR3.global_reset_n)       : 67
      CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n)    : 57
      CLK(u_DDR3.pll_pclk), P(~u_DDR3.global_reset_n)    : 10
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst)    : 78
  CLK(rx_clki_clkbufg), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc)        : 86
      CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc)     : 84
      CLK(rx_clki_clkbufg), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc)     : 2
  CLK(rx_clki_clkbufg), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn)        : 171
      CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn)     : 170
      CLK(rx_clki_clkbufg), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn)     : 1
  CLK(HCLK), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn)       : 180
      CLK(HCLK), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn)    : 178
      CLK(HCLK), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn)    : 2
  CLK(HCLK), CP(~SYSRESETn)                        : 1328
      CLK(HCLK), C(~SYSRESETn)                     : 1250
      CLK(HCLK), P(~SYSRESETn)                     : 78
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.HREADY_52)      : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N6_1)     : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.HREADY_74)      : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N3_2)     : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_10)    : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N244[0])  : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N3_1)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_1)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_2)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_3)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_4)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_5)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_6)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_7)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_8)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_9)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_valid)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.data_valid)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_ahb_mux.HREADY_72)  : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_ahb_mux.HREADY_73)  : 3
  CLK(HCLK), CP(~SYSRESETn), CE(u_SD_CARD.N205)          : 4
      CLK(HCLK), C(~SYSRESETn), CE(u_SD_CARD.N205)       : 3
      CLK(HCLK), P(~SYSRESETn), CE(u_SD_CARD.N205)       : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_z_ex)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N4)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N550)       : 4
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560)      : 4
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560)   : 3
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560)   : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N163)     : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable00)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable00)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N175)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.tx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.update_rx_tick_cnt)       : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N175)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.tx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.update_rx_tick_cnt)       : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.ltest)  : 4
  CLK(u_DDR3.pll_pclk), CP(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)          : 4
      CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)       : 3
      CLK(u_DDR3.pll_pclk), P(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)       : 1
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0])     : 4
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403)  : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.nvic_excpt_pend)       : 5
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N376)     : 5
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N555)       : 5
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N334)     : 5
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N357)   : 5
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N359)   : 5
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110)    : 5
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3)      : 5
  CLK(HCLK), C(u_rst_gen.N3), CE(u_rst_gen.N7)     : 6
  CLK(HCLK), C(~SYSRESETn), CE(u_SD_CARD.spi_master_m0.N160)   : 6
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N13)      : 6
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314)          : 6
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314)       : 5
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314)       : 1
  CLK(HCLK), C(~SYSRESETn), CE(~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.rempty)     : 6
  CLK(HCLK), P(~SYSRESETn), CE(~u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N24)    : 6
  CLK(rx_clki_clkbufg), C(~SYSRESETn), CE(~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.wfull)       : 6
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK)          : 7
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK)       : 4
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_inc)       : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable08)     : 7
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK)          : 7
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK)       : 4
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_inc)       : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable08)     : 7
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn), CE(u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383)       : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_SD_CARD.spi_master_m0.N171)   : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_SD_CARD.spi_master_m0.N177)   : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_SD_CARD.state_1)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N196)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N207)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N142)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N145)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N332)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N347)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N4)      : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.read_enable)    : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.read_enable)      : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.read_enable)      : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N282)   : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.read_enable)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rxbuf_sample)       : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable00)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.read_enable)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rxbuf_sample)       : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N449)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N460)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N465)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N470)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N475)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N480)  : 8
  CLK(u_DDR3.pll_pclk), C(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos)    : 8
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N156)      : 9
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N156)   : 8
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N156)   : 1
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_rx)  : 9
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_TX_FIFO.U_ipml_fifo_TX_FIFO.U_ipml_fifo_ctrl.wfull)      : 9
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr)      : 10
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr)   : 8
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr)   : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N847)   : 10
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N859)   : 10
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N19)      : 10
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2)           : 10
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2)  : 1
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2)  : 9
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac1)  : 10
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N142)       : 11
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2)       : 11
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2)    : 8
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2)    : 3
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.rpsf)  : 11
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N386)   : 11
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.rpdv_o)       : 11
  CLK(u_DDR3.pll_pclk), CP(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)       : 11
      CLK(u_DDR3.pll_pclk), C(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)    : 10
      CLK(u_DDR3.pll_pclk), P(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)    : 1
  CLK(HCLK), C(~SYSRESETn), CE(_N19984)            : 13
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_tx)  : 13
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_RX_FIFO.U_ipml_fifo_RX_FIFO.U_ipml_fifo_ctrl.wfull)      : 13
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N12)      : 15
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_fetch.buf_wr_en)    : 16
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N852)   : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N50)      : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.rd_req)   : 16
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N360)       : 16
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N361)       : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N553)       : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N138)     : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N47)      : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N161)   : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N161)   : 16
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg)        : 16
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg)     : 10
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg)     : 6
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf)       : 16
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf)    : 14
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf)    : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa1)   : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac3)  : 16
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355)  : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N87)     : 17
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N93)     : 17
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1)       : 17
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1)    : 16
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1)    : 1
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp)       : 18
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp)    : 6
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp)    : 12
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N661)   : 19
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N218)         : 19
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N218)      : 18
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N218)      : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable10)     : 20
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable10)     : 20
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N226)       : 21
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N2)   : 24
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os.tck_count_en)      : 24
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N502)       : 24
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.ins_req)    : 30
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_pc)      : 31
  CLK(HCLK), C(~SYSRESETn), CE(u_SD_CARD.N191)     : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_SD_CARD.N198)     : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_SD_CARD.N211)     : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_SD_CARD.N214)     : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.hwdata_en)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N889)    : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N244)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N248)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N40)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N46)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N668)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N25)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N31)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N486)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N524)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N343)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N447)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N543)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N88)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.N22)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable08)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.N22)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable08)   : 32
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc._N3)     : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N23)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa0)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac2)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_req)   : 34
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67)          : 34
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67)       : 2
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67)       : 32
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de)       : 50
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de)    : 46
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de)    : 4
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex)       : 53
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex)    : 49
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.haddr_en)  : 68
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec)        : 71
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec)     : 70
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec)     : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.dram_val)   : 128
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy)        : 140
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy)     : 133
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy)     : 7
  CLK(HCLK), R(SYSRESETn)                          : 5
  CLK(HCLK), R(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N109), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N22)    : 8


Number of DFF:CE Signals : 180
  u_integration_kit_dbg.HREADY_52(from GTP_LUT5:Z)       : 1
  u_integration_kit_dbg.N6_1(from GTP_LUT3:Z)      : 1
  u_integration_kit_dbg.HREADY_74(from GTP_LUT5:Z)       : 2
  u_integration_kit_dbg.N3_2(from GTP_LUT3:Z)      : 2
  u_integration_kit_dbg.N9_10(from GTP_LUT3:Z)     : 2
  u_integration_kit_dbg.N244[0](from GTP_LUT3:Z)   : 3
  u_integration_kit_dbg.N3_1(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_1(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_2(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_3(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_4(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_5(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_6(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_7(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_8(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_9(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_valid(from GTP_LUT3:Z)  : 3
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.data_valid(from GTP_LUT3:Z)  : 3
  u_integration_kit_dbg.u_ahb_mux.HREADY_72(from GTP_LUT5:Z)   : 3
  u_integration_kit_dbg.u_ahb_mux.HREADY_73(from GTP_LUT5:Z)   : 3
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77(from GTP_LUT5:Z)     : 4
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0](from GTP_LUT3:Z)     : 4
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403(from GTP_LUT3:Z)  : 4
  u_SD_CARD.N205(from GTP_LUT5:Z)                  : 4
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_z_ex(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N4(from GTP_LUT2:Z)    : 4
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N550(from GTP_LUT3:Z)  : 4
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560(from GTP_LUT3:Z)  : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N163(from GTP_LUT5:Z)      : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable00(from GTP_LUT2:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable00(from GTP_LUT2:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N175(from GTP_LUT3:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.tx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.update_rx_tick_cnt(from GTP_LUT2:Z)  : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N175(from GTP_LUT3:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.tx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.update_rx_tick_cnt(from GTP_LUT2:Z)  : 4
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.ltest(from GTP_LUT5:Z)   : 4
  u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110(from GTP_LUT5:Z)    : 5
  u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3(from GTP_LUT4:Z)      : 5
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.nvic_excpt_pend(from GTP_LUT4:Z)  : 5
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N376(from GTP_LUT5:Z)      : 5
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N555(from GTP_LUT4:Z)  : 5
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N334(from GTP_LUT5:Z)      : 5
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N357(from GTP_LUT4:Z)       : 5
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N359(from GTP_LUT2:Z)       : 5
  u_SD_CARD.spi_master_m0.N160(from GTP_LUT2:Z)    : 6
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N13(from GTP_LUT5:Z)       : 6
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314(from GTP_LUT5:Z)      : 6
  u_rst_gen.N7(from GTP_LUT3:Z)                    : 6
  ~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)       : 6
  ~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 6
  ~u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N24(from GTP_INV:Z)      : 6
  u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383(from GTP_LUT5:Z)     : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK(from GTP_DFF_C:Q)     : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_inc(from GTP_LUT5:Z)  : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable08(from GTP_LUT3:Z)      : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK(from GTP_DFF_C:Q)     : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_inc(from GTP_LUT5:Z)  : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable08(from GTP_LUT3:Z)      : 7
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236(from GTP_LUT5:Z)   : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358(from GTP_LUT4:Z)  : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368(from GTP_LUT5:Z)  : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374(from GTP_LUT5:Z)  : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos(from GTP_LUT2:Z)    : 8
  u_SD_CARD.spi_master_m0.N171(from GTP_LUT5:Z)    : 8
  u_SD_CARD.spi_master_m0.N177(from GTP_LUT4:Z)    : 8
  u_SD_CARD.state_1(from GTP_DFF_CE:Q)             : 8
  u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N196(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N207(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N22(from GTP_LUT5:Z)     : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N142(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N145(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N332(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N347(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N4(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.read_enable(from GTP_LUT4:Z)     : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.read_enable(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.read_enable(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N282(from GTP_LUT3:Z)    : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.read_enable(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rxbuf_sample(from GTP_LUT5:Z)  : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable00(from GTP_LUT3:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.read_enable(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rxbuf_sample(from GTP_LUT5:Z)  : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N449(from GTP_LUT5:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N460(from GTP_LUT5:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N465(from GTP_LUT4:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N470(from GTP_LUT4:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N475(from GTP_LUT5:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N480(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N156(from GTP_LUT3:Z)  : 9
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_rx(from GTP_INV:Z)    : 9
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_TX_FIFO.U_ipml_fifo_TX_FIFO.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 9
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr(from GTP_LUT4:Z)  : 10
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N847(from GTP_LUT5:Z)    : 10
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N859(from GTP_LUT5:Z)    : 10
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N19(from GTP_LUT5:Z)       : 10
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2(from GTP_LUT5:Z)       : 10
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac1(from GTP_LUT4:Z)   : 10
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226(from GTP_LUT4:Z)   : 11
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N142(from GTP_LUT2:Z)  : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2(from GTP_LUT4:Z)   : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.rpsf(from GTP_DFF_C:Q)     : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N386(from GTP_LUT5:Z)       : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.rpdv_o(from GTP_LUT2:Z)     : 11
  _N19984(from GTP_LUT5:Z)                         : 13
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_tx(from GTP_INV:Z)    : 13
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_RX_FIFO.U_ipml_fifo_RX_FIFO.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 13
  u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N12(from GTP_LUT3:Z)       : 15
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355(from GTP_LUT4:Z)  : 16
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_fetch.buf_wr_en(from GTP_LUT5:Z)     : 16
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N852(from GTP_LUT3:Z)    : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N50(from GTP_LUT5:Z)       : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.rd_req(from GTP_LUT4:Z)    : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N360(from GTP_LUT2:Z)  : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N361(from GTP_LUT2:Z)  : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N553(from GTP_LUT5M:Z)       : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N138(from GTP_LUT5:Z)      : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N47(from GTP_LUT2:Z)       : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N161(from GTP_LUT3:Z)    : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N161(from GTP_LUT3:Z)    : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg(from GTP_LUT5:Z)    : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf(from GTP_LUT5:Z)   : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa1(from GTP_LUT5:Z)    : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac3(from GTP_LUT5:Z)   : 16
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N87(from GTP_LUT2:Z)      : 17
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N93(from GTP_LUT2:Z)      : 17
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1(from GTP_LUT5:Z)   : 17
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp(from GTP_LUT5:Z)   : 18
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N661(from GTP_LUT4:Z)    : 19
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N218(from GTP_LUT2:Z)     : 19
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable10(from GTP_LUT3:Z)      : 20
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable10(from GTP_LUT3:Z)      : 20
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N226(from GTP_LUT2:Z)  : 21
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N2(from GTP_LUT2:Z)    : 24
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os.tck_count_en(from GTP_LUT2:Z)       : 24
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N502(from GTP_LUT5M:Z)       : 24
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.ins_req(from GTP_LUT2:Z)     : 30
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_pc(from GTP_LUT5:Z)       : 31
  u_SD_CARD.N191(from GTP_LUT5M:Z)                 : 32
  u_SD_CARD.N198(from GTP_LUT5M:Z)                 : 32
  u_SD_CARD.N211(from GTP_LUT5M:Z)                 : 32
  u_SD_CARD.N214(from GTP_LUT4:Z)                  : 32
  u_SD_CARD.N219(from GTP_LUT5M:Z)                 : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.hwdata_en(from GTP_LUT5:Z)  : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N889(from GTP_LUT3:Z)     : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N244(from GTP_LUT2:Z)       : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N248(from GTP_LUT5M:Z)      : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N40(from GTP_LUT5:Z)   : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N46(from GTP_LUT5:Z)   : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N668(from GTP_LUT2:Z)    : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N25(from GTP_LUT5:Z)       : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N31(from GTP_LUT5:Z)       : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N428(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N486(from GTP_LUT5:Z)  : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N524(from GTP_LUT5:Z)  : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N571(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N343(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N447(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N543(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N88(from GTP_LUT3:Z)   : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.N22(from GTP_LUT4:Z)   : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable08(from GTP_LUT2:Z)    : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.N22(from GTP_LUT4:Z)   : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable08(from GTP_LUT2:Z)    : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc._N3(from GTP_LUT4:Z)      : 32
  u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N23(from GTP_LUT5M:Z)      : 32
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa0(from GTP_LUT5:Z)    : 32
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac2(from GTP_LUT5:Z)   : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_req(from GTP_LUT2:Z)    : 34
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67(from GTP_LUT5:Z)      : 34
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de(from GTP_LUT3:Z)   : 50
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex(from GTP_LUT2:Z)   : 53
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.haddr_en(from GTP_LUT5:Z)   : 68
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec(from GTP_LUT2:Z)    : 71
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.dram_val(from GTP_LUT5:Z)    : 128
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy(from GTP_LUT4:Z)    : 140

Number of DFF:CLK Signals : 3
  u_DDR3.pll_pclk(from GTP_PLL_E1:CLKOUT1)         : 177
  rx_clki_clkbufg(from GTP_CLKBUFG:CLKOUT)         : 461
  HCLK(from GTP_PLL_E1:CLKOUT2)                    : 4215

Number of DFF:CP Signals : 12
  u_rst_gen.N7(from GTP_LUT3:Z)                    : 4
  u_rst_gen.N3(from GTP_LUT4:Z)                    : 6
  ~u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn(from GTP_INV:Z)       : 10
  ~SYSRESETn(from GTP_INV:Z)                       : 14
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc(from GTP_LUT4:Z)     : 18
  ~nt_rst_key(from GTP_INV:Z)                      : 56
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc(from GTP_LUT4:Z)     : 86
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst(from GTP_LUT3:Z)      : 121
  ~u_DDR3.global_reset_n(from GTP_INV:Z)           : 137
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn(from GTP_LUT4:Z)     : 180
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn(from GTP_LUT4:Z)     : 219
  ~SYSRESETn(from GTP_INV:Z)                       : 3864

Number of DFF:RS Signals : 2
  SYSRESETn(from GTP_DFF_C:Q)                      : 5
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N109(from GTP_LUT5:Z)    : 8

Design 'm1_soc_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to m1_soc_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'i2c0_sck' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sck' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i2c0_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_DCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_MOSI' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_nCS' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'TX' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l0_sgmii_clk_shft' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_tx_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_mosi' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'RX' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'SD_MISO' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rx_dv' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi0_miso' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 0           1  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             179           0  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4393           0  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                               1           0  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT}
 rx_clki_Inferred         1000.000     {0 500}        Declared               474           0  {rx_clki}
 system_internal_clock    1000.000     {0 500}        Declared               175           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gt
p_ddrphy/IOL_CLK_SYS[57] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_S
YS[37] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34] u_DDR3/u_ipsl
_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3] u_DDR3/u_ipsl_hmic_h_phy_top
/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 system_internal_clock_group   asynchronous               system_internal_clock                   
 Inferred_clock_group          asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pclk                        50.000 MHz     156.838 MHz         20.000          6.376         13.624
 axi_clk0                   100.000 MHz     117.371 MHz         10.000          8.520          1.480
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz     791.139 MHz          2.000          1.264          0.736
 rx_clki_Inferred             1.000 MHz     176.554 MHz       1000.000          5.664        994.336
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        13.624       0.000              0            337
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.700      -2.800              4             10
 axi_clk0               axi_clk0                     1.480       0.000              0           8913
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.736       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     4.195       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.336       0.000              0            594
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.654       0.000              0            337
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         3.274       0.000              0             10
 axi_clk0               axi_clk0                     0.654       0.000              0           8913
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.045       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    -1.829     -15.097              9              9
 rx_clki_Inferred       rx_clki_Inferred             0.654       0.000              0            594
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        18.088       0.000              0            147
 axi_clk0               axi_clk0                     4.198       0.000              0           4100
 pclk                   axi_clk0                     7.871       0.000              0              6
 rx_clki_Inferred       rx_clki_Inferred           997.137       0.000              0            428
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         1.168       0.000              0            147
 axi_clk0               axi_clk0                     1.801       0.000              0           4100
 pclk                   axi_clk0                     1.756       0.000              0              6
 rx_clki_Inferred       rx_clki_Inferred             2.213       0.000              0            428
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.750       0.000              0            179
 axi_clk0                                            1.625       0.000              0           4393
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.750       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.147       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              2
 rx_clki_Inferred                                  498.382       0.000              0            474
 system_internal_clock                             498.293       0.000              0            175
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       5.981         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.242 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.753         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25493
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.927 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.480         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/I3 (GTP_LUT4)
                                   td                    0.174       7.654 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.434         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20122
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174       8.608 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.049         u_DDR3/ddrc_paddr [7]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)

 Data arrival time                                                   9.049         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PCLK (GTP_DDRPHY)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -2.033      22.673                          

 Data required time                                                 22.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.673                          
 Data arrival time                                                  -9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       5.981         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.242 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.753         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25493
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.927 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.480         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/I3 (GTP_LUT4)
                                   td                    0.174       7.654 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.434         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20122
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174       8.608 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.049         u_DDR3/ddrc_paddr [7]
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)

 Data arrival time                                                   9.049         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -2.033      22.673                          

 Data required time                                                 22.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.673                          
 Data arrival time                                                  -9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       5.981         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.242 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.753         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25493
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.927 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.480         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/I3 (GTP_LUT4)
                                   td                    0.174       7.654 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.434         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20122
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/I1 (GTP_LUT2)
                                   td                    0.174       8.608 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.049         u_DDR3/ddrc_paddr [10]
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)

 Data arrival time                                                   9.049         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -2.004      22.702                          

 Data required time                                                 22.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.702                          
 Data arrival time                                                  -9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Hold time                                               0.033       4.889                          

 Data required time                                                  4.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.889                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Hold time                                               0.033       4.889                          

 Data required time                                                  4.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.889                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Hold time                                               0.033       4.889                          

 Data required time                                                  4.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.889                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 ex_clk_50m                                              0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      16.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      18.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      19.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      19.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      20.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      20.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      23.943 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      24.454         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.618 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      25.129         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)

 Data arrival time                                                  25.129         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                 -25.129                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 ex_clk_50m                                              0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      16.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      18.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      19.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      19.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      20.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      20.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      23.943 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      24.454         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.618 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      25.129         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)

 Data arrival time                                                  25.129         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                 -25.129                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 ex_clk_50m                                              0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      16.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      18.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      19.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      19.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      20.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      20.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      23.943 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      24.454         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.618 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      25.129         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)

 Data arrival time                                                  25.129         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                 -25.129                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      27.943 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_REQ (GTP_DDRPHY)
                                   net (fanout=1)        0.370      28.313         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)

 Data arrival time                                                  28.313         Logic Levels: 0  
                                                                                   Logic: 1.404ns(79.143%), Route: 0.370ns(20.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                       0.150      25.006                          

 Hold time                                               0.033      25.039                          

 Data required time                                                 25.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.039                          
 Data arrival time                                                 -28.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      27.859 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      28.300         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/I1 (GTP_LUT2)
                                   td                    0.164      28.464 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      28.464         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)

 Data arrival time                                                  28.464         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                       0.150      25.006                          

 Hold time                                               0.023      25.029                          

 Data required time                                                 25.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.029                          
 Data arrival time                                                 -28.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      27.859 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      28.300         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/I4 (GTP_LUT5)
                                   td                    0.164      28.464 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      28.464         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N23911
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)

 Data arrival time                                                  28.464         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                       0.150      25.006                          

 Hold time                                               0.023      25.029                          

 Data required time                                                 25.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.029                          
 Data arrival time                                                 -28.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.922 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.720       7.642         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/I2 (GTP_LUT5CARRY)
                                   td                    0.228       7.870 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.870         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [0]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.902 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.902         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.934 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.934         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [4]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.966 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.966         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.998 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.998         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [8]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.030 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.030         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.062 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.062         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [12]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.094 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.094         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.126 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.126         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [16]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.158 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=19)       0.670       8.828         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/I3 (GTP_LUT4)
                                   td                    0.174       9.002 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       9.443         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_10/I4 (GTP_LUT5M)
                                   td                    0.174       9.617 f       u_integration_kit_dbg/u_ahb_mux/N78_1_10/Z (GTP_LUT5M)
                                   net (fanout=67)       0.888      10.505         u_integration_kit_dbg/u_ahb_mux/_N25869
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_37/I4 (GTP_LUT5)
                                   td                    0.174      10.679 f       u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_37/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      11.161         u_integration_kit_dbg/HREADY_37
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_8/ID (GTP_LUT5M)
                                   td                    0.235      11.396 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_8/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      11.766         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N24895
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_5/I1 (GTP_LUT5M)
                                   td                    0.282      12.048 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      12.489         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N22880
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_9/I4 (GTP_LUT5)
                                   td                    0.174      12.663 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      13.033         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N27202
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_8/I4 (GTP_LUT5)
                                   td                    0.164      13.197 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      13.197         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N186
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/D (GTP_DFF_C)

 Data arrival time                                                  13.197         Logic Levels: 17 
                                                                                   Logic: 3.956ns(47.445%), Route: 4.382ns(52.555%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252      14.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Setup time                                             -0.032      14.677                          

 Data required time                                                 14.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.677                          
 Data arrival time                                                 -13.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.480                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.922 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.720       7.642         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/I2 (GTP_LUT5CARRY)
                                   td                    0.228       7.870 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.870         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [0]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.902 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.902         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.934 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.934         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [4]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.966 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.966         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.998 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.998         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [8]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.030 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.030         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.062 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.062         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [12]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.094 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.094         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.126 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.126         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [16]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.158 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=19)       0.670       8.828         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/I3 (GTP_LUT4)
                                   td                    0.174       9.002 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       9.443         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_10/I4 (GTP_LUT5M)
                                   td                    0.174       9.617 f       u_integration_kit_dbg/u_ahb_mux/N78_1_10/Z (GTP_LUT5M)
                                   net (fanout=67)       0.888      10.505         u_integration_kit_dbg/u_ahb_mux/_N25869
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_39/I4 (GTP_LUT5)
                                   td                    0.174      10.679 f       u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_39/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      11.161         u_integration_kit_dbg/HREADY_39
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_108_5/ID (GTP_LUT5M)
                                   td                    0.235      11.396 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_108_5/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      11.766         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N21227
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_108_4/I1 (GTP_LUT5M)
                                   td                    0.282      12.048 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_108_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      12.418         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N16980
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_100/I4 (GTP_LUT5)
                                   td                    0.174      12.592 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_100/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.962         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N16972
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_14/I4 (GTP_LUT5)
                                   td                    0.164      13.126 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_95_14/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      13.126         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N105
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/D (GTP_DFF_C)

 Data arrival time                                                  13.126         Logic Levels: 17 
                                                                                   Logic: 3.956ns(47.853%), Route: 4.311ns(52.147%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252      14.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Setup time                                             -0.032      14.677                          

 Data required time                                                 14.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.677                          
 Data arrival time                                                 -13.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.551                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_13/WE (GTP_RAM16X1SP)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.922 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.720       7.642         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/I2 (GTP_LUT5CARRY)
                                   td                    0.228       7.870 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.870         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [0]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.902 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.902         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.934 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.934         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [4]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.966 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.966         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.998 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.998         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [8]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.030 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.030         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.062 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.062         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [12]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.094 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.094         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.126 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.126         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [16]
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.158 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=19)       0.670       8.828         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/I3 (GTP_LUT4)
                                   td                    0.174       9.002 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       9.443         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_10/I4 (GTP_LUT5M)
                                   td                    0.174       9.617 f       u_integration_kit_dbg/u_ahb_mux/N78_1_10/Z (GTP_LUT5M)
                                   net (fanout=67)       0.888      10.505         u_integration_kit_dbg/u_ahb_mux/_N25869
                                                                                   u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_58/I4 (GTP_LUT5)
                                   td                    0.174      10.679 f       u_integration_kit_dbg/u_ahb_mux/N78_1_9_copy_58/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      11.161         u_integration_kit_dbg/HREADY_58
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/I3 (GTP_LUT4)
                                   td                    0.174      11.335 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/Z (GTP_LUT4)
                                   net (fanout=16)       0.653      11.988         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99
                                                                                   u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_13_we_4/I4 (GTP_LUT5)
                                   td                    0.164      12.152 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_13_we_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      12.593         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/_N2139
                                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_13/WE (GTP_RAM16X1SP)

 Data arrival time                                                  12.593         Logic Levels: 15 
                                                                                   Logic: 3.439ns(44.466%), Route: 4.295ns(55.534%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252      14.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_13/WCLK (GTP_RAM16X1SP)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Setup time                                             -0.435      14.274                          

 Data required time                                                 14.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.274                          
 Data arrival time                                                 -12.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.681                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[0]/CLK (GTP_DFF_CE)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[0]/D (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.176 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.546         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata [0]
                                                                           f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[0]/D (GTP_DFF_CE)

 Data arrival time                                                   5.546         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Hold time                                               0.033       4.892                          

 Data required time                                                  4.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.892                          
 Data arrival time                                                  -5.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[0]/CLK (GTP_DFF_C)
Endpoint    : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[0]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.176 f       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.546         u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1 [0]
                                                                           f       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.546         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Hold time                                               0.033       4.892                          

 Data required time                                                  4.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.892                          
 Data arrival time                                                  -5.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/rwptr1[5]/CLK (GTP_DFF_C)
Endpoint    : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/rwptr2[5]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/rwptr1[5]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.176 f       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/rwptr1[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.546         u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/rwptr1 [5]
                                                                           f       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/rwptr2[5]/D (GTP_DFF_C)

 Data arrival time                                                   5.546         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/rwptr2[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Hold time                                               0.033       4.892                          

 Data required time                                                  4.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.892                          
 Data arrival time                                                  -5.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 ex_clk_50m                                              0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       2.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       4.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.030                          
 clock uncertainty                                      -0.150       5.880                          

 Setup time                                             -0.068       5.812                          

 Data required time                                                  5.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.812                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 ex_clk_50m                                              0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       2.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       4.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.030                          
 clock uncertainty                                      -0.150       5.880                          

 Setup time                                             -0.068       5.812                          

 Data required time                                                  5.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.812                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 ex_clk_50m                                              0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       2.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       4.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.030                          
 clock uncertainty                                      -0.150       5.880                          

 Setup time                                             -0.068       5.812                          

 Data required time                                                  5.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.812                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.030                          
 clock uncertainty                                       0.000       4.030                          

 Hold time                                               0.001       4.031                          

 Data required time                                                  4.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.031                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.030                          
 clock uncertainty                                       0.000       4.030                          

 Hold time                                               0.001       4.031                          

 Data required time                                                  4.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.031                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.030                          
 clock uncertainty                                       0.000       4.030                          

 Hold time                                               0.001       4.031                          

 Data required time                                                  4.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.031                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/Q (GTP_DFF_P)
                                   net (fanout=3)        0.482       5.663         u_DDR3/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/I1 (GTP_LUT2)
                                   td                    0.192       5.855 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       6.225         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)

 Data arrival time                                                   6.225         Logic Levels: 1  
                                                                                   Logic: 0.517ns(37.765%), Route: 0.852ns(62.235%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 ex_clk_50m                                              0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       4.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       6.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       6.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      10.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      10.539                          
 clock uncertainty                                      -0.150      10.389                          

 Setup time                                              0.031      10.420                          

 Data required time                                                 10.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.420                          
 Data arrival time                                                  -6.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.622         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)

 Data arrival time                                                   5.622         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 ex_clk_50m                                              0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       4.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       6.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       6.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      10.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      10.539                          
 clock uncertainty                                      -0.150      10.389                          

 Setup time                                             -0.568       9.821                          

 Data required time                                                  9.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.821                          
 Data arrival time                                                  -5.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_P)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/Q (GTP_DFF_P)
                                   net (fanout=2)        0.441       5.622         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)

 Data arrival time                                                   5.622         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 ex_clk_50m                                              0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       4.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       6.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       6.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      10.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      10.539                          
 clock uncertainty                                      -0.150      10.389                          

 Setup time                                             -0.564       9.825                          

 Data required time                                                  9.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.825                          
 Data arrival time                                                  -5.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.539                          
 clock uncertainty                                       0.150       6.689                          

 Hold time                                               0.683       7.372                          

 Data required time                                                  7.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.372                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.539                          
 clock uncertainty                                       0.150       6.689                          

 Hold time                                               0.681       7.370                          

 Data required time                                                  7.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.370                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.543         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.539         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.539                          
 clock uncertainty                                       0.150       6.689                          

 Hold time                                               0.674       7.363                          

 Data required time                                                  7.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.363                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/Q (GTP_DFF_C)
                                   net (fanout=14)       0.639       5.715         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux15_3/I0 (GTP_LUT3)
                                   td                    0.231       5.946 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux15_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       6.316         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20322
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/I4 (GTP_LUT5)
                                   td                    0.174       6.490 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.860         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24697
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/I4 (GTP_LUT5)
                                   td                    0.174       7.034 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/Z (GTP_LUT5)
                                   net (fanout=34)       0.756       7.790         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20594
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/I2 (GTP_LUT3)
                                   td                    0.174       7.964 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/Z (GTP_LUT3)
                                   net (fanout=4)        0.511       8.475         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_4/I4 (GTP_LUT5)
                                   td                    0.174       8.649 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.019         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24747
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/I0 (GTP_LUT5)
                                   td                    0.236       9.255 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.625         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24753
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_11/I4 (GTP_LUT5)
                                   td                    0.174       9.799 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.169         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N602_1/I4 (GTP_LUT5)
                                   td                    0.164      10.333 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N602_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.333         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/girle
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/D (GTP_DFF_C)

 Data arrival time                                                  10.333         Logic Levels: 8  
                                                                                   Logic: 1.826ns(32.712%), Route: 3.756ns(67.288%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Setup time                                             -0.032    1004.669                          

 Data required time                                               1004.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.669                          
 Data arrival time                                                 -10.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/Q (GTP_DFF_C)
                                   net (fanout=19)       0.670       5.746         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [5]
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/I0 (GTP_LUT4)
                                   td                    0.261       6.007 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       6.448         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N25367
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/I4 (GTP_LUT5)
                                   td                    0.174       6.622 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/Z (GTP_LUT5)
                                   net (fanout=8)        0.582       7.204         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/I4 (GTP_LUT5)
                                   td                    0.174       7.378 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.748         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18979
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/I0 (GTP_LUT2)
                                   td                    0.206       7.954 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/Z (GTP_LUT2)
                                   net (fanout=3)        0.482       8.436         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18978
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/I1 (GTP_LUT5M)
                                   td                    0.282       8.718 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       9.159         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N432/I1 (GTP_LUT2)
                                   td                    0.164       9.323 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N432/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       9.323         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/gchld
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/D (GTP_DFF_C)

 Data arrival time                                                   9.323         Logic Levels: 6  
                                                                                   Logic: 1.586ns(34.689%), Route: 2.986ns(65.311%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Setup time                                             -0.032    1004.669                          

 Data required time                                               1004.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.669                          
 Data arrival time                                                  -9.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/Q (GTP_DFF_C)
                                   net (fanout=19)       0.670       5.746         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [5]
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/I0 (GTP_LUT4)
                                   td                    0.261       6.007 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       6.448         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N25367
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/I4 (GTP_LUT5)
                                   td                    0.174       6.622 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/Z (GTP_LUT5)
                                   net (fanout=8)        0.582       7.204         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/I4 (GTP_LUT5)
                                   td                    0.174       7.378 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.748         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18979
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/I0 (GTP_LUT2)
                                   td                    0.206       7.954 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/Z (GTP_LUT2)
                                   net (fanout=3)        0.482       8.436         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18978
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/I1 (GTP_LUT5M)
                                   td                    0.282       8.718 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       9.159         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N420/I1 (GTP_LUT2)
                                   td                    0.164       9.323 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N420/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       9.323         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/gcini
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/D (GTP_DFF_C)

 Data arrival time                                                   9.323         Logic Levels: 6  
                                                                                   Logic: 1.586ns(34.689%), Route: 2.986ns(65.311%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Setup time                                             -0.032    1004.669                          

 Data required time                                               1004.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.669                          
 Data arrival time                                                  -9.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpd[7]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[7]/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpd[7]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpd[7]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rpd_i [7]
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[7]/D (GTP_DFF_C)

 Data arrival time                                                   5.438         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Hold time                                               0.033       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                  -5.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)
Endpoint    : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.068 f       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.438         u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1 [5]
                                                                           f       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)

 Data arrival time                                                   5.438         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Hold time                                               0.033       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                  -5.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn1/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/D (GTP_DFF)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn1/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn1/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn1
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/D (GTP_DFF)

 Data arrival time                                                   5.438         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Hold time                                               0.033       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                  -5.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.173         u_DDR3/global_reset_n
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.173 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       6.341         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)

 Data arrival time                                                   6.341         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Recovery time                                          -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                  -6.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.173         u_DDR3/global_reset_n
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.173 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       6.341         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)

 Data arrival time                                                   6.341         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Recovery time                                          -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                  -6.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.173         u_DDR3/global_reset_n
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.173 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       6.341         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)

 Data arrival time                                                   6.341         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Recovery time                                          -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                  -6.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       5.181         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.181 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.632       5.813         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)

 Data arrival time                                                   5.813         Logic Levels: 1  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Removal time                                           -0.211       4.645                          

 Data required time                                                  4.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.645                          
 Data arrival time                                                  -5.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       5.181         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.181 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.632       5.813         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)

 Data arrival time                                                   5.813         Logic Levels: 1  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Removal time                                           -0.211       4.645                          

 Data required time                                                  4.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.645                          
 Data arrival time                                                  -5.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       5.181         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.181 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.632       5.813         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)

 Data arrival time                                                   5.813         Logic Levels: 1  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Removal time                                           -0.211       4.645                          

 Data required time                                                  4.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.645                          
 Data arrival time                                                  -5.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=32)       3.546       8.730         SYSRESETn        
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/I3 (GTP_LUT4)
                                   td                    0.164       8.894 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/Z (GTP_LUT4)
                                   net (fanout=180)      1.340      10.234         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)

 Data arrival time                                                  10.234         Logic Levels: 1  
                                                                                   Logic: 0.489ns(9.098%), Route: 4.886ns(90.902%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252      14.859         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                 -10.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=32)       3.546       8.730         SYSRESETn        
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/I3 (GTP_LUT4)
                                   td                    0.164       8.894 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/Z (GTP_LUT4)
                                   net (fanout=180)      1.340      10.234         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)

 Data arrival time                                                  10.234         Logic Levels: 1  
                                                                                   Logic: 0.489ns(9.098%), Route: 4.886ns(90.902%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252      14.859         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                 -10.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/C (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=32)       3.546       8.730         SYSRESETn        
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/I3 (GTP_LUT4)
                                   td                    0.164       8.894 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/Z (GTP_LUT4)
                                   net (fanout=180)      1.340      10.234         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/C (GTP_DFF_C)

 Data arrival time                                                  10.234         Logic Levels: 1  
                                                                                   Logic: 0.489ns(9.098%), Route: 4.886ns(90.902%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252      14.859         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                 -10.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[4]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.176 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.617         u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop [0]
                                                                                   u_rst_gen/N3/I2 (GTP_LUT4)
                                   td                    0.279       5.896 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.449         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[4]/C (GTP_DFF_CE)

 Data arrival time                                                   6.449         Logic Levels: 1  
                                                                                   Logic: 0.596ns(37.484%), Route: 0.994ns(62.516%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Removal time                                           -0.211       4.648                          

 Data required time                                                  4.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.648                          
 Data arrival time                                                  -6.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[1]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.176 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.617         u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop [0]
                                                                                   u_rst_gen/N3/I2 (GTP_LUT4)
                                   td                    0.279       5.896 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.449         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.449         Logic Levels: 1  
                                                                                   Logic: 0.596ns(37.484%), Route: 0.994ns(62.516%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Removal time                                           -0.211       4.648                          

 Data required time                                                  4.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.648                          
 Data arrival time                                                  -6.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[2]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.176 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.617         u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop [0]
                                                                                   u_rst_gen/N3/I2 (GTP_LUT4)
                                   td                    0.279       5.896 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.449         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.449         Logic Levels: 1  
                                                                                   Logic: 0.596ns(37.484%), Route: 0.994ns(62.516%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Removal time                                           -0.211       4.648                          

 Data required time                                                  4.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.648                          
 Data arrival time                                                  -6.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[0]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.763         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.245       6.008 r       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.561         u_rst_gen/N3     
                                                                           r       u_rst_gen/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.561         Logic Levels: 1  
                                                                                   Logic: 0.570ns(33.431%), Route: 1.135ns(66.569%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252      14.859         HCLK             
                                                                           r       u_rst_gen/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                  -6.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[1]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.763         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.245       6.008 r       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.561         u_rst_gen/N3     
                                                                           r       u_rst_gen/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.561         Logic Levels: 1  
                                                                                   Logic: 0.570ns(33.431%), Route: 1.135ns(66.569%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252      14.859         HCLK             
                                                                           r       u_rst_gen/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                  -6.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[2]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.325       5.181 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.763         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.245       6.008 r       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.561         u_rst_gen/N3     
                                                                           r       u_rst_gen/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.561         Logic Levels: 1  
                                                                                   Logic: 0.570ns(33.431%), Route: 1.135ns(66.569%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252      14.859         HCLK             
                                                                           r       u_rst_gen/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Recovery time                                          -0.277      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                  -6.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[0]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.755         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.246       6.001 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.554         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.554         Logic Levels: 1  
                                                                                   Logic: 0.563ns(33.157%), Route: 1.135ns(66.843%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.150       5.009                          

 Removal time                                           -0.211       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                  -6.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[1]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.755         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.246       6.001 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.554         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.554         Logic Levels: 1  
                                                                                   Logic: 0.563ns(33.157%), Route: 1.135ns(66.843%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.150       5.009                          

 Removal time                                           -0.211       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                  -6.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[2]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.856         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.755         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.246       6.001 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.554         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.554         Logic Levels: 1  
                                                                                   Logic: 0.563ns(33.157%), Route: 1.135ns(66.843%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.150       5.009                          

 Removal time                                           -0.211       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                  -6.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/vnt/P (GTP_DFF_P)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.446         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/I1 (GTP_LUT4)
                                   td                    0.383       5.829 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/Z (GTP_LUT4)
                                   net (fanout=219)      1.458       7.287         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/vnt/P (GTP_DFF_P)

 Data arrival time                                                   7.287         Logic Levels: 1  
                                                                                   Logic: 0.708ns(27.918%), Route: 1.828ns(72.082%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/vnt/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Recovery time                                          -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -7.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.446         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/I1 (GTP_LUT4)
                                   td                    0.383       5.829 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/Z (GTP_LUT4)
                                   net (fanout=219)      1.458       7.287         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)

 Data arrival time                                                   7.287         Logic Levels: 1  
                                                                                   Logic: 0.708ns(27.918%), Route: 1.828ns(72.082%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Recovery time                                          -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -7.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.446         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/I1 (GTP_LUT4)
                                   td                    0.383       5.829 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/Z (GTP_LUT4)
                                   net (fanout=219)      1.458       7.287         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)

 Data arrival time                                                   7.287         Logic Levels: 1  
                                                                                   Logic: 0.708ns(27.918%), Route: 1.828ns(72.082%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Recovery time                                          -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -7.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stdn/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/I1 (GTP_LUT4)
                                   td                    0.351       5.789 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/Z (GTP_LUT4)
                                   net (fanout=86)       0.964       6.753         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stdn/C (GTP_DFF_C)

 Data arrival time                                                   6.753         Logic Levels: 1  
                                                                                   Logic: 0.668ns(33.367%), Route: 1.334ns(66.633%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stdn/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Removal time                                           -0.211       4.540                          

 Data required time                                                  4.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.540                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/I1 (GTP_LUT4)
                                   td                    0.351       5.789 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/Z (GTP_LUT4)
                                   net (fanout=86)       0.964       6.753         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/C (GTP_DFF_C)

 Data arrival time                                                   6.753         Logic Levels: 1  
                                                                                   Logic: 0.668ns(33.367%), Route: 1.334ns(66.633%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Removal time                                           -0.211       4.540                          

 Data required time                                                  4.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.540                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/pause/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/I1 (GTP_LUT4)
                                   td                    0.351       5.789 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/Z (GTP_LUT4)
                                   net (fanout=86)       0.964       6.753         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/pause/C (GTP_DFF_C)

 Data arrival time                                                   6.753         Logic Levels: 1  
                                                                                   Logic: 0.668ns(33.367%), Route: 1.334ns(66.633%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/pause/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Removal time                                           -0.211       4.540                          

 Data required time                                                  4.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.540                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=32)       3.546       8.730         SYSRESETn        
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N118/I1 (GTP_LUT4)
                                   td                    0.174       8.904 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N118/Z (GTP_LUT4)
                                   net (fanout=7)        0.568       9.472         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/I1 (GTP_LUT2)
                                   td                    0.174       9.646 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/Z (GTP_LUT2)
                                   net (fanout=1)        0.870      10.516         nt_spi0_cs       
                                                                                   spi0_cs_obuf/I (GTP_OUTBUF)
                                   td                    2.409      12.925 f       spi0_cs_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.925         spi0_cs          
 spi0_cs                                                                   f       spi0_cs (port)   

 Data arrival time                                                  12.925         Logic Levels: 3  
                                                                                   Logic: 3.082ns(38.210%), Route: 4.984ns(61.790%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/CLK (GTP_DFF_PE)
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/CLK (GTP_DFF_PE)

                                   tco                   0.325       5.184 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/Q (GTP_DFF_PE)
                                   net (fanout=10)       0.605       5.789         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N267/I0 (GTP_LUT2)
                                   td                    0.206       5.995 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N267/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       6.436         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [3]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_1/I1 (GTP_LUT5CARRY)
                                   td                    0.278       6.714 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.714         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.031       6.745 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=11)       1.115       7.860         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46
                                                                                   spi0_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.269 f       spi0_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.269         spi0_clk         
 spi0_clk                                                                  f       spi0_clk (port)  

 Data arrival time                                                  10.269         Logic Levels: 4  
                                                                                   Logic: 3.249ns(60.055%), Route: 2.161ns(39.945%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/CLK (GTP_DFF_CE)
Endpoint    : LED[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=4393)     2.252       4.859         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.184 r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       5.666         p0_out[0]        
                                                                                   N2_0/I0 (GTP_LUT2)
                                   td                    0.206       5.872 f       N2_0/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       6.742         nt_LED[0]        
                                                                                   LED_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       9.151 f       LED_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.151         LED[0]           
 LED[0]                                                                    f       LED[0] (port)    

 Data arrival time                                                   9.151         Logic Levels: 2  
                                                                                   Logic: 2.940ns(68.500%), Route: 1.352ns(31.500%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_in0 (port)
Endpoint    : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 gpio_in0                                                0.000       0.000 r       gpio_in0 (port)  
                                   net (fanout=1)        0.000       0.000         gpio_in0         
                                                                                   gpio_in0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       gpio_in0_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_gpio_in0      
                                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_in1 (port)
Endpoint    : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[1]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 gpio_in1                                                0.000       0.000 r       gpio_in1 (port)  
                                   net (fanout=1)        0.000       0.000         gpio_in1         
                                                                                   gpio_in1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       gpio_in1_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_gpio_in1      
                                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[1]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : phy_rxd2 (port)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr3/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 phy_rxd2                                                0.000       0.000 r       phy_rxd2 (port)  
                                   net (fanout=1)        0.000       0.000         phy_rxd2         
                                                                                   phy_rxd2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       phy_rxd2_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_phy_rxd2      
                                                                           r       u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr3/DI (GTP_ISERDES)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 91.000 sec
Action synthesize: CPU time elapsed is 86.938 sec
Current time: Thu Apr  8 11:36:51 2021
Action synthesize: Peak memory pool usage is 543,170,560 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Apr  8 11:36:54 2021
Compiling architecture definition.
Analyzing project file 'C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/ARM_M1_SoC_Top.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: dp_step_length: 4 != def: 1
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'm1_soc_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net u_DDR3/pll_aclk_1 in design, driver pin CLKOUT3(instance u_DDR3/u_pll_50_400/u_pll_e1) -> load pin ACLK_1(instance u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net u_DDR3/pll_pclk in design, driver pin CLKOUT1(instance u_DDR3/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net HCLK in design, driver pin CLKOUT2(instance u_DDR3/u_pll_50_400/u_pll_e1) -> load pin CLK(instance cnt[0]).
Converting tech operator to gate operator.
Processing gate operator.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N130_45[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N130_45[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N130_45[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N130_45[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_14_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_14_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_14_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_14_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[16]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[16]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[17]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[17]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[18]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[18]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[19]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[19]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[20]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[20]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[21]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[21]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[22]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[22]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[23]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[23]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[24]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[24]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[25]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[25]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[26]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[26]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[27]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[27]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[28]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[28]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[29]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[29]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[30]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[30]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[31]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[31]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N66_2_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N66_2_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_150_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_150_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/N49_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/N49_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N36_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N36_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[0]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[0]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[1]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[1]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[2]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[2]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[3]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[3]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[4]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[4]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[6]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[6]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[8]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[8]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[9]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[9]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[10]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[10]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[11]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[11]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[12]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[12]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[13]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[13]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[14]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[14]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[15]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[15]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N233_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N233_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N250[22]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N250[22]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N250[23]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N250[23]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N753_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N753_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N1008[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N1008[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N1008[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N1008[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N1008[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N1008[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/N308_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/N308_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_8[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_8[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_8[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_8[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1684_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1684_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1819_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1819_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1843_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1843_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1845_1[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1845_1[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1861_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1861_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[24]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[24]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[28]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[28]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[29]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[29]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_15_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_15_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_15_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_15_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[1]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[1]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[2]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[2]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[3]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[3]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[4]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[4]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[5]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[5]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[6]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[6]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[7]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[7]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_03_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_06_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_07_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_10_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_11_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_27_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_28_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_29_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_32_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_33_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_34_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_35_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_36_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/axi_cs[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/axi_cs[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/axi_cs[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/arvalid_d/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awvalid_d/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/dram_wr_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/invalid0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/rd_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[32]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[33]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[34]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[35]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[36]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[37]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[38]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[39]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[40]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[41]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[42]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[43]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[44]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[45]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[46]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[47]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[48]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[49]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[50]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[51]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[52]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[53]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[54]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[55]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[56]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[57]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[58]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[59]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[60]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[61]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[62]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[63]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[64]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[65]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[66]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[67]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[68]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[69]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[70]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[71]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[72]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[73]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[74]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[75]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[76]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[77]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[78]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[79]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[80]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[81]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[82]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[83]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[84]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[85]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[86]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[87]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[88]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[89]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[90]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[91]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[92]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[93]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[94]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[95]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[96]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[97]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[98]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[99]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[100]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[101]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[102]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[103]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[104]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[105]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[106]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[107]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[108]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[109]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[110]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[111]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[112]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[113]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[114]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[115]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[116]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[117]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[118]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[119]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[120]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[121]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[122]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[123]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[124]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[125]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[126]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[127]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wlast_d/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wr_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[1]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HREADYOUT_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/arvalid_dmac/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awvalid_dmac/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/axi_tx_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/axi_tx_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/axi_tx_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/axi_tx_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/axi_tx_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cache_consistence/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_init_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_axi_r_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_rxinter_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_rxinter_status[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_rxinter_status[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/ethernet_rx_idle/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/ethernet_tx_idle/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/wlast_dmac/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/wr_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/wvalid_dmac/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/arvalid_i/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awvalid_i/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_1/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/ins_wr_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/invalid0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/rd_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wait_wr_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[32]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[33]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[34]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[35]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[36]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[37]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[38]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[39]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[40]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[41]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[42]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[43]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[44]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[45]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[46]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[47]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[48]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[49]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[50]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[51]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[52]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[53]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[54]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[55]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[56]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[57]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[58]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[59]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[60]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[61]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[62]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[63]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[64]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[65]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[66]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[67]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[68]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[69]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[70]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[71]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[72]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[73]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[74]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[75]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[76]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[77]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[78]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[79]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[80]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[81]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[82]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[83]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[84]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[85]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[86]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[87]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[88]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[89]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[90]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[91]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[92]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[93]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[94]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[95]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[96]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[97]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[98]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[99]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[100]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[101]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[102]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[103]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[104]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[105]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[106]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[107]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[108]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[109]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[110]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[111]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[112]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[113]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[114]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[115]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[116]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[117]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[118]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[119]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[120]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[121]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[122]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[123]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[124]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[125]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[126]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[127]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wlast_i/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/w_data_en_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_def_slave/HREADYOUT/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_def_slave/HRESP/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_apb_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_dcache_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_def_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_ethernet_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_gpio_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_icache_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_ram_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_smem_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_init_start/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_preset/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_addrreg[0]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_addrreg[1]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_addrreg[2]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_addrreg[3]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_addrreg[0]/opit_0_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_addrreg[1]/opit_0_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_addrreg[2]/opit_0_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_addrreg[3]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[1]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[2]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[3]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/cpu_wr_wait_flag/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/data_req_dly/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_wr_req/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_en/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wr_req/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/almost_full_rx_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[8]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/syn_rempty/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/syn_wfull/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[12]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/axi_wdata_valid/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[12]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[13]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[14]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[15]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rreq/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wreq/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/descriptor_tx0[32]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/descriptor_tx1[32]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernet_tstart/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernet_tstart_en0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[12]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[13]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[14]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[15]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_en_rx/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_en_tx/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_current_addr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[0]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[1]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[2]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[3]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[4]/opit_0_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_current_addr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_current_addr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_current_addr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_current_addr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_inter_axi/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_inter_core/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_current_des/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_num/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/wr_en_rx_lose/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOSEL/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOTRANS/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_req/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_val0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/ins_req_dly/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/invalid_done0/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[0]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[1]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[2]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[3]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[4]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[5]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[6]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[7]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/al/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/interrupt_o/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/irq_flag/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/tip/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/TXD_en0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/byte_ricv_start/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/byte_send_start/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/clk_hold_high_r/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_mosi/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_timer_int/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_timer_int/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/baud_updated/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_f[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_f[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_f[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_f[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_tick/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_overrun/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rxintr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_tx_overrun/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txintr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_buf_full/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_tick_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_tick_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_tick_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_tick_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rxd_sync_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rxd_sync_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_buf_full/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_tick_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_tick_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_tick_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_tick_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/baud_updated/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_ext_ex2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_ex2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt4_ex2/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_tick/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rx_buf[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rx_overrun/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rxintr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_overrun/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_txintr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_buf_full/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_state[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_state[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_state[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_state[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_tick_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_tick_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_tick_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_tick_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_sync_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_sync_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_buf_full/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itcr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_lock/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_4/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[12]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/syn_rempty/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/syn_wfull/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_1/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_2/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_1/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_data_state[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/asel_dside/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/asel_ppb_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_ack/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_commit_reg/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[16]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[17]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[18]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[24]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[25]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[26]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[27]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[28]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[29]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[30]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[31]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/core_req_state_0x[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/core_req_state_1x[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/dsel_dside/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/dsel_ppb/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/dsel_write/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/haddr_en_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hsize_1_0[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hsize_1_0[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hstart_0x/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hstart_10/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hstart_11/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/i_biu_drack/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/i_biu_irack/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/i_biu_rfault/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/i_biu_wfault/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[16]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[17]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[18]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[31]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/ack_out/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_4/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_5/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/cmd_ack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/core_cmd[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/core_cmd[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/core_cmd[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/core_txd/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/dcnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/dcnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/dcnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/ld/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/shift/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/count_stop_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/int_clr_reg_w/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/i_wdog_res/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/int_clr_tog_p/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/load_en_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_p/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_carry[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_carry[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_control[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_control[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_ris/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/any_dsb_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[16]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[17]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[18]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[24]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[25]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[26]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[27]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[28]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[29]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[30]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[31]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/au_a_use_pc_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/au_b_use_pc_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/bcc_first_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/br_first_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/br_lr_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/branch_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/branching_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/count[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/count[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cps_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_wr_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/excpt_ret_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/first32_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/first_ex_phase/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/first_pop_pc_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/force_c_in_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_fault0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[0]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[1]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[2]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[3]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[4]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[5]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[6]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[7]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[8]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[9]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[10]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[11]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[12]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[13]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[14]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[15]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/i_nxt_mul_last_phase_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ifetch/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[22]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[23]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[1]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[2]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[3]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[4]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[6]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[8]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[9]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[10]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[11]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[12]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[13]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[14]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[15]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/invert_b_ex/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/invert_b_ex2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/last_uncond_phase_ex/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ld_slow_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ldm_base/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ldm_base_load/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ldm_base_loaded/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ldm_d_done_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/load_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ls_byte_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ls_half_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/msr_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/mul_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_de[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_mask1_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pf_fault_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pop_pc_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_update_c_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_update_n_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_update_v_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/push_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex[0]/opit_0_inv_A2Q1' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex[1]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex[2]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex[3]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rd_mux_a_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/read_addr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/read_addr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/reg_sel[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/reg_sel[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/reg_sel[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/reg_sel[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf0_mux_ctl_ex[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf0_mux_ctl_ex[1]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex[2]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2[3]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/sbit_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/se_byte_wb/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/se_half_wb/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/second32_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/second_ex_phase/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/shift_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/shift_op[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/shift_op[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/stm_push_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/store_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/tbit_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/two_phase_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_c_flag_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_control_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_flags_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_imm_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_primask_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_r_list_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/w_phase_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_decoded[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_decoded[1]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_decoded[2]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_decoded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/write_addr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/write_addr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/write_sp/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ze_byte_wb/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ze_half_wb/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/zero_a_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/c_flag_mux/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/c_flag_wf/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[16]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[17]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[18]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[24]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[25]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[26]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[27]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[28]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[29]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[30]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[31]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[16]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[17]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[18]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[24]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[25]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[26]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[27]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[28]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[29]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[30]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[31]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[0]/opit_0_inv_A2Q1' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[1]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[2]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[3]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[4]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[5]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[6]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[7]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[8]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[9]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[10]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[11]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[12]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[13]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[14]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[15]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[16]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[17]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[18]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[19]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[20]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[21]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[22]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[23]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[24]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[25]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[26]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[27]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[28]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[29]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[30]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[31]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/n_flag/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/sel_wf_c/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/sel_wf_v/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/sel_wf_z/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/v_flag_au/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/v_flag_wf/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/z_flag_mux/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/z_flag_wf/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/fetch_internal/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/int_rack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[30]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/SYSRESETREQ/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm[0]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm[1]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_ahb_rd_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_ahb_wr_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_prev[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_prev[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/nmi_prev/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_cnt_flag/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_int_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/lockup_pend/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/r_hdf_actv/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/r_int_actv/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/r_nmi_actv/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl1[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl1[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_pend2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_tree/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/al/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/busy/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_4/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_5/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_6/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_7/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_8/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_9/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_10/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_11/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_12/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_13/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_14/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_15/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_16/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_17/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/clk_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cmd_ack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cmd_stop/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/dout/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sSCL/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sSDA/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_chk/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_oen/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sta_condition/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[2]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[3]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[4]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[5]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[6]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[7]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_tbit_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_isb_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_sp_doreg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_4/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_5/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_7/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_10/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_16/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_zero_a_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/force_hf/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/force_ipsr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/fptr_align/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_active_sp/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_nvic_excpt_svc_valid/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/int_fault_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/inter_tbit_reg/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/mask_sp_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_fe/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/mode/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/nvic_excpt_taken/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/primask/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/reset_code/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_tbit/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/drack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dwack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/irack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/w_u_fault/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_L5Q' is overwritten by new value.
Device mapping done.
Total device mapping takes 3.453125 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 3        | 30            | 10                  
| IOCKDLY               | 1        | 24            | 5                   
| FF                    | 4853     | 26304         | 19                  
| LUT                   | 7895     | 17536         | 46                  
| Distributed RAM       | 96       | 4440          | 3                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 27       | 48            | 57                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 87       | 240           | 37                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 4        | 20            | 20                  
| HMEMC                 | 1        | 2             | 50                  
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'm1_soc_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf has been covered.
Action dev_map: Real time elapsed is 40.000 sec
Action dev_map: CPU time elapsed is 38.078 sec
Current time: Thu Apr  8 11:37:33 2021
Action dev_map: Peak memory pool usage is 327,778,304 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Apr  8 11:37:35 2021
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: dp_step_length: 4 != def: 1
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf
Executing : def_port i2c0_sck -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port i2c0_sck lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port i2c0_sck lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port i2c0_sck -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port i2c0_sda -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port i2c0_sda lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port i2c0_sda lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port i2c0_sda -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {LED[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[0] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[0] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {LED[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {LED[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[1] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[1] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {LED[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {LED[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[2] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[2] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {LED[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {LED[3]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -OPEN_DRAIN OFF
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[3] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[3] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {LED[3]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -OPEN_DRAIN OFF successfully.
Executing : def_port SD_DCLK -LOC V13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port SD_DCLK lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port SD_DCLK -LOC V13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4 successfully.
Executing : def_port SD_MOSI -LOC U14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port SD_MOSI lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port SD_MOSI -LOC U14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port SD_nCS -LOC V14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port SD_nCS lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port SD_nCS -LOC V14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port TX -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port TX lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port TX lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port TX -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port l0_sgmii_clk_shft -LOC H17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port l0_sgmii_clk_shft -LOC H17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port phy_rst_n -LOC J17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_rst_n -LOC J17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_tx_en -LOC G18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_tx_en -LOC G18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_txd0 -LOC G17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_txd0 -LOC G17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_txd1 -LOC F18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_txd1 -LOC F18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_txd2 -LOC F17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_txd2 -LOC F17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_txd3 -LOC G16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_txd3 -LOC G16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port spi0_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port spi0_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi0_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4 successfully.
Executing : def_port spi0_cs -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port spi0_cs lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi0_cs -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi0_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port spi0_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi0_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port RX -LOC A12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf(line number: 75)] | Port RX has been placed at location A12, whose type is share pin.
Executing : def_port RX -LOC A12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port SD_MISO -LOC U13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port SD_MISO -LOC U13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port ex_clk_50m -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port ex_clk_50m -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port gpio_in0 -LOC P17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
Executing : def_port gpio_in0 -LOC P17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port gpio_in1 -LOC L12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
Executing : def_port gpio_in1 -LOC L12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port pad_loop_in -LOC P7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON
Executing : def_port pad_loop_in -LOC P7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON successfully.
Executing : def_port pad_loop_in_h -LOC V4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON
Executing : def_port pad_loop_in_h -LOC V4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON successfully.
Executing : def_port phy_rx_dv -LOC L16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rx_dv -LOC L16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port phy_rxd0 -LOC M16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rxd0 -LOC M16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port phy_rxd1 -LOC M18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rxd1 -LOC M18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port phy_rxd2 -LOC K18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rxd2 -LOC K18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port phy_rxd3 -LOC K17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rxd3 -LOC K17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port rst_key -LOC V12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rst_key -LOC V12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port rx_clki -LOC H18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rx_clki -LOC H18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port spi0_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf(line number: 89)] | Port spi0_miso has been placed at location A4, whose type is share pin.
Executing : def_port spi0_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_inst_site u_DDR3/u_pll_50_400/u_pll_e1/goppll PLL_82_71
Executing : def_inst_site u_DDR3/u_pll_50_400/u_pll_e1/goppll PLL_82_71 successfully.
Executing : apply_constraint -f C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 516350


Placement started.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC to HMEMC_16_1.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
Mapping instance u_GTP_IOCLKDELAY/opit_0 to IOCKDLY_150_185.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance clkbufg_2/gopclkbufg to USCM_74_104.
Mapping instance u_GTP_CLKBUFG/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_106.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_107.
Pre global placement takes 16.95 sec.
Run super clustering :
	Initial slack -6369.
	10 iterations finished.
	Final slack -1067.
Super clustering done.
Design Utilization : 46%.
Global placement takes 14.83 sec.
Wirelength after global placement is 98996.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOL_151_114.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOL_151_113.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOL_151_102.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOL_151_101.
Placed fixed group with base inst RX_ibuf/opit_1 on IOL_151_333.
Placed fixed group with base inst SD_DCLK_obuf/opit_1 on IOL_151_109.
Placed fixed group with base inst SD_MISO_ibuf/opit_1 on IOL_151_110.
Placed fixed group with base inst SD_MOSI_obuf/opit_1 on IOL_151_38.
Placed fixed group with base inst SD_nCS_obuf/opit_1 on IOL_151_37.
Placed fixed group with base inst TX_obuf/opit_1 on IOL_151_361.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_74_104.
Placed fixed group with base inst ex_clk_50m_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst gpio_in0_ibuf/opit_1 on IOL_151_46.
Placed fixed group with base inst gpio_in1_ibuf/opit_1 on IOL_151_161.
Placed fixed group with base inst i2c0_sck_tri/opit_1 on IOL_151_325.
Placed fixed group with base inst i2c0_sda_tri/opit_1 on IOL_151_326.
Placed fixed group with base inst phy_rst_n_obuf/opit_1 on IOL_151_173.
Placed fixed group with base inst rst_key_ibuf/opit_1 on IOL_151_105.
Placed fixed group with base inst rx_clki_ibuf/opit_1 on IOL_151_198.
Placed fixed group with base inst spi0_clk_obuf/opit_1 on IOL_7_353.
Placed fixed group with base inst spi0_cs_obuf/opit_1 on IOL_7_350.
Placed fixed group with base inst spi0_miso_ibuf/opit_1 on IOL_7_289.
Placed fixed group with base inst spi0_mosi_obuf/opit_1 on IOL_7_290.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_00_dut/opit_0_iol on IOL_7_5.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_38_dut/opit_0_iol on IOL_7_117.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_DDR3/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance u_GTP_CLKBUFG/gopclkbufg on USCM_74_105.
Placed fixed instance u_GTP_IOCLKDELAY/opit_0 on IOCKDLY_150_185.
Placed fixed group with base inst u_GTP_OUTBUFT/opit_1_IOL on IOL_151_197.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft1/opit_1_IOL on IOL_151_214.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft2/opit_1_IOL on IOL_151_229.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft3/opit_1_IOL on IOL_151_237.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft4/opit_1_IOL on IOL_151_238.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft5/opit_1_IOL on IOL_151_213.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr1/gateigddr_IOL on IOL_151_157.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr2/gateigddr_IOL on IOL_151_142.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr3/gateigddr_IOL on IOL_151_170.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr4/gateigddr_IOL on IOL_151_169.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr5/gateigddr_IOL on IOL_151_158.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_2_20.
Placed fixed instance BKCL_auto_3 on BKCL_154_268.
Placed fixed instance BKCL_auto_4 on BKCL_154_144.
Placed fixed instance BKCL_auto_5 on BKCL_154_20.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
Wirelength after Macro cell placement is 108615.
Macro cell placement takes 0.17 sec.
Run super clustering :
	Initial slack -6369.
	10 iterations finished.
	Final slack -1067.
Super clustering done.
Design Utilization : 46%.
Wirelength after post global placement is 103707.
Post global placement takes 16.11 sec.
Wirelength after legalization is 108460.
Legalization takes 2.55 sec.
Worst slack before Replication Place is 208.
Wirelength after replication placement is 108460.
Legalized cost 208.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 117585.
Timing-driven detailed placement takes 90.23 sec.
Placement done.
Total placement takes 142.19 sec.
Finished placement. (CPU time elapsed 0h:02m:28s)

Routing started.
Building routing graph takes 1.47 sec.
Worst slack is 810.
Processing design graph takes 1.31 sec.
Total memory for routing:
	53.858452 M.
Total nets for routing : 12765.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 93 nets, it takes 0.03 sec.
Unrouted nets 210 at the end of iteration 0.
Unrouted nets 159 at the end of iteration 1.
Unrouted nets 113 at the end of iteration 2.
Unrouted nets 77 at the end of iteration 3.
Unrouted nets 38 at the end of iteration 4.
Unrouted nets 26 at the end of iteration 5.
Unrouted nets 29 at the end of iteration 6.
Unrouted nets 18 at the end of iteration 7.
Unrouted nets 12 at the end of iteration 8.
Unrouted nets 4 at the end of iteration 9.
Unrouted nets 3 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 0 at the end of iteration 18.
Global Routing step 2 processed 487 nets, it takes 1.00 sec.
Unrouted nets 257 at the end of iteration 0.
Unrouted nets 151 at the end of iteration 1.
Unrouted nets 118 at the end of iteration 2.
Unrouted nets 93 at the end of iteration 3.
Unrouted nets 65 at the end of iteration 4.
Unrouted nets 63 at the end of iteration 5.
Unrouted nets 39 at the end of iteration 6.
Unrouted nets 34 at the end of iteration 7.
Unrouted nets 29 at the end of iteration 8.
Unrouted nets 13 at the end of iteration 9.
Unrouted nets 10 at the end of iteration 10.
Unrouted nets 7 at the end of iteration 11.
Unrouted nets 0 at the end of iteration 12.
Global Routing step 3 processed 776 nets, it takes 3.72 sec.
Global routing takes 4.75 sec.
Total 15401 subnets.
    forward max bucket size 1025 , backward 375.
        Unrouted nets 11073 at the end of iteration 0.
    route iteration 0, CPU time elapsed 4.859375 sec.
    forward max bucket size 1136 , backward 588.
        Unrouted nets 9890 at the end of iteration 1.
    route iteration 1, CPU time elapsed 5.125000 sec.
    forward max bucket size 2472 , backward 978.
        Unrouted nets 8597 at the end of iteration 2.
    route iteration 2, CPU time elapsed 4.765625 sec.
    forward max bucket size 3709 , backward 1104.
        Unrouted nets 7543 at the end of iteration 3.
    route iteration 3, CPU time elapsed 5.015625 sec.
    forward max bucket size 5110 , backward 1007.
        Unrouted nets 6842 at the end of iteration 4.
    route iteration 4, CPU time elapsed 4.953125 sec.
    forward max bucket size 4961 , backward 951.
        Unrouted nets 6078 at the end of iteration 5.
    route iteration 5, CPU time elapsed 5.468750 sec.
    forward max bucket size 5994 , backward 718.
        Unrouted nets 5485 at the end of iteration 6.
    route iteration 6, CPU time elapsed 4.343750 sec.
    forward max bucket size 5320 , backward 939.
        Unrouted nets 4752 at the end of iteration 7.
    route iteration 7, CPU time elapsed 4.062500 sec.
    forward max bucket size 5470 , backward 612.
        Unrouted nets 4094 at the end of iteration 8.
    route iteration 8, CPU time elapsed 4.078125 sec.
    forward max bucket size 5620 , backward 1180.
        Unrouted nets 3565 at the end of iteration 9.
    route iteration 9, CPU time elapsed 3.687500 sec.
    forward max bucket size 5615 , backward 861.
        Unrouted nets 3011 at the end of iteration 10.
    route iteration 10, CPU time elapsed 3.281250 sec.
    forward max bucket size 5709 , backward 1015.
        Unrouted nets 2662 at the end of iteration 11.
    route iteration 11, CPU time elapsed 2.843750 sec.
    forward max bucket size 8001 , backward 926.
        Unrouted nets 2344 at the end of iteration 12.
    route iteration 12, CPU time elapsed 2.781250 sec.
    forward max bucket size 6561 , backward 1603.
        Unrouted nets 2128 at the end of iteration 13.
    route iteration 13, CPU time elapsed 2.593750 sec.
    forward max bucket size 5491 , backward 699.
        Unrouted nets 1874 at the end of iteration 14.
    route iteration 14, CPU time elapsed 2.187500 sec.
    forward max bucket size 5884 , backward 659.
        Unrouted nets 1670 at the end of iteration 15.
    route iteration 15, CPU time elapsed 2.078125 sec.
    forward max bucket size 6025 , backward 1064.
        Unrouted nets 1458 at the end of iteration 16.
    route iteration 16, CPU time elapsed 1.718750 sec.
    forward max bucket size 4187 , backward 714.
        Unrouted nets 1328 at the end of iteration 17.
    route iteration 17, CPU time elapsed 1.437500 sec.
    forward max bucket size 5793 , backward 662.
        Unrouted nets 1201 at the end of iteration 18.
    route iteration 18, CPU time elapsed 1.437500 sec.
    forward max bucket size 6391 , backward 550.
        Unrouted nets 1049 at the end of iteration 19.
    route iteration 19, CPU time elapsed 1.250000 sec.
    forward max bucket size 5803 , backward 896.
        Unrouted nets 935 at the end of iteration 20.
    route iteration 20, CPU time elapsed 1.359375 sec.
    forward max bucket size 6328 , backward 657.
        Unrouted nets 850 at the end of iteration 21.
    route iteration 21, CPU time elapsed 1.343750 sec.
    forward max bucket size 4959 , backward 705.
        Unrouted nets 798 at the end of iteration 22.
    route iteration 22, CPU time elapsed 1.250000 sec.
    forward max bucket size 5145 , backward 620.
        Unrouted nets 695 at the end of iteration 23.
    route iteration 23, CPU time elapsed 1.125000 sec.
    forward max bucket size 6975 , backward 557.
        Unrouted nets 692 at the end of iteration 24.
    route iteration 24, CPU time elapsed 1.062500 sec.
    forward max bucket size 5544 , backward 953.
        Unrouted nets 641 at the end of iteration 25.
    route iteration 25, CPU time elapsed 1.031250 sec.
    forward max bucket size 5851 , backward 633.
        Unrouted nets 619 at the end of iteration 26.
    route iteration 26, CPU time elapsed 1.000000 sec.
    forward max bucket size 5487 , backward 633.
        Unrouted nets 555 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.812500 sec.
    forward max bucket size 5338 , backward 906.
        Unrouted nets 451 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.703125 sec.
    forward max bucket size 5339 , backward 718.
        Unrouted nets 434 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.734375 sec.
    forward max bucket size 5655 , backward 952.
        Unrouted nets 347 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.671875 sec.
    forward max bucket size 5722 , backward 558.
        Unrouted nets 331 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.625000 sec.
    forward max bucket size 3658 , backward 484.
        Unrouted nets 354 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.515625 sec.
    forward max bucket size 6160 , backward 558.
        Unrouted nets 264 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.500000 sec.
    forward max bucket size 4547 , backward 608.
        Unrouted nets 208 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.406250 sec.
    forward max bucket size 5880 , backward 724.
        Unrouted nets 190 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.453125 sec.
    forward max bucket size 4834 , backward 500.
        Unrouted nets 191 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.515625 sec.
    forward max bucket size 4568 , backward 371.
        Unrouted nets 163 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.375000 sec.
    forward max bucket size 3122 , backward 495.
        Unrouted nets 173 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.343750 sec.
    forward max bucket size 1376 , backward 453.
        Unrouted nets 176 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.281250 sec.
    forward max bucket size 4245 , backward 501.
        Unrouted nets 159 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.328125 sec.
    forward max bucket size 3571 , backward 1026.
        Unrouted nets 152 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.359375 sec.
    forward max bucket size 3547 , backward 288.
        Unrouted nets 143 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.343750 sec.
    forward max bucket size 4441 , backward 407.
        Unrouted nets 127 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.328125 sec.
    forward max bucket size 693 , backward 403.
        Unrouted nets 102 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.250000 sec.
    forward max bucket size 4825 , backward 222.
        Unrouted nets 107 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.281250 sec.
    forward max bucket size 4668 , backward 310.
        Unrouted nets 107 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.265625 sec.
    forward max bucket size 1161 , backward 218.
        Unrouted nets 94 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.250000 sec.
    forward max bucket size 3241 , backward 299.
        Unrouted nets 76 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.234375 sec.
    forward max bucket size 4167 , backward 598.
        Unrouted nets 62 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.234375 sec.
    forward max bucket size 212 , backward 333.
        Unrouted nets 51 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.203125 sec.
    forward max bucket size 4266 , backward 156.
        Unrouted nets 59 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.203125 sec.
    forward max bucket size 191 , backward 133.
        Unrouted nets 51 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.187500 sec.
    forward max bucket size 184 , backward 248.
        Unrouted nets 47 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.203125 sec.
    forward max bucket size 461 , backward 123.
        Unrouted nets 39 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.203125 sec.
    forward max bucket size 184 , backward 165.
        Unrouted nets 28 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.187500 sec.
    forward max bucket size 117 , backward 45.
        Unrouted nets 27 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.187500 sec.
    forward max bucket size 193 , backward 214.
        Unrouted nets 34 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.187500 sec.
    forward max bucket size 2219 , backward 299.
        Unrouted nets 46 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.187500 sec.
    forward max bucket size 1082 , backward 306.
        Unrouted nets 32 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.203125 sec.
    forward max bucket size 573 , backward 67.
        Unrouted nets 21 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.187500 sec.
    forward max bucket size 554 , backward 223.
        Unrouted nets 27 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.187500 sec.
    forward max bucket size 583 , backward 234.
        Unrouted nets 22 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.187500 sec.
    forward max bucket size 2555 , backward 239.
        Unrouted nets 36 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.203125 sec.
    forward max bucket size 399 , backward 204.
        Unrouted nets 40 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.203125 sec.
    forward max bucket size 2638 , backward 385.
        Unrouted nets 41 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.203125 sec.
    forward max bucket size 695 , backward 415.
        Unrouted nets 51 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.187500 sec.
    forward max bucket size 765 , backward 829.
        Unrouted nets 60 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.203125 sec.
    forward max bucket size 4333 , backward 793.
        Unrouted nets 57 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.234375 sec.
    forward max bucket size 231 , backward 642.
        Unrouted nets 51 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.203125 sec.
    forward max bucket size 346 , backward 262.
        Unrouted nets 45 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.187500 sec.
    forward max bucket size 2320 , backward 331.
        Unrouted nets 39 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.203125 sec.
    forward max bucket size 3329 , backward 277.
        Unrouted nets 43 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.187500 sec.
    forward max bucket size 3950 , backward 417.
        Unrouted nets 54 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.203125 sec.
    forward max bucket size 4204 , backward 551.
        Unrouted nets 53 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.218750 sec.
    forward max bucket size 423 , backward 427.
        Unrouted nets 46 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.203125 sec.
    forward max bucket size 513 , backward 534.
        Unrouted nets 39 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.203125 sec.
    forward max bucket size 322 , backward 283.
        Unrouted nets 39 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.203125 sec.
    forward max bucket size 270 , backward 380.
        Unrouted nets 29 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.187500 sec.
    forward max bucket size 376 , backward 269.
        Unrouted nets 20 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.187500 sec.
    forward max bucket size 395 , backward 279.
        Unrouted nets 29 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.171875 sec.
    forward max bucket size 280 , backward 413.
        Unrouted nets 29 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.187500 sec.
    forward max bucket size 374 , backward 471.
        Unrouted nets 25 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.171875 sec.
    forward max bucket size 259 , backward 517.
        Unrouted nets 20 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.187500 sec.
    forward max bucket size 229 , backward 201.
        Unrouted nets 22 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.171875 sec.
    forward max bucket size 247 , backward 363.
        Unrouted nets 18 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.187500 sec.
    forward max bucket size 329 , backward 154.
        Unrouted nets 21 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.171875 sec.
    forward max bucket size 354 , backward 182.
        Unrouted nets 27 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.171875 sec.
    forward max bucket size 233 , backward 109.
        Unrouted nets 19 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.171875 sec.
    forward max bucket size 406 , backward 185.
        Unrouted nets 21 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.171875 sec.
    forward max bucket size 459 , backward 358.
        Unrouted nets 12 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.171875 sec.
    forward max bucket size 470 , backward 369.
        Unrouted nets 12 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.171875 sec.
    forward max bucket size 425 , backward 395.
        Unrouted nets 10 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.171875 sec.
    forward max bucket size 59 , backward 363.
        Unrouted nets 8 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.171875 sec.
    forward max bucket size 144 , backward 485.
        Unrouted nets 6 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.171875 sec.
    forward max bucket size 13 , backward 28.
        Unrouted nets 6 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.156250 sec.
    forward max bucket size 44 , backward 38.
        Unrouted nets 7 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.171875 sec.
    forward max bucket size 13 , backward 364.
        Unrouted nets 6 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.156250 sec.
    forward max bucket size 11 , backward 365.
        Unrouted nets 2 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.171875 sec.
    forward max bucket size 15 , backward 10.
        Unrouted nets 4 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.171875 sec.
    forward max bucket size 144 , backward 91.
        Unrouted nets 11 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.171875 sec.
    forward max bucket size 16 , backward 55.
        Unrouted nets 7 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.156250 sec.
    forward max bucket size 231 , backward 68.
        Unrouted nets 6 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.156250 sec.
    forward max bucket size 47 , backward 186.
        Unrouted nets 6 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.156250 sec.
    forward max bucket size 14 , backward 14.
        Unrouted nets 0 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.156250 sec.
C: Route-2036: The clock path from ex_clk_50m_ibuf/opit_1:OUT to u_DDR3/u_pll_50_400/u_pll_e1/goppll:CLKIN1 is routed by SRB.
Detailed routing takes 99.61 sec.
Fix violation Finished.
Hold Violation Fix in router takes 193.23 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_42_157.
I: Route-6001: Insert route through in CLMS_66_209.
I: Route-6001: Insert route through in CLMS_78_105.
I: Route-6001: Insert route through in CLMS_78_341.
I: Route-6001: Insert route through in CLMA_70_228.
I: Route-6001: Insert route through in CLMA_90_133.
I: Route-6001: Insert route through in CLMS_38_165.
I: Route-6001: Insert route through in CLMS_46_161.
I: Route-6001: Insert route through in CLMA_30_121.
I: Route-6001: Insert route through in CLMA_70_105.
I: Route-6001: Insert route through in CLMS_94_145.
I: Route-6001: Insert route through in CLMA_46_224.
I: Route-6001: Insert route through in CLMA_78_84.
I: Route-6001: Insert route through in CLMA_82_85.
I: Route-6001: Insert route through in CLMA_82_85.
I: Route-6001: Insert route through in CLMA_70_96.
I: Route-6001: Insert route through in CLMA_78_96.
I: Route-6001: Insert route through in CLMA_90_232.
I: Route-6001: Insert route through in CLMA_50_85.
I: Route-6001: Insert route through in CLMA_78_96.
I: Route-6001: Insert route through in CLMS_114_149.
I: Route-6001: Insert route through in CLMA_82_264.
I: Route-6001: Insert route through in CLMA_94_68.
I: Route-6001: Insert route through in CLMA_50_225.
I: Route-6001: Insert route through in CLMA_90_112.
I: Route-6001: Insert route through in CLMA_90_148.
I: Route-6001: Insert route through in CLMA_42_92.
I: Route-6001: Insert route through in CLMA_42_260.
I: Route-6001: Insert route through in CLMA_106_136.
I: Route-6001: Insert route through in CLMS_46_161.
I: Route-6001: Insert route through in CLMA_98_265.
I: Route-6001: Insert route through in CLMA_90_273.
I: Route-6001: Insert route through in CLMA_82_277.
I: Route-6001: Insert route through in CLMA_86_72.
I: Route-6001: Insert route through in CLMA_42_165.
I: Route-6001: Insert route through in CLMA_86_96.
I: Route-6001: Insert route through in CLMA_50_109.
I: Route-6001: Insert route through in CLMA_90_253.
I: Route-6001: Insert route through in CLMS_26_45.
I: Route-6001: Insert route through in CLMA_50_92.
I: Route-6001: Insert route through in CLMS_114_145.
I: Route-6001: Insert route through in CLMA_118_188.
I: Route-6001: Insert route through in CLMA_54_136.
I: Route-6001: Insert route through in CLMA_90_137.
I: Route-6001: Insert route through in CLMA_50_196.
I: Route-6001: Insert route through in CLMS_142_333.
I: Route-6001: Insert route through in CLMA_98_265.
I: Route-6001: Insert route through in CLMA_94_244.
I: Route-6001: Insert route through in CLMA_98_201.
I: Route-6001: Insert route through in CLMA_14_189.
I: Route-6001: Insert route through in CLMS_26_133.
I: Route-6001: Insert route through in CLMS_66_229.
I: Route-6001: Insert route through in CLMA_78_212.
I: Route-6001: Insert route through in CLMA_86_248.
I: Route-6001: Insert route through in CLMA_50_165.
I: Route-6001: Insert route through in CLMS_78_209.
I: Route-6001: Insert route through in CLMS_86_241.
I: Route-6001: Insert route through in CLMA_50_172.
I: Route-6001: Insert route through in CLMS_66_157.
I: Route-6001: Insert route through in CLMA_90_253.
I: Route-6001: Insert route through in CLMA_130_253.
I: Route-6001: Insert route through in CLMA_50_173.
I: Route-6001: Insert route through in CLMS_26_129.
I: Route-6001: Insert route through in CLMA_30_141.
I: Route-6001: Insert route through in CLMA_70_256.
I: Route-6001: Insert route through in CLMA_102_300.
I: Route-6001: Insert route through in CLMA_30_140.
I: Route-6001: Insert route through in CLMA_90_257.
I: Route-6001: Insert route through in CLMA_90_257.
I: Route-6001: Insert route through in CLMS_94_101.
I: Route-6001: Insert route through in CLMS_38_193.
I: Route-6001: Insert route through in CLMA_70_180.
I: Route-6001: Insert route through in CLMS_38_233.
I: Route-6001: Insert route through in CLMA_30_208.
I: Route-6001: Insert route through in CLMS_78_273.
I: Route-6001: Insert route through in CLMA_22_233.
I: Route-6001: Insert route through in USCM_74_110.
I: Route-6001: Insert route through in USCM_74_109.
I: Route-6001: Insert route through in USCM_74_132.
I: Route-6001: Insert route through in USCM_74_133.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_151_311.
I: Route-6001: Insert route through in RCKB_151_309.
I: Route-6001: Insert route through in RCKB_7_60.
I: Route-6001: Insert route through in RCKB_151_308.
I: Route-6001: Insert route through in RCKB_7_62.
    Annotate routing result again.
Finish routing takes 4.09 sec.
No timing paths have hold violation.
Hold fix iterated 0 times
Hold violation fix takes 9.09 sec.
Used srb routing arc is 154174.
Cleanup routing takes 0.08 sec.
Routing done.
Total routing takes 315.31 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 3        | 30            | 10                  
| Use of BKCL              | 6        | 6             | 100                 
| Use of CLMA              | 2350     | 3274          | 72                  
|   FF                     | 3708     | 19644         | 19                  
|   LUT                    | 6274     | 13096         | 48                  
|   LUT-FF pairs           | 2081     | 13096         | 16                  
| Use of CLMS              | 753      | 1110          | 68                  
|   FF                     | 1145     | 6660          | 17                  
|   LUT                    | 1854     | 4440          | 42                  
|   LUT-FF pairs           | 668      | 4440          | 15                  
|   Distributed RAM        | 96       | 4440          | 2                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 2        | 6             | 33                  
| Use of DQSL              | 5        | 18            | 28                  
| Use of DRM               | 27       | 48            | 56                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of IO                | 87       | 240           | 36                  
|   IOBD                   | 42       | 120           | 35                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 44       | 114           | 39                  
| Use of IOCKDIV           | 1        | 12            | 8                   
| Use of IOCKDLY           | 1        | 24            | 4                   
| Use of IOCKGATE          | 2        | 12            | 17                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 87       | 240           | 36                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 6        | 24            | 25                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 8        | 20            | 40                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:08m:26s)
Design 'm1_soc_top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 514.000 sec
Action pnr: CPU time elapsed is 511.266 sec
Current time: Thu Apr  8 11:46:08 2021
Action pnr: Peak memory pool usage is 1,137,131,520 bytes
Finished placement and routing. (CPU time elapsed 0h:08m:26s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Apr  8 11:46:10 2021
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 516350

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'i2c0_sck' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sck' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i2c0_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_DCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_MOSI' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_nCS' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'TX' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l0_sgmii_clk_shft' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_tx_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_mosi' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'RX' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'SD_MISO' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rx_dv' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi0_miso' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-SP3.1 <build 67625>)
| Date         : Thu Apr  8 11:46:31 2021
| Design       : m1_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 0           1  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             159           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4312           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                               1           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
 rx_clki_Inferred         1000.000     {0 500}        Declared               461           0  {rx_clki}
 system_internal_clock    1000.000     {0 500}        Declared               108           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 system_internal_clock_group   asynchronous               system_internal_clock                   
 Inferred_clock_group          asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pclk                        50.000 MHz     150.489 MHz         20.000          6.645         13.355
 axi_clk0                   100.000 MHz      99.960 MHz         10.000         10.004         -0.004
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz    1360.544 MHz          2.000          0.735          1.265
 rx_clki_Inferred             1.000 MHz     151.791 MHz       1000.000          6.588        993.412
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        13.355       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.042      -0.042              1             10
 axi_clk0               axi_clk0                    -0.004      -0.004              1          16381
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.265       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.751       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           993.412       0.000              0           1446
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.705       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         0.845       0.000              0             10
 axi_clk0               axi_clk0                     0.298       0.000              0          16381
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.810       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.275       0.000              0           1446
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        16.175       0.000              0            128
 axi_clk0               axi_clk0                     4.614       0.000              0           4031
 pclk                   axi_clk0                     5.375       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred           996.422       0.000              0            423
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.782       0.000              0            128
 axi_clk0               axi_clk0                     0.712       0.000              0           4031
 pclk                   axi_clk0                     2.522       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred             0.963       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.734       0.000              0            159
 axi_clk0                                            1.609       0.000              0           4312
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.142       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              1
 rx_clki_Inferred                                  498.376       0.000              0            461
 system_internal_clock                             499.146       0.000              0            108
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        14.832       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         0.376       0.000              0             10
 axi_clk0               axi_clk0                     1.764       0.000              0          16381
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.350       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.267       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.757       0.000              0           1446
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.617       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         0.879       0.000              0             10
 axi_clk0               axi_clk0                     0.359       0.000              0          16381
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.717       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.307       0.000              0           1446
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        16.913       0.000              0            128
 axi_clk0               axi_clk0                     5.762       0.000              0           4031
 pclk                   axi_clk0                     5.985       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred           997.079       0.000              0            423
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.733       0.000              0            128
 axi_clk0               axi_clk0                     0.722       0.000              0           4031
 pclk                   axi_clk0                     2.273       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred             0.872       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.971       0.000              0            159
 axi_clk0                                            1.712       0.000              0           4312
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.136       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.344       0.000              0              1
 rx_clki_Inferred                                  498.418       0.000              0            461
 system_internal_clock                             499.146       0.000              0            108
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.802
  Launch Clock Delay      :  8.093
  Clock Pessimism Removal :  1.262

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.827       8.093         ntclkbufg_1      
 CLMS_26_29/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_26_29/Q0                     tco                   0.261       8.354 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.746       9.100         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_33/Y1                     td                    0.169       9.269 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.591       9.860         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25493
 CLMA_26_36/Y3                     td                    0.169      10.029 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.265      10.294         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_36/Y0                     td                    0.282      10.576 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.865      11.441         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20122
 CLMA_46_44/Y1                     td                    0.276      11.717 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[6]/gateop_perm/Z
                                   net (fanout=1)        1.050      12.767         u_DDR3/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  12.767         Logic Levels: 4  
                                                                                   Logic: 1.157ns(24.754%), Route: 3.517ns(75.246%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      24.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.802         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.262      28.064                          
 clock uncertainty                                      -0.150      27.914                          

 Setup time                                             -1.792      26.122                          

 Data required time                                                 26.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.122                          
 Data arrival time                                                 -12.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.802
  Launch Clock Delay      :  8.093
  Clock Pessimism Removal :  1.262

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.827       8.093         ntclkbufg_1      
 CLMS_26_29/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_26_29/Q0                     tco                   0.261       8.354 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.746       9.100         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_33/Y1                     td                    0.169       9.269 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.591       9.860         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25493
 CLMA_26_36/Y3                     td                    0.169      10.029 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.265      10.294         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_36/Y0                     td                    0.282      10.576 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.871      11.447         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20122
 CLMA_54_40/Y1                     td                    0.169      11.616 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]/gateop_perm/Z
                                   net (fanout=1)        1.052      12.668         u_DDR3/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  12.668         Logic Levels: 4  
                                                                                   Logic: 1.050ns(22.951%), Route: 3.525ns(77.049%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      24.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.802         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.262      28.064                          
 clock uncertainty                                      -0.150      27.914                          

 Setup time                                             -1.873      26.041                          

 Data required time                                                 26.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.041                          
 Data arrival time                                                 -12.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.802
  Launch Clock Delay      :  8.093
  Clock Pessimism Removal :  1.262

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.827       8.093         ntclkbufg_1      
 CLMS_26_29/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_26_29/Q0                     tco                   0.261       8.354 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.746       9.100         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_33/Y1                     td                    0.169       9.269 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.591       9.860         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25493
 CLMA_26_36/Y3                     td                    0.169      10.029 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.265      10.294         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_36/Y0                     td                    0.282      10.576 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.830      11.406         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20122
 CLMA_38_24/Y1                     td                    0.169      11.575 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        0.837      12.412         u_DDR3/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  12.412         Logic Levels: 4  
                                                                                   Logic: 1.050ns(24.311%), Route: 3.269ns(75.689%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      24.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.802         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.262      28.064                          
 clock uncertainty                                      -0.150      27.914                          

 Setup time                                             -2.033      25.881                          

 Data required time                                                 25.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.881                          
 Data arrival time                                                 -12.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.068
  Launch Clock Delay      :  6.749
  Clock Pessimism Removal :  -1.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.519       6.749         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/CLK

 CLMS_26_69/Q2                     tco                   0.223       6.972 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/Q
                                   net (fanout=3)        0.394       7.366         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3
 CLMS_26_73/C0                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.366         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.143%), Route: 0.394ns(63.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.802       8.068         ntclkbufg_1      
 CLMS_26_73/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.281       6.787                          
 clock uncertainty                                       0.000       6.787                          

 Hold time                                              -0.126       6.661                          

 Data required time                                                  6.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.661                          
 Data arrival time                                                  -7.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.705                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[0]/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.058
  Launch Clock Delay      :  6.749
  Clock Pessimism Removal :  -1.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.519       6.749         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/CLK

 CLMS_26_69/Q2                     tco                   0.223       6.972 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/Q
                                   net (fanout=3)        0.386       7.358         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3
 CLMS_26_65/D0                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.358         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.617%), Route: 0.386ns(63.383%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.792       8.058         ntclkbufg_1      
 CLMS_26_65/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.281       6.777                          
 clock uncertainty                                       0.000       6.777                          

 Hold time                                              -0.125       6.652                          

 Data required time                                                  6.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.652                          
 Data arrival time                                                  -7.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.706                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.088
  Launch Clock Delay      :  6.784
  Clock Pessimism Removal :  -1.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.554       6.784         ntclkbufg_1      
 CLMS_26_97/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/CLK

 CLMS_26_97/Q0                     tco                   0.223       7.007 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.398       7.405         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req
 CLMA_26_88/A0                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.405         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.910%), Route: 0.398ns(64.090%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822       8.088         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.281       6.807                          
 clock uncertainty                                       0.000       6.807                          

 Hold time                                              -0.125       6.682                          

 Data required time                                                  6.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.682                          
 Data arrival time                                                  -7.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.723                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.774
  Launch Clock Delay      :  6.600
  Clock Pessimism Removal :  0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962      21.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.807 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.294         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.600         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.600         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.320      23.920 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        3.498      27.418         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/C4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.418         Logic Levels: 0  
                                                                                   Logic: 1.320ns(27.397%), Route: 3.498ns(72.603%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      24.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      26.774         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.885      27.659                          
 clock uncertainty                                      -0.150      27.509                          

 Setup time                                             -0.133      27.376                          

 Data required time                                                 27.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.376                          
 Data arrival time                                                 -27.418                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.042                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.744
  Launch Clock Delay      :  6.600
  Clock Pessimism Removal :  0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962      21.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.807 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.294         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.600         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.600         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      24.004 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.868      24.872         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_64/Y3                     td                    0.169      25.041 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        1.550      26.591         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_64/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.591         Logic Levels: 1  
                                                                                   Logic: 1.573ns(39.414%), Route: 2.418ns(60.586%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      24.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.514      26.744         ntclkbufg_1      
 CLMA_26_64/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.885      27.629                          
 clock uncertainty                                      -0.150      27.479                          

 Setup time                                             -0.277      27.202                          

 Data required time                                                 27.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.202                          
 Data arrival time                                                 -26.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.611                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.744
  Launch Clock Delay      :  6.600
  Clock Pessimism Removal :  0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962      21.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.807 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.294         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.600         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.600         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      24.004 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.868      24.872         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_64/Y3                     td                    0.169      25.041 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        1.550      26.591         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_64/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.591         Logic Levels: 1  
                                                                                   Logic: 1.573ns(39.414%), Route: 2.418ns(60.586%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      24.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.514      26.744         ntclkbufg_1      
 CLMA_26_64/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.885      27.629                          
 clock uncertainty                                      -0.150      27.479                          

 Setup time                                             -0.277      27.202                          

 Data required time                                                 27.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.202                          
 Data arrival time                                                 -26.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.611                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.088
  Launch Clock Delay      :  5.514
  Clock Pessimism Removal :  -0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      24.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.840 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.254         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.514         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.514         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.544 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        1.540      28.084         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/B0                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.084         Logic Levels: 0  
                                                                                   Logic: 1.030ns(40.078%), Route: 1.540ns(59.922%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962      25.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822      28.088         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.885      27.203                          
 clock uncertainty                                       0.150      27.353                          

 Hold time                                              -0.114      27.239                          

 Data required time                                                 27.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.239                          
 Data arrival time                                                 -28.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.845                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.656  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.055
  Launch Clock Delay      :  5.514
  Clock Pessimism Removal :  -0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      24.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.840 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.254         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.514         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.514         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.589 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.613      27.202         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_64/Y3                     td                    0.156      27.358 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.742      28.100         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_30_64/CE                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  28.100         Logic Levels: 1  
                                                                                   Logic: 1.231ns(47.602%), Route: 1.355ns(52.398%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962      25.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.789      28.055         ntclkbufg_1      
 CLMA_30_64/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.885      27.170                          
 clock uncertainty                                       0.150      27.320                          

 Hold time                                              -0.211      27.109                          

 Data required time                                                 27.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.109                          
 Data arrival time                                                 -28.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.659  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.058
  Launch Clock Delay      :  5.514
  Clock Pessimism Removal :  -0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      24.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.840 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.254         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.514         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.514         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.589 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.783      28.372         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_64/B4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.372         Logic Levels: 0  
                                                                                   Logic: 1.075ns(37.614%), Route: 1.783ns(62.386%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962      25.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.792      28.058         ntclkbufg_1      
 CLMA_26_64/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.885      27.173                          
 clock uncertainty                                       0.150      27.323                          

 Hold time                                              -0.084      27.239                          

 Data required time                                                 27.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.239                          
 Data arrival time                                                 -28.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.133                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[2]/opit_0_inv_L5Q_perm/CE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.835
  Launch Clock Delay      :  8.133
  Clock Pessimism Removal :  1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.864       8.133         ntclkbufg_2      
 CLMA_98_264/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/CLK

 CLMA_98_264/Y0                    tco                   0.325       8.458 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=7)        2.506      10.964         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex
 CLMA_98_260/Y2                    td                    0.384      11.348 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/asel_dside/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.937      12.285         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/biu_dreq
 CLMS_66_281/Y2                    td                    0.165      12.450 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N68/gateop_perm/Z
                                   net (fanout=1)        0.261      12.711         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N68
 CLMA_66_280/Y2                    td                    0.165      12.876 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N164_4/gateop_perm/Z
                                   net (fanout=1)        0.261      13.137         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N164
 CLMA_66_280/Y0                    td                    0.282      13.419 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N165_9/gateop/F
                                   net (fanout=1)        0.261      13.680         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N165
 CLMS_66_281/Y0                    td                    0.164      13.844 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N176/gateop_perm/Z
                                   net (fanout=140)      1.497      15.341         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/biu_rdy
 CLMS_126_281/Y1                   td                    0.169      15.510 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N54_6/gateop_perm/Z
                                   net (fanout=29)       1.806      17.316         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/update_pc
 CLMA_78_240/CECO                  td                    0.118      17.434 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      17.434         _N1142           
 CLMA_78_244/CECI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  17.434         Logic Levels: 7  
                                                                                   Logic: 1.772ns(19.052%), Route: 7.529ns(80.948%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      14.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.828 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.233         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.233 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.602      16.835         ntclkbufg_2      
 CLMA_78_244/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.036      17.871                          
 clock uncertainty                                      -0.150      17.721                          

 Setup time                                             -0.291      17.430                          

 Data required time                                                 17.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.430                          
 Data arrival time                                                 -17.434                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.004                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[3]/opit_0_inv_L5Q_perm/CE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.280  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.817
  Launch Clock Delay      :  8.133
  Clock Pessimism Removal :  1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.864       8.133         ntclkbufg_2      
 CLMA_98_264/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/CLK

 CLMA_98_264/Y0                    tco                   0.325       8.458 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=7)        2.506      10.964         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex
 CLMA_98_260/Y2                    td                    0.384      11.348 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/asel_dside/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.937      12.285         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/biu_dreq
 CLMS_66_281/Y2                    td                    0.165      12.450 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N68/gateop_perm/Z
                                   net (fanout=1)        0.261      12.711         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N68
 CLMA_66_280/Y2                    td                    0.165      12.876 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N164_4/gateop_perm/Z
                                   net (fanout=1)        0.261      13.137         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N164
 CLMA_66_280/Y0                    td                    0.282      13.419 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N165_9/gateop/F
                                   net (fanout=1)        0.261      13.680         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N165
 CLMS_66_281/Y0                    td                    0.164      13.844 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N176/gateop_perm/Z
                                   net (fanout=140)      1.497      15.341         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/biu_rdy
 CLMS_126_281/Y1                   td                    0.169      15.510 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N54_6/gateop_perm/Z
                                   net (fanout=29)       1.869      17.379         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/update_pc
 CLMA_82_232/CE                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  17.379         Logic Levels: 6  
                                                                                   Logic: 1.654ns(17.889%), Route: 7.592ns(82.111%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      14.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.828 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.233         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.233 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.584      16.817         ntclkbufg_2      
 CLMA_82_232/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.036      17.853                          
 clock uncertainty                                      -0.150      17.703                          

 Setup time                                             -0.277      17.426                          

 Data required time                                                 17.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.426                          
 Data arrival time                                                 -17.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[10]/opit_0_inv_L5Q_perm/CE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.280  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.817
  Launch Clock Delay      :  8.133
  Clock Pessimism Removal :  1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.864       8.133         ntclkbufg_2      
 CLMA_98_264/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/CLK

 CLMA_98_264/Y0                    tco                   0.325       8.458 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=7)        2.506      10.964         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex
 CLMA_98_260/Y2                    td                    0.384      11.348 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/asel_dside/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.937      12.285         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/biu_dreq
 CLMS_66_281/Y2                    td                    0.165      12.450 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N68/gateop_perm/Z
                                   net (fanout=1)        0.261      12.711         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N68
 CLMA_66_280/Y2                    td                    0.165      12.876 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N164_4/gateop_perm/Z
                                   net (fanout=1)        0.261      13.137         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N164
 CLMA_66_280/Y0                    td                    0.282      13.419 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N165_9/gateop/F
                                   net (fanout=1)        0.261      13.680         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N165
 CLMS_66_281/Y0                    td                    0.164      13.844 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N176/gateop_perm/Z
                                   net (fanout=140)      1.497      15.341         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/biu_rdy
 CLMS_126_281/Y1                   td                    0.169      15.510 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N54_6/gateop_perm/Z
                                   net (fanout=29)       1.869      17.379         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/update_pc
 CLMA_82_232/CE                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  17.379         Logic Levels: 6  
                                                                                   Logic: 1.654ns(17.889%), Route: 7.592ns(82.111%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      14.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.828 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.233         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.233 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.584      16.817         ntclkbufg_2      
 CLMA_82_232/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.036      17.853                          
 clock uncertainty                                      -0.150      17.703                          

 Setup time                                             -0.277      17.426                          

 Data required time                                                 17.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.426                          
 Data arrival time                                                 -17.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[7]
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.079
  Launch Clock Delay      :  6.756
  Clock Pessimism Removal :  -1.262

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.828 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.233         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.233 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.523       6.756         ntclkbufg_2      
 CLMA_70_64/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_64/Q2                     tco                   0.223       6.979 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.321       7.300         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/wr_addr [6]
 DRM_62_64/ADA0[7]                                                         f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[7]

 Data arrival time                                                   7.300         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.993%), Route: 0.321ns(59.007%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.810       8.079         ntclkbufg_2      
 DRM_62_64/CLKA[0]                                                         r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -1.262       6.817                          
 clock uncertainty                                       0.000       6.817                          

 Hold time                                               0.185       7.002                          

 Data required time                                                  7.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.002                          
 Data arrival time                                                  -7.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/ADDRA[7]
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.074
  Launch Clock Delay      :  6.756
  Clock Pessimism Removal :  -1.262

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.828 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.233         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.233 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.523       6.756         ntclkbufg_2      
 CLMA_70_64/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_64/Q2                     tco                   0.223       6.979 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.321       7.300         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/wr_addr [6]
 DRM_62_64/ADA1[7]                                                         f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/ADDRA[7]

 Data arrival time                                                   7.300         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.993%), Route: 0.321ns(59.007%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.805       8.074         ntclkbufg_2      
 DRM_62_64/CLKA[1]                                                         r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -1.262       6.812                          
 clock uncertainty                                       0.000       6.812                          

 Hold time                                               0.185       6.997                          

 Data required time                                                  6.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.997                          
 Data arrival time                                                  -7.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[12]
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.079
  Launch Clock Delay      :  6.761
  Clock Pessimism Removal :  -1.262

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.828 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.233         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.233 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.528       6.761         ntclkbufg_2      
 CLMA_70_68/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_68/Q3                     tco                   0.223       6.984 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.391       7.375         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/wr_addr [11]
 DRM_62_64/ADA0[12]                                                        f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[12]

 Data arrival time                                                   7.375         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.319%), Route: 0.391ns(63.681%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.810       8.079         ntclkbufg_2      
 DRM_62_64/CLKA[0]                                                         r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -1.262       6.817                          
 clock uncertainty                                       0.000       6.817                          

 Hold time                                               0.185       7.002                          

 Data required time                                                  7.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.002                          
 Data arrival time                                                  -7.375                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.578
  Launch Clock Delay      :  6.665
  Clock Pessimism Removal :  1.086

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.807 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.294         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.665         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       7.129 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.129         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.129         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       6.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.840 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.254         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.578         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.086       8.664                          
 clock uncertainty                                      -0.150       8.514                          

 Setup time                                             -0.120       8.394                          

 Data required time                                                  8.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.394                          
 Data arrival time                                                  -7.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.578
  Launch Clock Delay      :  6.665
  Clock Pessimism Removal :  1.086

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.807 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.294         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.665         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       7.129 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.129         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.129         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       6.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.840 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.254         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.578         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.086       8.664                          
 clock uncertainty                                      -0.150       8.514                          

 Setup time                                             -0.120       8.394                          

 Data required time                                                  8.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.394                          
 Data arrival time                                                  -7.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.578
  Launch Clock Delay      :  6.665
  Clock Pessimism Removal :  1.086

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.807 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.294         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.665         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       7.129 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.129         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.129         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       6.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.840 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.254         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.578         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.086       8.664                          
 clock uncertainty                                      -0.150       8.514                          

 Setup time                                             -0.120       8.394                          

 Data required time                                                  8.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.394                          
 Data arrival time                                                  -7.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.688
  Launch Clock Delay      :  5.567
  Clock Pessimism Removal :  -1.086

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.840 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.254         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.567         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.943 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.943         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.943         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.807 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.294         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.688         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.086       5.602                          
 clock uncertainty                                       0.000       5.602                          

 Hold time                                              -0.074       5.528                          

 Data required time                                                  5.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.528                          
 Data arrival time                                                  -5.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.688
  Launch Clock Delay      :  5.567
  Clock Pessimism Removal :  -1.086

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.840 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.254         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.567         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.943 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.943         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.943         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.807 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.294         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.688         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.086       5.602                          
 clock uncertainty                                       0.000       5.602                          

 Hold time                                              -0.074       5.528                          

 Data required time                                                  5.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.528                          
 Data arrival time                                                  -5.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.688
  Launch Clock Delay      :  5.567
  Clock Pessimism Removal :  -1.086

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.840 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.254         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.567         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.943 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.943         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.943         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.807 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.294         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.688         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.086       5.602                          
 clock uncertainty                                       0.000       5.602                          

 Hold time                                              -0.074       5.528                          

 Data required time                                                  5.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.528                          
 Data arrival time                                                  -5.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.514
  Launch Clock Delay      :  8.088
  Clock Pessimism Removal :  0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822       8.088         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q3                     tco                   0.261       8.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.581       8.930         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.930         Logic Levels: 0  
                                                                                   Logic: 0.261ns(30.998%), Route: 0.581ns(69.002%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       8.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.840 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.254         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.514         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.514         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.885      10.399                          
 clock uncertainty                                      -0.150      10.249                          

 Setup time                                             -0.568       9.681                          

 Data required time                                                  9.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.681                          
 Data arrival time                                                  -8.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.514
  Launch Clock Delay      :  8.088
  Clock Pessimism Removal :  0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822       8.088         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_88/Q0                     tco                   0.261       8.349 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.583       8.932         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.932         Logic Levels: 0  
                                                                                   Logic: 0.261ns(30.924%), Route: 0.583ns(69.076%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       8.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.840 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.254         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.514         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.514         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.885      10.399                          
 clock uncertainty                                      -0.150      10.249                          

 Setup time                                             -0.564       9.685                          

 Data required time                                                  9.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.685                          
 Data arrival time                                                  -8.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.753                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.514
  Launch Clock Delay      :  8.073
  Clock Pessimism Removal :  0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807       8.073         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMS_26_77/Q0                     tco                   0.261       8.334 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.261       8.595         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMA_26_76/Y1                     td                    0.276       8.871 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.420       9.291         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.291         Logic Levels: 1  
                                                                                   Logic: 0.537ns(44.089%), Route: 0.681ns(55.911%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       8.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.840 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.254         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.514         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.514 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.514         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.885      10.399                          
 clock uncertainty                                      -0.150      10.249                          

 Setup time                                              0.031      10.280                          

 Data required time                                                 10.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.280                          
 Data arrival time                                                  -9.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.989                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.600
  Launch Clock Delay      :  6.764
  Clock Pessimism Removal :  -0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534       6.764         ntclkbufg_1      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q1                     tco                   0.223       6.987 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.371       7.358         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   7.358         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.542%), Route: 0.371ns(62.458%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.807 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.294         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.600         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.600         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.885       5.715                          
 clock uncertainty                                       0.150       5.865                          

 Hold time                                               0.683       6.548                          

 Data required time                                                  6.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.548                          
 Data arrival time                                                  -7.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.810                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.600
  Launch Clock Delay      :  6.754
  Clock Pessimism Removal :  -0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.524       6.754         ntclkbufg_1      
 CLMA_26_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_72/Q1                     tco                   0.223       6.977 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.376       7.353         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   7.353         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.229%), Route: 0.376ns(62.771%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.807 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.294         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.600         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.600         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.885       5.715                          
 clock uncertainty                                       0.150       5.865                          

 Hold time                                               0.674       6.539                          

 Data required time                                                  6.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.539                          
 Data arrival time                                                  -7.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.600
  Launch Clock Delay      :  6.774
  Clock Pessimism Removal :  -0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544       6.774         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_26_88/Q1                     tco                   0.223       6.997 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.374       7.371         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   7.371         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.353%), Route: 0.374ns(62.647%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.807 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.294         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.600         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.600 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.600         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.885       5.715                          
 clock uncertainty                                       0.150       5.865                          

 Hold time                                               0.681       6.546                          

 Data required time                                                  6.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.546                          
 Data arrival time                                                  -7.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.825                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.467
  Launch Clock Delay      :  6.408
  Clock Pessimism Removal :  0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.788       6.408         rx_clki_clkbufg  
 CLMS_114_53/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK

 CLMS_114_53/Q0                    tco                   0.261       6.669 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.623       7.292         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
 CLMA_114_56/Y1                    td                    0.169       7.461 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux15_3/gateop_perm/Z
                                   net (fanout=1)        0.261       7.722         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20322
 CLMS_114_57/Y0                    td                    0.164       7.886 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.260       8.146         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24697
 CLMS_114_57/Y1                    td                    0.169       8.315 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=34)       1.354       9.669         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20594
 CLMS_126_17/Y1                    td                    0.169       9.838 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584_mux15/gateop_perm/Z
                                   net (fanout=1)        0.427      10.265         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584
 CLMS_126_21/Y0                    td                    0.214      10.479 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux3_2/gateop/F
                                   net (fanout=1)        0.416      10.895         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26305
 CLMA_130_21/Y1                    td                    0.377      11.272 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux3_4/gateop_perm/Z
                                   net (fanout=1)        0.575      11.847         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N2325
 CLMS_126_29/Y2                    td                    0.216      12.063 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_11/gateop_perm/Z
                                   net (fanout=1)        0.497      12.560         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600
 CLMA_118_32/C2                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L2

 Data arrival time                                                  12.560         Logic Levels: 7  
                                                                                   Logic: 1.739ns(28.267%), Route: 4.413ns(71.733%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.532    1005.467         rx_clki_clkbufg  
 CLMA_118_32/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.911    1006.378                          
 clock uncertainty                                      -0.050    1006.328                          

 Setup time                                             -0.356    1005.972                          

 Data required time                                               1005.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.972                          
 Data arrival time                                                 -12.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.412                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.476
  Launch Clock Delay      :  6.479
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.859       6.479         rx_clki_clkbufg  
 CLMA_130_125/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/opit_0_L5Q_perm/CLK

 CLMA_130_125/Q2                   tco                   0.261       6.740 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       1.769       8.509         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [5]
 CLMA_106_45/Y1                    td                    0.276       8.785 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/gateop_perm/Z
                                   net (fanout=2)        0.261       9.046         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N25367
 CLMA_106_45/Y3                    td                    0.276       9.322 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.887      10.209         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_106_33/Y0                    td                    0.164      10.373 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_2/gateop_perm/Z
                                   net (fanout=1)        0.261      10.634         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24138
 CLMA_106_33/Y1                    td                    0.169      10.803 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.596      11.399         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18978
 CLMA_106_20/Y2                    td                    0.284      11.683 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.589      12.272         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMA_106_32/D4                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.272         Logic Levels: 5  
                                                                                   Logic: 1.430ns(24.685%), Route: 4.363ns(75.315%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.541    1005.476         rx_clki_clkbufg  
 CLMA_106_32/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.161                          
 clock uncertainty                                      -0.050    1006.111                          

 Setup time                                             -0.132    1005.979                          

 Data required time                                               1005.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.979                          
 Data arrival time                                                 -12.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.486
  Launch Clock Delay      :  6.479
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.859       6.479         rx_clki_clkbufg  
 CLMA_130_125/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/opit_0_L5Q_perm/CLK

 CLMA_130_125/Q2                   tco                   0.261       6.740 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       1.769       8.509         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [5]
 CLMA_106_45/Y1                    td                    0.276       8.785 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/gateop_perm/Z
                                   net (fanout=2)        0.261       9.046         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N25367
 CLMA_106_45/Y3                    td                    0.276       9.322 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.887      10.209         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_106_33/Y0                    td                    0.164      10.373 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_2/gateop_perm/Z
                                   net (fanout=1)        0.261      10.634         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24138
 CLMA_106_33/Y1                    td                    0.169      10.803 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.596      11.399         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18978
 CLMA_106_20/Y2                    td                    0.284      11.683 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.426      12.109         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMA_106_24/B4                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.109         Logic Levels: 5  
                                                                                   Logic: 1.430ns(25.400%), Route: 4.200ns(74.600%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.551    1005.486         rx_clki_clkbufg  
 CLMA_106_24/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.171                          
 clock uncertainty                                      -0.050    1006.121                          

 Setup time                                             -0.133    1005.988                          

 Data required time                                               1005.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.988                          
 Data arrival time                                                 -12.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.879                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.445
  Launch Clock Delay      :  5.484
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.549       5.484         rx_clki_clkbufg  
 CLMA_58_29/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[5]/opit_0_L5Q_perm/CLK

 CLMA_58_29/Q1                     tco                   0.223       5.707 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.244       5.951         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr [5]
 DRM_62_20/ADA0[8]                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]

 Data arrival time                                                   5.951         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.825       6.445         rx_clki_clkbufg  
 DRM_62_20/CLKA[0]                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.911       5.534                          
 clock uncertainty                                       0.000       5.534                          

 Hold time                                               0.142       5.676                          

 Data required time                                                  5.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.676                          
 Data arrival time                                                  -5.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[9]/opit_0_A2Q21/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[11]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.450
  Launch Clock Delay      :  5.489
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.554       5.489         rx_clki_clkbufg  
 CLMA_58_24/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[9]/opit_0_A2Q21/CLK

 CLMA_58_24/Q0                     tco                   0.224       5.713 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[9]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.219       5.932         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr [8]
 DRM_62_20/ADB0[11]                                                        r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[11]

 Data arrival time                                                   5.932         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.564%), Route: 0.219ns(49.436%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.830       6.450         rx_clki_clkbufg  
 DRM_62_20/CLKB[0]                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.911       5.539                          
 clock uncertainty                                       0.000       5.539                          

 Hold time                                               0.070       5.609                          

 Data required time                                                  5.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.609                          
 Data arrival time                                                  -5.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[2]/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  5.516
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.581       5.516         rx_clki_clkbufg  
 CLMA_130_125/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[2]/opit_0_L5Q_perm/CLK

 CLMA_130_125/Q3                   tco                   0.223       5.739 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.289       6.028         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd [2]
 CLMS_126_117/D4                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.028         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.555%), Route: 0.289ns(56.445%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.851       6.471         rx_clki_clkbufg  
 CLMS_126_117/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.685       5.786                          
 clock uncertainty                                       0.000       5.786                          

 Hold time                                              -0.083       5.703                          

 Data required time                                                  5.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.703                          
 Data arrival time                                                  -6.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[3]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.741
  Launch Clock Delay      :  8.064
  Clock Pessimism Removal :  1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.798       8.064         ntclkbufg_1      
 CLMS_38_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_45/Q1                     tco                   0.261       8.325 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=58)       2.850      11.175         u_DDR3/global_reset_n
 CLMA_30_180/RS                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[3]/opit_0_inv/RS

 Data arrival time                                                  11.175         Logic Levels: 0  
                                                                                   Logic: 0.261ns(8.390%), Route: 2.850ns(91.610%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      24.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.511      26.741         ntclkbufg_1      
 CLMA_30_180/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[3]/opit_0_inv/CLK
 clock pessimism                                         1.036      27.777                          
 clock uncertainty                                      -0.150      27.627                          

 Recovery time                                          -0.277      27.350                          

 Data required time                                                 27.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.350                          
 Data arrival time                                                 -11.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.175                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.741
  Launch Clock Delay      :  8.064
  Clock Pessimism Removal :  1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.798       8.064         ntclkbufg_1      
 CLMS_38_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_45/Q1                     tco                   0.261       8.325 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=58)       2.850      11.175         u_DDR3/global_reset_n
 CLMA_30_180/RS                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[0]/opit_0_inv/RS

 Data arrival time                                                  11.175         Logic Levels: 0  
                                                                                   Logic: 0.261ns(8.390%), Route: 2.850ns(91.610%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      24.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.511      26.741         ntclkbufg_1      
 CLMA_30_180/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[0]/opit_0_inv/CLK
 clock pessimism                                         1.036      27.777                          
 clock uncertainty                                      -0.150      27.627                          

 Recovery time                                          -0.277      27.350                          

 Data required time                                                 27.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.350                          
 Data arrival time                                                 -11.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.175                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[5]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.741
  Launch Clock Delay      :  8.064
  Clock Pessimism Removal :  1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.798       8.064         ntclkbufg_1      
 CLMS_38_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_45/Q1                     tco                   0.261       8.325 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=58)       2.850      11.175         u_DDR3/global_reset_n
 CLMA_30_180/RS                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[5]/opit_0_inv/RS

 Data arrival time                                                  11.175         Logic Levels: 0  
                                                                                   Logic: 0.261ns(8.390%), Route: 2.850ns(91.610%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      24.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.511      26.741         ntclkbufg_1      
 CLMA_30_180/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[5]/opit_0_inv/CLK
 clock pessimism                                         1.036      27.777                          
 clock uncertainty                                      -0.150      27.627                          

 Recovery time                                          -0.277      27.350                          

 Data required time                                                 27.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.350                          
 Data arrival time                                                 -11.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.175                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.078
  Launch Clock Delay      :  6.750
  Clock Pessimism Removal :  -1.262

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.520       6.750         ntclkbufg_1      
 CLMS_38_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_45/Q1                     tco                   0.223       6.973 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=58)       0.521       7.494         u_DDR3/global_reset_n
 CLMS_26_37/RSCO                   td                    0.104       7.598 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.598         _N1027           
 CLMS_26_41/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.598         Logic Levels: 1  
                                                                                   Logic: 0.327ns(38.561%), Route: 0.521ns(61.439%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.078         ntclkbufg_1      
 CLMS_26_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.262       6.816                          
 clock uncertainty                                       0.000       6.816                          

 Removal time                                            0.000       6.816                          

 Data required time                                                  6.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.816                          
 Data arrival time                                                  -7.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.782                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.078
  Launch Clock Delay      :  6.750
  Clock Pessimism Removal :  -1.262

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.520       6.750         ntclkbufg_1      
 CLMS_38_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_45/Q1                     tco                   0.223       6.973 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=58)       0.521       7.494         u_DDR3/global_reset_n
 CLMS_26_37/RSCO                   td                    0.104       7.598 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.598         _N1027           
 CLMS_26_41/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.598         Logic Levels: 1  
                                                                                   Logic: 0.327ns(38.561%), Route: 0.521ns(61.439%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.078         ntclkbufg_1      
 CLMS_26_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.262       6.816                          
 clock uncertainty                                       0.000       6.816                          

 Removal time                                            0.000       6.816                          

 Data required time                                                  6.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.816                          
 Data arrival time                                                  -7.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.782                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.078
  Launch Clock Delay      :  6.750
  Clock Pessimism Removal :  -1.262

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.520       6.750         ntclkbufg_1      
 CLMS_38_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_45/Q1                     tco                   0.223       6.973 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=58)       0.521       7.494         u_DDR3/global_reset_n
 CLMS_26_37/RSCO                   td                    0.104       7.598 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.598         _N1027           
 CLMS_26_41/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.598         Logic Levels: 1  
                                                                                   Logic: 0.327ns(38.561%), Route: 0.521ns(61.439%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.078         ntclkbufg_1      
 CLMS_26_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.262       6.816                          
 clock uncertainty                                       0.000       6.816                          

 Removal time                                            0.000       6.816                          

 Data required time                                                  6.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.816                          
 Data arrival time                                                  -7.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.782                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/prct[0]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.759
  Launch Clock Delay      :  8.112
  Clock Pessimism Removal :  1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.843       8.112         ntclkbufg_2      
 CLMA_66_224/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_66_224/Q3                    tco                   0.261       8.373 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1624)     2.620      10.993         SYSRESETn        
 CLMS_94_77/Y1                     td                    0.169      11.162 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=128)      1.592      12.754         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_106_169/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/prct[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.754         Logic Levels: 1  
                                                                                   Logic: 0.430ns(9.263%), Route: 4.212ns(90.737%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      14.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.828 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.233         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.233 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.526      16.759         ntclkbufg_2      
 CLMA_106_169/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/prct[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.036      17.795                          
 clock uncertainty                                      -0.150      17.645                          

 Recovery time                                          -0.277      17.368                          

 Data required time                                                 17.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.368                          
 Data arrival time                                                 -12.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.614                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/prct[3]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.759
  Launch Clock Delay      :  8.112
  Clock Pessimism Removal :  1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.843       8.112         ntclkbufg_2      
 CLMA_66_224/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_66_224/Q3                    tco                   0.261       8.373 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1624)     2.620      10.993         SYSRESETn        
 CLMS_94_77/Y1                     td                    0.169      11.162 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=128)      1.592      12.754         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_106_168/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/prct[3]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  12.754         Logic Levels: 1  
                                                                                   Logic: 0.430ns(9.263%), Route: 4.212ns(90.737%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      14.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.828 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.233         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.233 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.526      16.759         ntclkbufg_2      
 CLMA_106_168/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/prct[3]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         1.036      17.795                          
 clock uncertainty                                      -0.150      17.645                          

 Recovery time                                          -0.277      17.368                          

 Data required time                                                 17.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.368                          
 Data arrival time                                                 -12.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.614                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/prct[2]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.759
  Launch Clock Delay      :  8.112
  Clock Pessimism Removal :  1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.843       8.112         ntclkbufg_2      
 CLMA_66_224/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_66_224/Q3                    tco                   0.261       8.373 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1624)     2.620      10.993         SYSRESETn        
 CLMS_94_77/Y1                     td                    0.169      11.162 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=128)      1.592      12.754         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_106_169/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/prct[2]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  12.754         Logic Levels: 1  
                                                                                   Logic: 0.430ns(9.263%), Route: 4.212ns(90.737%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      14.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.828 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.233         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.233 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.526      16.759         ntclkbufg_2      
 CLMA_106_169/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/prct[2]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         1.036      17.795                          
 clock uncertainty                                      -0.150      17.645                          

 Recovery time                                          -0.277      17.368                          

 Data required time                                                 17.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.368                          
 Data arrival time                                                 -12.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.614                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.120
  Launch Clock Delay      :  6.798
  Clock Pessimism Removal :  -1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.828 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.233         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.233 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.565       6.798         ntclkbufg_2      
 CLMA_66_224/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_66_224/Q3                    tco                   0.223       7.021 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1624)     0.564       7.585         SYSRESETn        
 CLMA_90_228/RS                                                            f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.585         Logic Levels: 0  
                                                                                   Logic: 0.223ns(28.335%), Route: 0.564ns(71.665%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.851       8.120         ntclkbufg_2      
 CLMA_90_228/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.036       7.084                          
 clock uncertainty                                       0.000       7.084                          

 Removal time                                           -0.211       6.873                          

 Data required time                                                  6.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.873                          
 Data arrival time                                                  -7.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.712                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[12]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.115
  Launch Clock Delay      :  6.798
  Clock Pessimism Removal :  -1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.828 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.233         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.233 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.565       6.798         ntclkbufg_2      
 CLMA_66_224/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_66_224/Q3                    tco                   0.223       7.021 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1624)     0.564       7.585         SYSRESETn        
 CLMA_90_225/RS                                                            f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.585         Logic Levels: 0  
                                                                                   Logic: 0.223ns(28.335%), Route: 0.564ns(71.665%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.846       8.115         ntclkbufg_2      
 CLMA_90_225/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.036       7.079                          
 clock uncertainty                                       0.000       7.079                          

 Removal time                                           -0.211       6.868                          

 Data required time                                                  6.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.868                          
 Data arrival time                                                  -7.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[1]/opit_0_inv_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.121
  Launch Clock Delay      :  6.798
  Clock Pessimism Removal :  -1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.828 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.233         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.233 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.565       6.798         ntclkbufg_2      
 CLMA_66_224/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_66_224/Q3                    tco                   0.223       7.021 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1624)     0.694       7.715         SYSRESETn        
 CLMA_102_232/RSCO                 td                    0.104       7.819 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[27]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.819         _N217            
 CLMA_102_236/RSCI                                                         r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[1]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.819         Logic Levels: 1  
                                                                                   Logic: 0.327ns(32.027%), Route: 0.694ns(67.973%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.852       8.121         ntclkbufg_2      
 CLMA_102_236/CLK                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.036       7.085                          
 clock uncertainty                                       0.000       7.085                          

 Removal time                                            0.000       7.085                          

 Data required time                                                  7.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.085                          
 Data arrival time                                                  -7.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.394  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.784
  Launch Clock Delay      :  8.063
  Clock Pessimism Removal :  0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       8.063         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.261       8.324 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.741      11.065         nt_LED[2]        
 CLMA_58_228/Y1                    td                    0.276      11.341 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.526      11.867         u_rst_gen/N3     
 CLMS_54_221/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  11.867         Logic Levels: 1  
                                                                                   Logic: 0.537ns(14.117%), Route: 3.267ns(85.883%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      14.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.828 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.233         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.233 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.551      16.784         ntclkbufg_2      
 CLMS_54_221/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.885      17.669                          
 clock uncertainty                                      -0.150      17.519                          

 Recovery time                                          -0.277      17.242                          

 Data required time                                                 17.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.242                          
 Data arrival time                                                 -11.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.394  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.784
  Launch Clock Delay      :  8.063
  Clock Pessimism Removal :  0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       8.063         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.261       8.324 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.741      11.065         nt_LED[2]        
 CLMA_58_228/Y1                    td                    0.276      11.341 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.526      11.867         u_rst_gen/N3     
 CLMS_54_221/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  11.867         Logic Levels: 1  
                                                                                   Logic: 0.537ns(14.117%), Route: 3.267ns(85.883%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      14.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.828 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.233         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.233 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.551      16.784         ntclkbufg_2      
 CLMS_54_221/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.885      17.669                          
 clock uncertainty                                      -0.150      17.519                          

 Recovery time                                          -0.277      17.242                          

 Data required time                                                 17.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.242                          
 Data arrival time                                                 -11.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.789
  Launch Clock Delay      :  8.063
  Clock Pessimism Removal :  0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.789 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.266         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.266 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       8.063         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.261       8.324 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.741      11.065         nt_LED[2]        
 CLMA_58_228/Y1                    td                    0.276      11.341 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.526      11.867         u_rst_gen/N3     
 CLMS_54_221/RSCO                  td                    0.118      11.985 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      11.985         _N990            
 CLMS_54_225/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  11.985         Logic Levels: 2  
                                                                                   Logic: 0.655ns(16.701%), Route: 3.267ns(83.299%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259      14.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.828 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.233         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.233 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.556      16.789         ntclkbufg_2      
 CLMS_54_225/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.885      17.674                          
 clock uncertainty                                      -0.150      17.524                          

 Recovery time                                           0.000      17.524                          

 Data required time                                                 17.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.524                          
 Data arrival time                                                 -11.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.469  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.103
  Launch Clock Delay      :  6.749
  Clock Pessimism Removal :  -0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.519       6.749         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.224       6.973 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.206       9.179         nt_LED[2]        
 CLMA_58_228/Y1                    td                    0.226       9.405 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.372       9.777         u_rst_gen/N3     
 CLMS_54_221/RSCO                  td                    0.113       9.890 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.890         _N990            
 CLMS_54_225/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   9.890         Logic Levels: 2  
                                                                                   Logic: 0.563ns(17.924%), Route: 2.578ns(82.076%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.834       8.103         ntclkbufg_2      
 CLMS_54_225/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.885       7.218                          
 clock uncertainty                                       0.150       7.368                          

 Removal time                                            0.000       7.368                          

 Data required time                                                  7.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.368                          
 Data arrival time                                                  -9.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.522                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.464  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.098
  Launch Clock Delay      :  6.749
  Clock Pessimism Removal :  -0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.519       6.749         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.224       6.973 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.206       9.179         nt_LED[2]        
 CLMA_58_228/Y1                    td                    0.226       9.405 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.372       9.777         u_rst_gen/N3     
 CLMS_54_221/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   9.777         Logic Levels: 1  
                                                                                   Logic: 0.450ns(14.861%), Route: 2.578ns(85.139%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.829       8.098         ntclkbufg_2      
 CLMS_54_221/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.885       7.213                          
 clock uncertainty                                       0.150       7.363                          

 Removal time                                           -0.211       7.152                          

 Data required time                                                  7.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.152                          
 Data arrival time                                                  -9.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.625                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.464  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.098
  Launch Clock Delay      :  6.749
  Clock Pessimism Removal :  -0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.259       4.381         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.825 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.230         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.230 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.519       6.749         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.224       6.973 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.206       9.179         nt_LED[2]        
 CLMA_58_228/Y1                    td                    0.226       9.405 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.372       9.777         u_rst_gen/N3     
 CLMS_54_221/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   9.777         Logic Levels: 1  
                                                                                   Logic: 0.450ns(14.861%), Route: 2.578ns(85.139%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.829       8.098         ntclkbufg_2      
 CLMS_54_221/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.885       7.213                          
 clock uncertainty                                       0.150       7.363                          

 Removal time                                           -0.211       7.152                          

 Data required time                                                  7.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.152                          
 Data arrival time                                                  -9.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.625                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[7]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.496
  Launch Clock Delay      :  6.436
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.816       6.436         rx_clki_clkbufg  
 CLMA_90_77/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_90_77/Q1                     tco                   0.261       6.697 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.761       7.458         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_90_80/Y0                     td                    0.214       7.672 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=173)      1.760       9.432         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_130_140/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.432         Logic Levels: 1  
                                                                                   Logic: 0.475ns(15.854%), Route: 2.521ns(84.146%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.561    1005.496         rx_clki_clkbufg  
 CLMA_130_140/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.181                          
 clock uncertainty                                      -0.050    1006.131                          

 Recovery time                                          -0.277    1005.854                          

 Data required time                                               1005.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.854                          
 Data arrival time                                                  -9.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[6]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.496
  Launch Clock Delay      :  6.436
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.816       6.436         rx_clki_clkbufg  
 CLMA_90_77/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_90_77/Q1                     tco                   0.261       6.697 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.761       7.458         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_90_80/Y0                     td                    0.214       7.672 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=173)      1.760       9.432         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_130_141/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.432         Logic Levels: 1  
                                                                                   Logic: 0.475ns(15.854%), Route: 2.521ns(84.146%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.561    1005.496         rx_clki_clkbufg  
 CLMA_130_141/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.181                          
 clock uncertainty                                      -0.050    1006.131                          

 Recovery time                                          -0.277    1005.854                          

 Data required time                                               1005.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.854                          
 Data arrival time                                                  -9.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[5]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.496
  Launch Clock Delay      :  6.436
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.816       6.436         rx_clki_clkbufg  
 CLMA_90_77/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_90_77/Q1                     tco                   0.261       6.697 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.761       7.458         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_90_80/Y0                     td                    0.214       7.672 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=173)      1.760       9.432         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_130_141/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.432         Logic Levels: 1  
                                                                                   Logic: 0.475ns(15.854%), Route: 2.521ns(84.146%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.561    1005.496         rx_clki_clkbufg  
 CLMA_130_141/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.181                          
 clock uncertainty                                      -0.050    1006.131                          

 Recovery time                                          -0.277    1005.854                          

 Data required time                                               1005.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.854                          
 Data arrival time                                                  -9.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[24]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.433
  Launch Clock Delay      :  5.460
  Clock Pessimism Removal :  -0.930

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.525       5.460         rx_clki_clkbufg  
 CLMA_94_52/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_94_52/Q3                     tco                   0.223       5.683 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.144       5.827         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMS_94_53/Y2                     td                    0.235       6.062 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=65)       0.193       6.255         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_94_44/RS                                                             f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[24]/opit_0/RS

 Data arrival time                                                   6.255         Logic Levels: 1  
                                                                                   Logic: 0.458ns(57.610%), Route: 0.337ns(42.390%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.813       6.433         rx_clki_clkbufg  
 CLMA_94_44/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[24]/opit_0/CLK
 clock pessimism                                        -0.930       5.503                          
 clock uncertainty                                       0.000       5.503                          

 Removal time                                           -0.211       5.292                          

 Data required time                                                  5.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.292                          
 Data arrival time                                                  -6.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.963                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[25]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.425
  Launch Clock Delay      :  5.460
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.525       5.460         rx_clki_clkbufg  
 CLMA_94_52/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_94_52/Q3                     tco                   0.223       5.683 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.144       5.827         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMS_94_53/Y2                     td                    0.235       6.062 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=65)       0.277       6.339         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_98_49/RS                                                             f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[25]/opit_0/RS

 Data arrival time                                                   6.339         Logic Levels: 1  
                                                                                   Logic: 0.458ns(52.105%), Route: 0.421ns(47.895%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.805       6.425         rx_clki_clkbufg  
 CLMA_98_49/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[25]/opit_0/CLK
 clock pessimism                                        -0.911       5.514                          
 clock uncertainty                                       0.000       5.514                          

 Removal time                                           -0.211       5.303                          

 Data required time                                                  5.303                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.303                          
 Data arrival time                                                  -6.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.036                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ucad/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.447
  Launch Clock Delay      :  5.460
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.525       5.460         rx_clki_clkbufg  
 CLMA_94_52/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_94_52/Q3                     tco                   0.223       5.683 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.144       5.827         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMS_94_53/Y2                     td                    0.235       6.062 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=65)       0.526       6.588         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_82_41/RS                                                             f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ucad/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   6.588         Logic Levels: 1  
                                                                                   Logic: 0.458ns(40.603%), Route: 0.670ns(59.397%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.827       6.447         rx_clki_clkbufg  
 CLMA_82_41/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ucad/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.685       5.762                          
 clock uncertainty                                       0.000       5.762                          

 Removal time                                           -0.211       5.551                          

 Data required time                                                  5.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.551                          
 Data arrival time                                                  -6.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.859       8.128         ntclkbufg_2      
 CLMA_30_244/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK

 CLMA_30_244/Q2                    tco                   0.261       8.389 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/Q
                                   net (fanout=1)        0.261       8.650         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [5]
 CLMA_30_244/Y0                    td                    0.383       9.033 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_6/gateop_perm/Z
                                   net (fanout=1)        0.426       9.459         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N24935
 CLMA_22_244/Y1                    td                    0.169       9.628 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=1)        0.588      10.216         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMS_10_237/Y0                    td                    0.164      10.380 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=6)        0.465      10.845         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMS_10_253/Y0                    td                    0.239      11.084 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        1.183      12.267         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.122      12.389 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.389         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.720      15.109 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      15.199         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  15.199         Logic Levels: 6  
                                                                                   Logic: 4.058ns(57.389%), Route: 3.013ns(42.611%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.880       8.149         ntclkbufg_2      
 CLMA_14_257/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_14_257/Q0                    tco                   0.261       8.410 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.266       8.676         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_14_257/Y0                    td                    0.282       8.958 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.442       9.400         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.438       9.838 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       9.838         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMS_10_257/Y2                    td                    0.122       9.960 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=11)       1.200      11.160         _N20             
 IOL_7_353/DO                      td                    0.122      11.282 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.282         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.720      14.002 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      14.100         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  14.100         Logic Levels: 4  
                                                                                   Logic: 3.945ns(66.291%), Route: 2.006ns(33.709%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c0_sck (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.962       5.266         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.792 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.269         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.824       8.093         ntclkbufg_2      
 CLMA_22_297/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/CLK

 CLMA_22_297/Q3                    tco                   0.261       8.354 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.513      10.867         scl_pad_o        
 IOL_151_325/TO                    td                    0.129      10.996 r       i2c0_sck_tri/opit_1/T
                                   net (fanout=1)        0.000      10.996         i2c0_sck_tri/ntT 
 IOBS_152_325/PAD                  tse                   2.720      13.716 f       i2c0_sck_tri/opit_0/IO
                                   net (fanout=1)        0.069      13.785         nt_i2c0_sck      
 A15                                                                       f       i2c0_sck (port)  

 Data arrival time                                                  13.785         Logic Levels: 2  
                                                                                   Logic: 3.110ns(54.638%), Route: 2.582ns(45.362%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.779
  Launch Clock Delay      :  6.526
  Clock Pessimism Removal :  0.730

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483       6.526         ntclkbufg_1      
 CLMS_26_29/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_26_29/Q0                     tco                   0.209       6.735 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.597       7.332         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_33/Y1                     td                    0.135       7.467 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.487       7.954         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25493
 CLMA_26_36/Y3                     td                    0.135       8.089 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.244       8.333         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_36/Y0                     td                    0.226       8.559 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.692       9.251         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20122
 CLMA_46_44/Y1                     td                    0.217       9.468 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[6]/gateop_perm/Z
                                   net (fanout=1)        0.811      10.279         u_DDR3/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  10.279         Logic Levels: 4  
                                                                                   Logic: 0.922ns(24.567%), Route: 2.831ns(75.433%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      23.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.779         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.730      26.509                          
 clock uncertainty                                      -0.150      26.359                          

 Setup time                                             -1.248      25.111                          

 Data required time                                                 25.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.111                          
 Data arrival time                                                 -10.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.832                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.779
  Launch Clock Delay      :  6.526
  Clock Pessimism Removal :  0.730

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483       6.526         ntclkbufg_1      
 CLMS_26_29/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_26_29/Q0                     tco                   0.209       6.735 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.597       7.332         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_33/Y1                     td                    0.135       7.467 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.487       7.954         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25493
 CLMA_26_36/Y3                     td                    0.135       8.089 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.244       8.333         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_36/Y0                     td                    0.226       8.559 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.667       9.226         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20122
 CLMA_54_40/Y1                     td                    0.143       9.369 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]/gateop_perm/Z
                                   net (fanout=1)        0.857      10.226         u_DDR3/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  10.226         Logic Levels: 4  
                                                                                   Logic: 0.848ns(22.919%), Route: 2.852ns(77.081%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      23.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.779         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.730      26.509                          
 clock uncertainty                                      -0.150      26.359                          

 Setup time                                             -1.245      25.114                          

 Data required time                                                 25.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.114                          
 Data arrival time                                                 -10.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.888                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.779
  Launch Clock Delay      :  6.526
  Clock Pessimism Removal :  0.730

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483       6.526         ntclkbufg_1      
 CLMS_26_29/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_26_29/Q0                     tco                   0.209       6.735 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.597       7.332         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_33/Y1                     td                    0.135       7.467 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.487       7.954         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25493
 CLMA_26_36/Y3                     td                    0.135       8.089 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.244       8.333         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_36/Y0                     td                    0.226       8.559 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.639       9.198         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20122
 CLMA_38_24/Y1                     td                    0.135       9.333 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        0.664       9.997         u_DDR3/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                   9.997         Logic Levels: 4  
                                                                                   Logic: 0.840ns(24.201%), Route: 2.631ns(75.799%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      23.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.779         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.730      26.509                          
 clock uncertainty                                      -0.150      26.359                          

 Setup time                                             -1.393      24.966                          

 Data required time                                                 24.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.966                          
 Data arrival time                                                  -9.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.969                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.503
  Launch Clock Delay      :  5.730
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.259       5.730         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/CLK

 CLMS_26_69/Q2                     tco                   0.198       5.928 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/Q
                                   net (fanout=3)        0.378       6.306         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3
 CLMS_26_73/C0                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.306         Logic Levels: 0  
                                                                                   Logic: 0.198ns(34.375%), Route: 0.378ns(65.625%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.460       6.503         ntclkbufg_1      
 CLMS_26_73/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.742       5.761                          
 clock uncertainty                                       0.000       5.761                          

 Hold time                                              -0.072       5.689                          

 Data required time                                                  5.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.689                          
 Data arrival time                                                  -6.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[0]/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.494
  Launch Clock Delay      :  5.730
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.259       5.730         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/CLK

 CLMS_26_69/Q2                     tco                   0.198       5.928 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/Q
                                   net (fanout=3)        0.373       6.301         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3
 CLMS_26_65/D0                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.301         Logic Levels: 0  
                                                                                   Logic: 0.198ns(34.676%), Route: 0.373ns(65.324%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.451       6.494         ntclkbufg_1      
 CLMS_26_65/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.742       5.752                          
 clock uncertainty                                       0.000       5.752                          

 Hold time                                              -0.071       5.681                          

 Data required time                                                  5.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.681                          
 Data arrival time                                                  -6.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.521
  Launch Clock Delay      :  5.762
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.291       5.762         ntclkbufg_1      
 CLMS_26_97/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/CLK

 CLMS_26_97/Q0                     tco                   0.198       5.960 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.391       6.351         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req
 CLMA_26_88/A0                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.351         Logic Levels: 0  
                                                                                   Logic: 0.198ns(33.616%), Route: 0.391ns(66.384%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478       6.521         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.742       5.779                          
 clock uncertainty                                       0.000       5.779                          

 Hold time                                              -0.070       5.709                          

 Data required time                                                  5.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.709                          
 Data arrival time                                                  -6.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.642                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.753
  Launch Clock Delay      :  5.351
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213      20.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.688 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.107         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.351         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.351         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.214      22.565 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        3.054      25.619         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/C4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.619         Logic Levels: 0  
                                                                                   Logic: 1.214ns(28.444%), Route: 3.054ns(71.556%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      23.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      25.753         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.473      26.226                          
 clock uncertainty                                      -0.150      26.076                          

 Setup time                                             -0.081      25.995                          

 Data required time                                                 25.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.995                          
 Data arrival time                                                 -25.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.871  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.749
  Launch Clock Delay      :  5.351
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213      20.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.688 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.107         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.351         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.351         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      22.642 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.387      25.029         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/C4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.029         Logic Levels: 0  
                                                                                   Logic: 1.291ns(35.101%), Route: 2.387ns(64.899%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      23.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.278      25.749         ntclkbufg_1      
 CLMA_30_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.473      26.222                          
 clock uncertainty                                      -0.150      26.072                          

 Setup time                                             -0.081      25.991                          

 Data required time                                                 25.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.991                          
 Data arrival time                                                 -25.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.962                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.757
  Launch Clock Delay      :  5.351
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213      20.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.688 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.107         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.351         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.351         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.291      22.642 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        2.409      25.051         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_92/CD                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  25.051         Logic Levels: 0  
                                                                                   Logic: 1.291ns(34.892%), Route: 2.409ns(65.108%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      23.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286      25.757         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.473      26.230                          
 clock uncertainty                                      -0.150      26.080                          

 Setup time                                              0.002      26.082                          

 Data required time                                                 26.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.082                          
 Data arrival time                                                 -25.051                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.031                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.521
  Launch Clock Delay      :  4.739
  Clock Pessimism Removal :  -0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      23.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.162 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.526         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.739         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.739         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.726 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        1.279      27.005         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/B0                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.005         Logic Levels: 0  
                                                                                   Logic: 0.987ns(43.557%), Route: 1.279ns(56.443%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213      24.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478      26.521         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.473      26.048                          
 clock uncertainty                                       0.150      26.198                          

 Hold time                                              -0.072      26.126                          

 Data required time                                                 26.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.126                          
 Data arrival time                                                 -27.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.879                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.490
  Launch Clock Delay      :  4.739
  Clock Pessimism Removal :  -0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      23.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.162 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.526         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.739         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.739         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.769 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.587      26.356         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_64/Y3                     td                    0.126      26.482 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.657      27.139         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_30_64/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  27.139         Logic Levels: 1  
                                                                                   Logic: 1.156ns(48.167%), Route: 1.244ns(51.833%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213      24.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.447      26.490         ntclkbufg_1      
 CLMA_30_64/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.473      26.017                          
 clock uncertainty                                       0.150      26.167                          

 Hold time                                              -0.195      25.972                          

 Data required time                                                 25.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.972                          
 Data arrival time                                                 -27.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.494
  Launch Clock Delay      :  4.739
  Clock Pessimism Removal :  -0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      23.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.162 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.526         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.739         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.739         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.769 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.582      27.351         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_64/B4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.351         Logic Levels: 0  
                                                                                   Logic: 1.030ns(39.433%), Route: 1.582ns(60.567%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213      24.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.451      26.494         ntclkbufg_1      
 CLMA_26_64/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.473      26.021                          
 clock uncertainty                                       0.150      26.171                          

 Hold time                                              -0.047      26.124                          

 Data required time                                                 26.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.124                          
 Data arrival time                                                 -27.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[2]/opit_0_inv_L5Q_perm/CE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.812
  Launch Clock Delay      :  6.572
  Clock Pessimism Removal :  0.573

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.526       6.572         ntclkbufg_2      
 CLMA_98_264/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/CLK

 CLMA_98_264/Y0                    tco                   0.323       6.895 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=7)        2.020       8.915         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex
 CLMA_98_260/Y2                    td                    0.308       9.223 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/asel_dside/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.715       9.938         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/biu_dreq
 CLMS_66_281/Y2                    td                    0.132      10.070 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N68/gateop_perm/Z
                                   net (fanout=1)        0.240      10.310         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N68
 CLMA_66_280/Y2                    td                    0.132      10.442 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N164_4/gateop_perm/Z
                                   net (fanout=1)        0.240      10.682         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N164
 CLMA_66_280/Y0                    td                    0.226      10.908 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N165_9/gateop/F
                                   net (fanout=1)        0.240      11.148         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N165
 CLMS_66_281/Y0                    td                    0.131      11.279 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N176/gateop_perm/Z
                                   net (fanout=140)      1.228      12.507         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/biu_rdy
 CLMS_126_281/Y1                   td                    0.143      12.650 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N54_6/gateop_perm/Z
                                   net (fanout=29)       1.492      14.142         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/update_pc
 CLMA_78_240/CECO                  td                    0.102      14.244 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      14.244         _N1142           
 CLMA_78_244/CECI                                                          f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  14.244         Logic Levels: 7  
                                                                                   Logic: 1.497ns(19.513%), Route: 6.175ns(80.487%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      13.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.154 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.473         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.339      15.812         ntclkbufg_2      
 CLMA_78_244/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.573      16.385                          
 clock uncertainty                                      -0.150      16.235                          

 Setup time                                             -0.227      16.008                          

 Data required time                                                 16.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.008                          
 Data arrival time                                                 -14.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.764                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[3]/opit_0_inv_L5Q_perm/CE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.795
  Launch Clock Delay      :  6.572
  Clock Pessimism Removal :  0.573

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.526       6.572         ntclkbufg_2      
 CLMA_98_264/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/CLK

 CLMA_98_264/Y0                    tco                   0.323       6.895 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=7)        2.020       8.915         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex
 CLMA_98_260/Y2                    td                    0.308       9.223 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/asel_dside/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.715       9.938         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/biu_dreq
 CLMS_66_281/Y2                    td                    0.132      10.070 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N68/gateop_perm/Z
                                   net (fanout=1)        0.240      10.310         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N68
 CLMA_66_280/Y2                    td                    0.132      10.442 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N164_4/gateop_perm/Z
                                   net (fanout=1)        0.240      10.682         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N164
 CLMA_66_280/Y0                    td                    0.226      10.908 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N165_9/gateop/F
                                   net (fanout=1)        0.240      11.148         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N165
 CLMS_66_281/Y0                    td                    0.131      11.279 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N176/gateop_perm/Z
                                   net (fanout=140)      1.228      12.507         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/biu_rdy
 CLMS_126_281/Y1                   td                    0.143      12.650 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N54_6/gateop_perm/Z
                                   net (fanout=29)       1.539      14.189         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/update_pc
 CLMA_82_232/CE                                                            f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  14.189         Logic Levels: 6  
                                                                                   Logic: 1.395ns(18.314%), Route: 6.222ns(81.686%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      13.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.154 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.473         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.322      15.795         ntclkbufg_2      
 CLMA_82_232/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.573      16.368                          
 clock uncertainty                                      -0.150      16.218                          

 Setup time                                             -0.212      16.006                          

 Data required time                                                 16.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.006                          
 Data arrival time                                                 -14.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.817                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[19]/opit_0_inv_L5Q_perm/CE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.795
  Launch Clock Delay      :  6.572
  Clock Pessimism Removal :  0.573

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.526       6.572         ntclkbufg_2      
 CLMA_98_264/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/CLK

 CLMA_98_264/Y0                    tco                   0.323       6.895 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=7)        2.020       8.915         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex
 CLMA_98_260/Y2                    td                    0.308       9.223 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/asel_dside/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.715       9.938         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/biu_dreq
 CLMS_66_281/Y2                    td                    0.132      10.070 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N68/gateop_perm/Z
                                   net (fanout=1)        0.240      10.310         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N68
 CLMA_66_280/Y2                    td                    0.132      10.442 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N164_4/gateop_perm/Z
                                   net (fanout=1)        0.240      10.682         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N164
 CLMA_66_280/Y0                    td                    0.226      10.908 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N165_9/gateop/F
                                   net (fanout=1)        0.240      11.148         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N165
 CLMS_66_281/Y0                    td                    0.131      11.279 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N176/gateop_perm/Z
                                   net (fanout=140)      1.228      12.507         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/biu_rdy
 CLMS_126_281/Y1                   td                    0.143      12.650 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N54_6/gateop_perm/Z
                                   net (fanout=29)       1.539      14.189         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/update_pc
 CLMA_82_232/CE                                                            f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[19]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  14.189         Logic Levels: 6  
                                                                                   Logic: 1.395ns(18.314%), Route: 6.222ns(81.686%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      13.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.154 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.473         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.322      15.795         ntclkbufg_2      
 CLMA_82_232/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.573      16.368                          
 clock uncertainty                                      -0.150      16.218                          

 Setup time                                             -0.212      16.006                          

 Data required time                                                 16.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.006                          
 Data arrival time                                                 -14.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.817                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[7]
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.514
  Launch Clock Delay      :  5.737
  Clock Pessimism Removal :  -0.731

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.154 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.473         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.264       5.737         ntclkbufg_2      
 CLMA_70_64/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_64/Q2                     tco                   0.197       5.934 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.325       6.259         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/wr_addr [6]
 DRM_62_64/ADA0[7]                                                         f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[7]

 Data arrival time                                                   6.259         Logic Levels: 0  
                                                                                   Logic: 0.197ns(37.739%), Route: 0.325ns(62.261%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.468       6.514         ntclkbufg_2      
 DRM_62_64/CLKA[0]                                                         r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -0.731       5.783                          
 clock uncertainty                                       0.000       5.783                          

 Hold time                                               0.117       5.900                          

 Data required time                                                  5.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.900                          
 Data arrival time                                                  -6.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/ADDRA[7]
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.509
  Launch Clock Delay      :  5.737
  Clock Pessimism Removal :  -0.731

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.154 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.473         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.264       5.737         ntclkbufg_2      
 CLMA_70_64/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_64/Q2                     tco                   0.197       5.934 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.325       6.259         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/wr_addr [6]
 DRM_62_64/ADA1[7]                                                         f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/ADDRA[7]

 Data arrival time                                                   6.259         Logic Levels: 0  
                                                                                   Logic: 0.197ns(37.739%), Route: 0.325ns(62.261%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.463       6.509         ntclkbufg_2      
 DRM_62_64/CLKA[1]                                                         r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -0.731       5.778                          
 clock uncertainty                                       0.000       5.778                          

 Hold time                                               0.117       5.895                          

 Data required time                                                  5.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.895                          
 Data arrival time                                                  -6.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/tag_dly[6]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[19]/opit_0_inv_L5Q_perm/L0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.519
  Launch Clock Delay      :  5.749
  Clock Pessimism Removal :  -0.743

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.154 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.473         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.276       5.749         ntclkbufg_2      
 CLMA_46_152/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/tag_dly[6]/opit_0_inv/CLK

 CLMA_46_152/Q0                    tco                   0.197       5.946 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/tag_dly[6]/opit_0_inv/Q
                                   net (fanout=1)        0.139       6.085         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/tag_dly [6]
 CLMS_46_153/B0                                                            f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[19]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.085         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.473       6.519         ntclkbufg_2      
 CLMS_46_153/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.743       5.776                          
 clock uncertainty                                       0.000       5.776                          

 Hold time                                              -0.082       5.694                          

 Data required time                                                  5.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.694                          
 Data arrival time                                                  -6.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.799
  Launch Clock Delay      :  5.410
  Clock Pessimism Removal :  0.612

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.688 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.107         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.410         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.846         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.846         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       5.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.162 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.526         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.799         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.612       7.411                          
 clock uncertainty                                      -0.150       7.261                          

 Setup time                                             -0.065       7.196                          

 Data required time                                                  7.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.196                          
 Data arrival time                                                  -5.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.799
  Launch Clock Delay      :  5.410
  Clock Pessimism Removal :  0.612

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.688 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.107         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.410         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.846         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.846         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       5.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.162 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.526         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.799         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.612       7.411                          
 clock uncertainty                                      -0.150       7.261                          

 Setup time                                             -0.065       7.196                          

 Data required time                                                  7.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.196                          
 Data arrival time                                                  -5.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.799
  Launch Clock Delay      :  5.410
  Clock Pessimism Removal :  0.612

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.688 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.107         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.410         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.846         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.846         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       5.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.162 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.526         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.799         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.612       7.411                          
 clock uncertainty                                      -0.150       7.261                          

 Setup time                                             -0.065       7.196                          

 Data required time                                                  7.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.196                          
 Data arrival time                                                  -5.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.431
  Launch Clock Delay      :  4.789
  Clock Pessimism Removal :  -0.612

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.162 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.526         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.789         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       5.150 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.150         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.150         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.688 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.107         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.612       4.819                          
 clock uncertainty                                       0.000       4.819                          

 Hold time                                              -0.043       4.776                          

 Data required time                                                  4.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.776                          
 Data arrival time                                                  -5.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.431
  Launch Clock Delay      :  4.789
  Clock Pessimism Removal :  -0.612

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.162 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.526         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.789         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       5.150 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.150         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.150         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.688 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.107         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.612       4.819                          
 clock uncertainty                                       0.000       4.819                          

 Hold time                                              -0.043       4.776                          

 Data required time                                                  4.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.776                          
 Data arrival time                                                  -5.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.431
  Launch Clock Delay      :  4.789
  Clock Pessimism Removal :  -0.612

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.162 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.526         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.789         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       5.150 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.150         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.150         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.688 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.107         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.612       4.819                          
 clock uncertainty                                       0.000       4.819                          

 Hold time                                              -0.043       4.776                          

 Data required time                                                  4.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.776                          
 Data arrival time                                                  -5.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.739
  Launch Clock Delay      :  6.521
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478       6.521         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q3                     tco                   0.209       6.730 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.477       7.207         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.207         Logic Levels: 0  
                                                                                   Logic: 0.209ns(30.466%), Route: 0.477ns(69.534%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       7.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.162 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.526         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.739         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.739         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.473       9.212                          
 clock uncertainty                                      -0.150       9.062                          

 Setup time                                             -0.588       8.474                          

 Data required time                                                  8.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.474                          
 Data arrival time                                                  -7.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.739
  Launch Clock Delay      :  6.521
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478       6.521         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_88/Q0                     tco                   0.209       6.730 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.481       7.211         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.211         Logic Levels: 0  
                                                                                   Logic: 0.209ns(30.290%), Route: 0.481ns(69.710%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       7.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.162 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.526         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.739         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.739         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.473       9.212                          
 clock uncertainty                                      -0.150       9.062                          

 Setup time                                             -0.541       8.521                          

 Data required time                                                  8.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.521                          
 Data arrival time                                                  -7.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.739
  Launch Clock Delay      :  6.508
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465       6.508         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMS_26_77/Q0                     tco                   0.209       6.717 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.240       6.957         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMA_26_76/Y1                     td                    0.221       7.178 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.359       7.537         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.537         Logic Levels: 1  
                                                                                   Logic: 0.430ns(41.788%), Route: 0.599ns(58.212%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       7.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.162 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.526         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.739         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.739 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.739         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.473       9.212                          
 clock uncertainty                                      -0.150       9.062                          

 Setup time                                             -0.051       9.011                          

 Data required time                                                  9.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.011                          
 Data arrival time                                                  -7.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.856  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.351
  Launch Clock Delay      :  5.734
  Clock Pessimism Removal :  -0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.263       5.734         ntclkbufg_1      
 CLMA_26_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_72/Q1                     tco                   0.198       5.932 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.339       6.271         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   6.271         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.872%), Route: 0.339ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.688 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.107         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.351         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.351         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.473       4.878                          
 clock uncertainty                                       0.150       5.028                          

 Hold time                                               0.526       5.554                          

 Data required time                                                  5.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.554                          
 Data arrival time                                                  -6.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.351
  Launch Clock Delay      :  5.744
  Clock Pessimism Removal :  -0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273       5.744         ntclkbufg_1      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q1                     tco                   0.197       5.941 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.357       6.298         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   6.298         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.560%), Route: 0.357ns(64.440%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.688 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.107         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.351         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.351         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.473       4.878                          
 clock uncertainty                                       0.150       5.028                          

 Hold time                                               0.529       5.557                          

 Data required time                                                  5.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.557                          
 Data arrival time                                                  -6.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.351
  Launch Clock Delay      :  5.753
  Clock Pessimism Removal :  -0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282       5.753         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_26_88/Q1                     tco                   0.197       5.950 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.358       6.308         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.308         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.495%), Route: 0.358ns(64.505%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.688 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.107         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.351         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.351 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.351         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.473       4.878                          
 clock uncertainty                                       0.150       5.028                          

 Hold time                                               0.529       5.557                          

 Data required time                                                  5.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.557                          
 Data arrival time                                                  -6.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.397
  Launch Clock Delay      :  5.034
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.445       5.034         rx_clki_clkbufg  
 CLMS_114_53/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK

 CLMS_114_53/Q0                    tco                   0.209       5.243 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.505       5.748         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
 CLMA_114_56/Y1                    td                    0.135       5.883 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux15_3/gateop_perm/Z
                                   net (fanout=1)        0.240       6.123         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20322
 CLMS_114_57/Y0                    td                    0.131       6.254 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.239       6.493         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24697
 CLMS_114_57/Y1                    td                    0.135       6.628 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=34)       1.025       7.653         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20594
 CLMS_126_17/Y1                    td                    0.135       7.788 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584_mux15/gateop_perm/Z
                                   net (fanout=1)        0.357       8.145         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584
 CLMS_126_21/Y0                    td                    0.171       8.316 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux3_2/gateop/F
                                   net (fanout=1)        0.355       8.671         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26305
 CLMA_130_21/Y1                    td                    0.302       8.973 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux3_4/gateop_perm/Z
                                   net (fanout=1)        0.446       9.419         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N2325
 CLMS_126_29/Y2                    td                    0.173       9.592 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_11/gateop_perm/Z
                                   net (fanout=1)        0.389       9.981         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600
 CLMA_118_32/C2                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L2

 Data arrival time                                                   9.981         Logic Levels: 7  
                                                                                   Logic: 1.391ns(28.118%), Route: 3.556ns(71.882%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.268    1004.397         rx_clki_clkbufg  
 CLMA_118_32/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.618    1005.015                          
 clock uncertainty                                      -0.050    1004.965                          

 Setup time                                             -0.227    1004.738                          

 Data required time                                               1004.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.738                          
 Data arrival time                                                  -9.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.757                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.407
  Launch Clock Delay      :  5.101
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.512       5.101         rx_clki_clkbufg  
 CLMA_130_125/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/opit_0_L5Q_perm/CLK

 CLMA_130_125/Q2                   tco                   0.206       5.307 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       1.385       6.692         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [5]
 CLMA_106_45/Y1                    td                    0.221       6.913 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/gateop_perm/Z
                                   net (fanout=2)        0.240       7.153         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N25367
 CLMA_106_45/Y3                    td                    0.221       7.374 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.681       8.055         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_106_33/Y0                    td                    0.131       8.186 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_2/gateop_perm/Z
                                   net (fanout=1)        0.240       8.426         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24138
 CLMA_106_33/Y1                    td                    0.135       8.561 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.488       9.049         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18978
 CLMA_106_20/Y2                    td                    0.227       9.276 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.481       9.757         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMA_106_32/D4                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.757         Logic Levels: 5  
                                                                                   Logic: 1.141ns(24.506%), Route: 3.515ns(75.494%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.278    1004.407         rx_clki_clkbufg  
 CLMA_106_32/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.867                          
 clock uncertainty                                      -0.050    1004.817                          

 Setup time                                             -0.073    1004.744                          

 Data required time                                               1004.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.744                          
 Data arrival time                                                  -9.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  5.101
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.512       5.101         rx_clki_clkbufg  
 CLMA_130_125/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/opit_0_L5Q_perm/CLK

 CLMA_130_125/Q2                   tco                   0.206       5.307 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       1.385       6.692         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [5]
 CLMA_106_45/Y1                    td                    0.221       6.913 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/gateop_perm/Z
                                   net (fanout=2)        0.240       7.153         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N25367
 CLMA_106_45/Y3                    td                    0.221       7.374 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.681       8.055         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_106_33/Y0                    td                    0.131       8.186 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_2/gateop_perm/Z
                                   net (fanout=1)        0.240       8.426         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24138
 CLMA_106_33/Y1                    td                    0.135       8.561 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.488       9.049         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18978
 CLMA_106_20/Y2                    td                    0.227       9.276 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.361       9.637         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMA_106_24/B4                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.637         Logic Levels: 5  
                                                                                   Logic: 1.141ns(25.154%), Route: 3.395ns(74.846%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.287    1004.416         rx_clki_clkbufg  
 CLMA_106_24/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.876                          
 clock uncertainty                                      -0.050    1004.826                          

 Setup time                                             -0.073    1004.753                          

 Data required time                                               1004.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.753                          
 Data arrival time                                                  -9.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d3/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d4/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.072
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  -0.656

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.286       4.415         rx_clki_clkbufg  
 CLMA_58_28/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d3/opit_0/CLK

 CLMA_58_28/Q2                     tco                   0.197       4.612 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d3/opit_0/Q
                                   net (fanout=1)        0.138       4.750         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d3
 CLMA_58_28/CD                                                             f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d4/opit_0/D

 Data arrival time                                                   4.750         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.483       5.072         rx_clki_clkbufg  
 CLMA_58_28/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d4/opit_0/CLK
 clock pessimism                                        -0.656       4.416                          
 clock uncertainty                                       0.000       4.416                          

 Hold time                                               0.027       4.443                          

 Data required time                                                  4.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.443                          
 Data arrival time                                                  -4.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  4.427
  Clock Pessimism Removal :  -0.656

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.298       4.427         rx_clki_clkbufg  
 CLMA_66_24/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d/opit_0_L5Q_perm/CLK

 CLMA_66_24/Q0                     tco                   0.197       4.624 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       4.762         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d
 CLMA_66_24/CD                                                             f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1/opit_0/D

 Data arrival time                                                   4.762         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.494       5.083         rx_clki_clkbufg  
 CLMA_66_24/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1/opit_0/CLK
 clock pessimism                                        -0.656       4.427                          
 clock uncertainty                                       0.000       4.427                          

 Hold time                                               0.027       4.454                          

 Data required time                                                  4.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.454                          
 Data arrival time                                                  -4.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[0]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[0]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.067
  Launch Clock Delay      :  4.411
  Clock Pessimism Removal :  -0.630

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.282       4.411         rx_clki_clkbufg  
 CLMA_58_33/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[0]/opit_0/CLK

 CLMA_58_33/Q3                     tco                   0.198       4.609 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[0]/opit_0/Q
                                   net (fanout=1)        0.139       4.748         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3 [0]
 CLMA_58_32/M1                                                             r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[0]/opit_0/D

 Data arrival time                                                   4.748         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.478       5.067         rx_clki_clkbufg  
 CLMA_58_32/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[0]/opit_0/CLK
 clock pessimism                                        -0.630       4.437                          
 clock uncertainty                                       0.000       4.437                          

 Hold time                                              -0.003       4.434                          

 Data required time                                                  4.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.434                          
 Data arrival time                                                  -4.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[3]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.722
  Launch Clock Delay      :  6.497
  Clock Pessimism Removal :  0.572

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.454       6.497         ntclkbufg_1      
 CLMS_38_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_45/Q1                     tco                   0.206       6.703 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=58)       2.316       9.019         u_DDR3/global_reset_n
 CLMA_30_180/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[3]/opit_0_inv/RS

 Data arrival time                                                   9.019         Logic Levels: 0  
                                                                                   Logic: 0.206ns(8.168%), Route: 2.316ns(91.832%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      23.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.251      25.722         ntclkbufg_1      
 CLMA_30_180/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[3]/opit_0_inv/CLK
 clock pessimism                                         0.572      26.294                          
 clock uncertainty                                      -0.150      26.144                          

 Recovery time                                          -0.212      25.932                          

 Data required time                                                 25.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.932                          
 Data arrival time                                                  -9.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.913                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.722
  Launch Clock Delay      :  6.497
  Clock Pessimism Removal :  0.572

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.454       6.497         ntclkbufg_1      
 CLMS_38_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_45/Q1                     tco                   0.206       6.703 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=58)       2.316       9.019         u_DDR3/global_reset_n
 CLMA_30_180/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[0]/opit_0_inv/RS

 Data arrival time                                                   9.019         Logic Levels: 0  
                                                                                   Logic: 0.206ns(8.168%), Route: 2.316ns(91.832%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      23.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.251      25.722         ntclkbufg_1      
 CLMA_30_180/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[0]/opit_0_inv/CLK
 clock pessimism                                         0.572      26.294                          
 clock uncertainty                                      -0.150      26.144                          

 Recovery time                                          -0.212      25.932                          

 Data required time                                                 25.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.932                          
 Data arrival time                                                  -9.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.913                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[5]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.722
  Launch Clock Delay      :  6.497
  Clock Pessimism Removal :  0.572

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.454       6.497         ntclkbufg_1      
 CLMS_38_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_45/Q1                     tco                   0.206       6.703 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=58)       2.316       9.019         u_DDR3/global_reset_n
 CLMA_30_180/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[5]/opit_0_inv/RS

 Data arrival time                                                   9.019         Logic Levels: 0  
                                                                                   Logic: 0.206ns(8.168%), Route: 2.316ns(91.832%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      23.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.251      25.722         ntclkbufg_1      
 CLMA_30_180/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[5]/opit_0_inv/CLK
 clock pessimism                                         0.572      26.294                          
 clock uncertainty                                      -0.150      26.144                          

 Recovery time                                          -0.212      25.932                          

 Data required time                                                 25.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.932                          
 Data arrival time                                                  -9.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.913                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.512
  Launch Clock Delay      :  5.729
  Clock Pessimism Removal :  -0.730

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.258       5.729         ntclkbufg_1      
 CLMS_38_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_45/Q1                     tco                   0.198       5.927 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=58)       0.488       6.415         u_DDR3/global_reset_n
 CLMS_26_37/RSCO                   td                    0.100       6.515 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.515         _N1027           
 CLMS_26_41/RSCI                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.515         Logic Levels: 1  
                                                                                   Logic: 0.298ns(37.913%), Route: 0.488ns(62.087%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.512         ntclkbufg_1      
 CLMS_26_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.730       5.782                          
 clock uncertainty                                       0.000       5.782                          

 Removal time                                            0.000       5.782                          

 Data required time                                                  5.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.782                          
 Data arrival time                                                  -6.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.512
  Launch Clock Delay      :  5.729
  Clock Pessimism Removal :  -0.730

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.258       5.729         ntclkbufg_1      
 CLMS_38_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_45/Q1                     tco                   0.197       5.926 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=58)       0.403       6.329         u_DDR3/global_reset_n
 CLMA_26_40/RS                                                             f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.329         Logic Levels: 0  
                                                                                   Logic: 0.197ns(32.833%), Route: 0.403ns(67.167%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.512         ntclkbufg_1      
 CLMA_26_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.730       5.782                          
 clock uncertainty                                       0.000       5.782                          

 Removal time                                           -0.186       5.596                          

 Data required time                                                  5.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.596                          
 Data arrival time                                                  -6.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_preset/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.512
  Launch Clock Delay      :  5.729
  Clock Pessimism Removal :  -0.730

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.258       5.729         ntclkbufg_1      
 CLMS_38_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_45/Q1                     tco                   0.197       5.926 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=58)       0.403       6.329         u_DDR3/global_reset_n
 CLMA_26_40/RS                                                             f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_preset/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.329         Logic Levels: 0  
                                                                                   Logic: 0.197ns(32.833%), Route: 0.403ns(67.167%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.512         ntclkbufg_1      
 CLMA_26_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_preset/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.730       5.782                          
 clock uncertainty                                       0.000       5.782                          

 Removal time                                           -0.186       5.596                          

 Data required time                                                  5.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.596                          
 Data arrival time                                                  -6.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/sfd/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.737
  Launch Clock Delay      :  6.545
  Clock Pessimism Removal :  0.573

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.499       6.545         ntclkbufg_2      
 CLMA_66_224/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_66_224/Q3                    tco                   0.209       6.754 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1624)     1.981       8.735         SYSRESETn        
 CLMS_94_77/Y1                     td                    0.143       8.878 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=128)      1.308      10.186         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_106_169/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/sfd/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.186         Logic Levels: 1  
                                                                                   Logic: 0.352ns(9.668%), Route: 3.289ns(90.332%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      13.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.154 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.473         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.264      15.737         ntclkbufg_2      
 CLMA_106_169/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/sfd/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.573      16.310                          
 clock uncertainty                                      -0.150      16.160                          

 Recovery time                                          -0.212      15.948                          

 Data required time                                                 15.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.948                          
 Data arrival time                                                 -10.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/prct[0]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.737
  Launch Clock Delay      :  6.545
  Clock Pessimism Removal :  0.573

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.499       6.545         ntclkbufg_2      
 CLMA_66_224/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_66_224/Q3                    tco                   0.209       6.754 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1624)     1.981       8.735         SYSRESETn        
 CLMS_94_77/Y1                     td                    0.143       8.878 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=128)      1.308      10.186         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_106_169/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/prct[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.186         Logic Levels: 1  
                                                                                   Logic: 0.352ns(9.668%), Route: 3.289ns(90.332%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      13.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.154 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.473         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.264      15.737         ntclkbufg_2      
 CLMA_106_169/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/prct[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.573      16.310                          
 clock uncertainty                                      -0.150      16.160                          

 Recovery time                                          -0.212      15.948                          

 Data required time                                                 15.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.948                          
 Data arrival time                                                 -10.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/prct[2]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.737
  Launch Clock Delay      :  6.545
  Clock Pessimism Removal :  0.573

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.499       6.545         ntclkbufg_2      
 CLMA_66_224/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_66_224/Q3                    tco                   0.209       6.754 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1624)     1.981       8.735         SYSRESETn        
 CLMS_94_77/Y1                     td                    0.143       8.878 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=128)      1.308      10.186         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_106_169/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/prct[2]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  10.186         Logic Levels: 1  
                                                                                   Logic: 0.352ns(9.668%), Route: 3.289ns(90.332%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      13.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.154 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.473         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.264      15.737         ntclkbufg_2      
 CLMA_106_169/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/prct[2]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.573      16.310                          
 clock uncertainty                                      -0.150      16.160                          

 Recovery time                                          -0.212      15.948                          

 Data required time                                                 15.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.948                          
 Data arrival time                                                 -10.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.553
  Launch Clock Delay      :  5.775
  Clock Pessimism Removal :  -0.573

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.154 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.473         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.302       5.775         ntclkbufg_2      
 CLMA_66_224/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_66_224/Q3                    tco                   0.197       5.972 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1624)     0.544       6.516         SYSRESETn        
 CLMA_90_228/RS                                                            f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   6.516         Logic Levels: 0  
                                                                                   Logic: 0.197ns(26.586%), Route: 0.544ns(73.414%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.507       6.553         ntclkbufg_2      
 CLMA_90_228/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.573       5.980                          
 clock uncertainty                                       0.000       5.980                          

 Removal time                                           -0.186       5.794                          

 Data required time                                                  5.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.794                          
 Data arrival time                                                  -6.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.722                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[12]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.549
  Launch Clock Delay      :  5.775
  Clock Pessimism Removal :  -0.573

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.154 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.473         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.302       5.775         ntclkbufg_2      
 CLMA_66_224/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_66_224/Q3                    tco                   0.197       5.972 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1624)     0.544       6.516         SYSRESETn        
 CLMA_90_225/RS                                                            f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.516         Logic Levels: 0  
                                                                                   Logic: 0.197ns(26.586%), Route: 0.544ns(73.414%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.503       6.549         ntclkbufg_2      
 CLMA_90_225/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.573       5.976                          
 clock uncertainty                                       0.000       5.976                          

 Removal time                                           -0.186       5.790                          

 Data required time                                                  5.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.790                          
 Data arrival time                                                  -6.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[27]/opit_0_inv_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.531
  Launch Clock Delay      :  5.775
  Clock Pessimism Removal :  -0.743

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.154 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.473         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.302       5.775         ntclkbufg_2      
 CLMA_66_224/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_66_224/Q3                    tco                   0.197       5.972 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1624)     0.365       6.337         SYSRESETn        
 CLMA_66_212/RS                                                            f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[27]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   6.337         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.053%), Route: 0.365ns(64.947%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.485       6.531         ntclkbufg_2      
 CLMA_66_212/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[27]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.743       5.788                          
 clock uncertainty                                       0.000       5.788                          

 Removal time                                           -0.186       5.602                          

 Data required time                                                  5.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.602                          
 Data arrival time                                                  -6.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.735                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.498
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       6.498         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.206       6.704 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.547       9.251         nt_LED[2]        
 CLMA_58_228/Y1                    td                    0.221       9.472 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.403       9.875         u_rst_gen/N3     
 CLMS_54_221/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   9.875         Logic Levels: 1  
                                                                                   Logic: 0.427ns(12.644%), Route: 2.950ns(87.356%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      13.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.154 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.473         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.287      15.760         ntclkbufg_2      
 CLMS_54_221/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.473      16.233                          
 clock uncertainty                                      -0.150      16.083                          

 Recovery time                                          -0.223      15.860                          

 Data required time                                                 15.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.860                          
 Data arrival time                                                  -9.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.985                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.498
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       6.498         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.206       6.704 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.547       9.251         nt_LED[2]        
 CLMA_58_228/Y1                    td                    0.221       9.472 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.403       9.875         u_rst_gen/N3     
 CLMS_54_221/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   9.875         Logic Levels: 1  
                                                                                   Logic: 0.427ns(12.644%), Route: 2.950ns(87.356%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      13.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.154 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.473         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.287      15.760         ntclkbufg_2      
 CLMS_54_221/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.473      16.233                          
 clock uncertainty                                      -0.150      16.083                          

 Recovery time                                          -0.223      15.860                          

 Data required time                                                 15.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.860                          
 Data arrival time                                                  -9.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.985                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.260  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.765
  Launch Clock Delay      :  6.498
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       6.498         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.206       6.704 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.547       9.251         nt_LED[2]        
 CLMA_58_228/Y1                    td                    0.217       9.468 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.401       9.869         u_rst_gen/N3     
 CLMS_54_221/RSCO                  td                    0.102       9.971 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.971         _N990            
 CLMS_54_225/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   9.971         Logic Levels: 2  
                                                                                   Logic: 0.525ns(15.117%), Route: 2.948ns(84.883%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867      13.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.154 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.473         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.292      15.765         ntclkbufg_2      
 CLMS_54_225/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.473      16.238                          
 clock uncertainty                                      -0.150      16.088                          

 Recovery time                                           0.000      16.088                          

 Data required time                                                 16.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.088                          
 Data arrival time                                                  -9.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.535
  Launch Clock Delay      :  5.730
  Clock Pessimism Removal :  -0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.259       5.730         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.198       5.928 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.933       7.861         nt_LED[2]        
 CLMA_58_228/Y1                    td                    0.196       8.057 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.336       8.393         u_rst_gen/N3     
 CLMS_54_221/RSCO                  td                    0.092       8.485 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.485         _N990            
 CLMS_54_225/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   8.485         Logic Levels: 2  
                                                                                   Logic: 0.486ns(17.641%), Route: 2.269ns(82.359%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.489       6.535         ntclkbufg_2      
 CLMS_54_225/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.473       6.062                          
 clock uncertainty                                       0.150       6.212                          

 Removal time                                            0.000       6.212                          

 Data required time                                                  6.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.212                          
 Data arrival time                                                  -8.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.530
  Launch Clock Delay      :  5.730
  Clock Pessimism Removal :  -0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.259       5.730         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.198       5.928 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.933       7.861         nt_LED[2]        
 CLMA_58_228/Y1                    td                    0.196       8.057 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.336       8.393         u_rst_gen/N3     
 CLMS_54_221/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   8.393         Logic Levels: 1  
                                                                                   Logic: 0.394ns(14.795%), Route: 2.269ns(85.205%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.484       6.530         ntclkbufg_2      
 CLMS_54_221/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.473       6.057                          
 clock uncertainty                                       0.150       6.207                          

 Removal time                                           -0.195       6.012                          

 Data required time                                                  6.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.012                          
 Data arrival time                                                  -8.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.530
  Launch Clock Delay      :  5.730
  Clock Pessimism Removal :  -0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.867       3.812         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.152 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.471         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.471 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.259       5.730         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.198       5.928 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.933       7.861         nt_LED[2]        
 CLMA_58_228/Y1                    td                    0.196       8.057 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.336       8.393         u_rst_gen/N3     
 CLMS_54_221/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   8.393         Logic Levels: 1  
                                                                                   Logic: 0.394ns(14.795%), Route: 2.269ns(85.205%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.484       6.530         ntclkbufg_2      
 CLMS_54_221/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.473       6.057                          
 clock uncertainty                                       0.150       6.207                          

 Removal time                                           -0.195       6.012                          

 Data required time                                                  6.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.012                          
 Data arrival time                                                  -8.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[4]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.397
  Launch Clock Delay      :  5.051
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.462       5.051         rx_clki_clkbufg  
 CLMA_94_52/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_94_52/Q1                     tco                   0.209       5.260 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.355       5.615         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_90_57/Y0                     td                    0.192       5.807 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=56)       1.227       7.034         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_58_9/RSCO                    td                    0.102       7.136 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.136         _N653            
 CLMA_58_13/RSCO                   td                    0.074       7.210 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.210         _N652            
 CLMA_58_17/RSCO                   td                    0.074       7.284 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[8]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.284         _N651            
 CLMA_58_21/RSCO                   td                    0.074       7.358 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[10]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.358         _N650            
 CLMA_58_25/RSCO                   td                    0.074       7.432 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.432         _N649            
 CLMA_58_29/RSCO                   td                    0.074       7.506 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.506         _N648            
 CLMA_58_33/RSCO                   td                    0.074       7.580 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.580         _N647            
 CLMA_58_37/RSCO                   td                    0.074       7.654 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[4]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.654         _N646            
 CLMA_58_41/RSCO                   td                    0.074       7.728 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[1]/opit_0/RSOUT
                                   net (fanout=6)        0.000       7.728         _N645            
 CLMA_58_45/RSCI                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[4]/opit_0/RS

 Data arrival time                                                   7.728         Logic Levels: 10 
                                                                                   Logic: 1.095ns(40.904%), Route: 1.582ns(59.096%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.268    1004.397         rx_clki_clkbufg  
 CLMA_58_45/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[4]/opit_0/CLK
 clock pessimism                                         0.460    1004.857                          
 clock uncertainty                                      -0.050    1004.807                          

 Recovery time                                           0.000    1004.807                          

 Data required time                                               1004.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.807                          
 Data arrival time                                                  -7.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[1]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.397
  Launch Clock Delay      :  5.051
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.462       5.051         rx_clki_clkbufg  
 CLMA_94_52/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_94_52/Q1                     tco                   0.209       5.260 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.355       5.615         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_90_57/Y0                     td                    0.192       5.807 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=56)       1.227       7.034         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_58_9/RSCO                    td                    0.102       7.136 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.136         _N653            
 CLMA_58_13/RSCO                   td                    0.074       7.210 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.210         _N652            
 CLMA_58_17/RSCO                   td                    0.074       7.284 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[8]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.284         _N651            
 CLMA_58_21/RSCO                   td                    0.074       7.358 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[10]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.358         _N650            
 CLMA_58_25/RSCO                   td                    0.074       7.432 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.432         _N649            
 CLMA_58_29/RSCO                   td                    0.074       7.506 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.506         _N648            
 CLMA_58_33/RSCO                   td                    0.074       7.580 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.580         _N647            
 CLMA_58_37/RSCO                   td                    0.074       7.654 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[4]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.654         _N646            
 CLMA_58_41/RSCO                   td                    0.074       7.728 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[1]/opit_0/RSOUT
                                   net (fanout=6)        0.000       7.728         _N645            
 CLMA_58_45/RSCI                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[1]/opit_0/RS

 Data arrival time                                                   7.728         Logic Levels: 10 
                                                                                   Logic: 1.095ns(40.904%), Route: 1.582ns(59.096%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.268    1004.397         rx_clki_clkbufg  
 CLMA_58_45/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[1]/opit_0/CLK
 clock pessimism                                         0.460    1004.857                          
 clock uncertainty                                      -0.050    1004.807                          

 Recovery time                                           0.000    1004.807                          

 Data required time                                               1004.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.807                          
 Data arrival time                                                  -7.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata[1]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.397
  Launch Clock Delay      :  5.051
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.462       5.051         rx_clki_clkbufg  
 CLMA_94_52/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_94_52/Q1                     tco                   0.209       5.260 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.355       5.615         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_90_57/Y0                     td                    0.192       5.807 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=56)       1.227       7.034         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_58_9/RSCO                    td                    0.102       7.136 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.136         _N653            
 CLMA_58_13/RSCO                   td                    0.074       7.210 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.210         _N652            
 CLMA_58_17/RSCO                   td                    0.074       7.284 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[8]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.284         _N651            
 CLMA_58_21/RSCO                   td                    0.074       7.358 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[10]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.358         _N650            
 CLMA_58_25/RSCO                   td                    0.074       7.432 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.432         _N649            
 CLMA_58_29/RSCO                   td                    0.074       7.506 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.506         _N648            
 CLMA_58_33/RSCO                   td                    0.074       7.580 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.580         _N647            
 CLMA_58_37/RSCO                   td                    0.074       7.654 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[4]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.654         _N646            
 CLMA_58_41/RSCO                   td                    0.074       7.728 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[1]/opit_0/RSOUT
                                   net (fanout=6)        0.000       7.728         _N645            
 CLMA_58_45/RSCI                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata[1]/opit_0/RS

 Data arrival time                                                   7.728         Logic Levels: 10 
                                                                                   Logic: 1.095ns(40.904%), Route: 1.582ns(59.096%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.268    1004.397         rx_clki_clkbufg  
 CLMA_58_45/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata[1]/opit_0/CLK
 clock pessimism                                         0.460    1004.857                          
 clock uncertainty                                      -0.050    1004.807                          

 Recovery time                                           0.000    1004.807                          

 Data required time                                               1004.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.807                          
 Data arrival time                                                  -7.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[24]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.060
  Launch Clock Delay      :  4.395
  Clock Pessimism Removal :  -0.630

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.266       4.395         rx_clki_clkbufg  
 CLMA_94_52/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_94_52/Q3                     tco                   0.197       4.592 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.138       4.730         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMS_94_53/Y2                     td                    0.201       4.931 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=65)       0.176       5.107         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_94_44/RS                                                             r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[24]/opit_0/RS

 Data arrival time                                                   5.107         Logic Levels: 1  
                                                                                   Logic: 0.398ns(55.899%), Route: 0.314ns(44.101%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.471       5.060         rx_clki_clkbufg  
 CLMA_94_44/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[24]/opit_0/CLK
 clock pessimism                                        -0.630       4.430                          
 clock uncertainty                                       0.000       4.430                          

 Removal time                                           -0.195       4.235                          

 Data required time                                                  4.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.235                          
 Data arrival time                                                  -5.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[10]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.067
  Launch Clock Delay      :  4.395
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.266       4.395         rx_clki_clkbufg  
 CLMA_94_52/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_94_52/Q3                     tco                   0.197       4.592 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.138       4.730         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMS_94_53/Y2                     td                    0.201       4.931 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=65)       0.365       5.296         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMS_86_41/RSCO                   td                    0.092       5.388 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsvp/opit_0/RSOUT
                                   net (fanout=3)        0.000       5.388         _N1053           
 CLMS_86_45/RSCI                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.388         Logic Levels: 2  
                                                                                   Logic: 0.490ns(49.345%), Route: 0.503ns(50.655%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.478       5.067         rx_clki_clkbufg  
 CLMS_86_45/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.618       4.449                          
 clock uncertainty                                       0.000       4.449                          

 Removal time                                            0.000       4.449                          

 Data required time                                                  4.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.449                          
 Data arrival time                                                  -5.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.939                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[8]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.067
  Launch Clock Delay      :  4.395
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.266       4.395         rx_clki_clkbufg  
 CLMA_94_52/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_94_52/Q3                     tco                   0.197       4.592 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.138       4.730         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMS_94_53/Y2                     td                    0.201       4.931 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=65)       0.365       5.296         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMS_86_41/RSCO                   td                    0.092       5.388 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsvp/opit_0/RSOUT
                                   net (fanout=3)        0.000       5.388         _N1053           
 CLMS_86_45/RSCI                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.388         Logic Levels: 2  
                                                                                   Logic: 0.490ns(49.345%), Route: 0.503ns(50.655%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.478       5.067         rx_clki_clkbufg  
 CLMS_86_45/CLK                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.618       4.449                          
 clock uncertainty                                       0.000       4.449                          

 Removal time                                            0.000       4.449                          

 Data required time                                                  4.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.449                          
 Data arrival time                                                  -5.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.939                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.512       6.558         ntclkbufg_2      
 CLMA_30_244/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK

 CLMA_30_244/Q2                    tco                   0.209       6.767 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/Q
                                   net (fanout=1)        0.240       7.007         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [5]
 CLMA_30_244/Y0                    td                    0.308       7.315 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_6/gateop_perm/Z
                                   net (fanout=1)        0.362       7.677         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N24935
 CLMA_22_244/Y1                    td                    0.143       7.820 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=1)        0.446       8.266         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMS_10_237/Y0                    td                    0.131       8.397 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=6)        0.369       8.766         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMS_10_253/Y0                    td                    0.192       8.958 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        1.087      10.045         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.081      10.126 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.126         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.029      12.155 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      12.245         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  12.245         Logic Levels: 6  
                                                                                   Logic: 3.093ns(54.387%), Route: 2.594ns(45.613%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.678 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.046         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.046 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.542       6.588         ntclkbufg_2      
 CLMA_14_257/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_14_257/Q0                    tco                   0.209       6.797 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.247       7.044         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_14_257/Y0                    td                    0.226       7.270 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.347       7.617         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.351       7.968 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       7.968         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMS_10_257/Y2                    td                    0.097       8.065 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=11)       1.105       9.170         _N20             
 IOL_7_353/DO                      td                    0.081       9.251 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.251         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.029      11.280 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      11.378         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  11.378         Logic Levels: 4  
                                                                                   Logic: 2.993ns(62.484%), Route: 1.797ns(37.516%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : LED[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.213       4.285         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.043         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       6.498         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.206       6.704 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.107       8.811         nt_LED[2]        
 IOL_151_102/DO                    td                    0.081       8.892 f       LED_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       8.892         LED_obuf[2]/ntO  
 IOBD_152_102/PAD                  td                    2.029      10.921 f       LED_obuf[2]/opit_0/O
                                   net (fanout=1)        0.157      11.078         LED[2]           
 U11                                                                       f       LED[2] (port)    

 Data arrival time                                                  11.078         Logic Levels: 2  
                                                                                   Logic: 2.316ns(50.568%), Route: 2.264ns(49.432%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 23.000 sec
Action report_timing: CPU time elapsed is 21.078 sec
Current time: Thu Apr  8 11:46:32 2021
Action report_timing: Peak memory pool usage is 647,098,368 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Apr  8 11:46:37 2021
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 3.687500 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/generate_bitstream/m1_soc_top.sbit"
Generate programming file takes 26.234375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 31.000 sec
Action gen_bit_stream: CPU time elapsed is 30.563 sec
Current time: Thu Apr  8 11:47:08 2021
Action gen_bit_stream: Peak memory pool usage is 482,668,544 bytes
Process "Generate Bitstream" done.
Process exit normally.
