5 18 1fd81 5 8 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (instance2.vcd) 2 -o (instance2.cdd) 2 -v (instance2.v) 2 -y (./lib) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 instance2.v 1 29 1 
2 1 9 9 9 180018 3 1 100c 0 0 4 1 z
2 2 9 9 9 110015 2 1 100c 0 0 1 1 carry
2 3 9 9 9 110018 3 31 1008 1 2 5 18 0 1f 1f 1d 0 0
2 4 9 9 9 100019 3 26 1008 3 0 5 18 0 1f 1f 1d 0 0
2 5 9 9 9 7000c 0 1 1410 0 0 5 1 result
2 6 9 9 9 70019 4 35 a 4 5
1 a 1 3 7000a 1 0 3 0 4 17 0 f 0 8 0 0
1 b 2 4 7000a 1 0 3 0 4 17 0 f 0 c 5 0
1 z 3 5 6000b 1 0 3 0 4 17 f f 0 c d 0
1 carry 4 6 60006 1 0 0 0 1 17 1 1 0 1 0 0
1 result 5 7 6000b 1 0 4 0 5 17 1f 1f 0 1c d 0
4 6 f 6 6 6
3 0 adder4 "main.add" 0 ./lib/adder4.v 1 22 1 
1 a 6 8 c 1 0 3 0 4 17 f f 0 8 0 0
1 b 7 9 c 1 0 3 0 4 17 f f 0 c 5 0
1 c 8 10 20008 1 0 0 0 1 17 1 1 0 1 0 0
1 z 9 11 2000f 1 0 3 0 4 17 f f 0 c d 0
1 c0 10 13 60009 1 0 0 0 1 17 1 1 0 0 0 0
1 c1 11 13 6000d 1 0 0 0 1 17 1 1 0 0 0 0
1 c2 12 13 60011 1 0 0 0 1 17 1 1 0 0 0 0
3 0 adder1 "main.add.bit0" 0 ./lib/adder1.v 1 18 1 
2 7 15 15 15 f000f 2 1 100c 0 0 1 1 b
2 8 15 15 15 b000b 1 1 1004 0 0 1 1 a
2 9 15 15 15 b000f 2 2 10cc 7 8 1 18 0 1 1 1 0 0
2 10 15 15 15 70007 0 1 1410 0 0 1 1 z
2 11 15 15 15 7000f 3 35 e 9 10
2 12 16 16 16 f000f 2 1 100c 0 0 1 1 b
2 13 16 16 16 b000b 1 1 1004 0 0 1 1 a
2 14 16 16 16 b000f 2 8 1184 12 13 1 18 0 1 1 1 0 0
2 15 16 16 16 70007 0 1 1410 0 0 1 1 c
2 16 16 16 16 7000f 2 35 6 14 15
1 a 13 8 7 1 0 0 0 1 17 1 1 0 0 0 0
1 b 14 9 7 1 0 0 0 1 17 1 1 0 0 1 0
1 c 15 10 20008 1 0 0 0 1 17 1 1 0 0 0 0
1 z 16 11 20009 1 0 0 0 1 17 1 1 0 0 1 0
4 11 f 11 11 11
4 16 f 16 16 16
3 0 adder1 "main.add.bit1" 0 ./lib/adder1.v 1 18 1 
2 17 15 15 15 f000f 1 1 1004 0 0 1 1 b
2 18 15 15 15 b000b 1 1 1004 0 0 1 1 a
2 19 15 15 15 b000f 1 2 1044 17 18 1 18 0 1 1 0 0 0
2 20 15 15 15 70007 0 1 1410 0 0 1 1 z
2 21 15 15 15 7000f 2 35 6 19 20
2 22 16 16 16 f000f 1 1 1004 0 0 1 1 b
2 23 16 16 16 b000b 1 1 1004 0 0 1 1 a
2 24 16 16 16 b000f 1 8 1184 22 23 1 18 0 1 1 1 0 0
2 25 16 16 16 70007 0 1 1410 0 0 1 1 c
2 26 16 16 16 7000f 2 35 6 24 25
1 a 17 8 7 1 0 0 0 1 17 1 1 0 0 0 0
1 b 18 9 7 1 0 0 0 1 17 1 1 0 0 0 0
1 c 19 10 20008 1 0 0 0 1 17 1 1 0 0 0 0
1 z 20 11 20009 1 0 0 0 1 17 1 1 0 0 0 0
4 21 f 21 21 21
4 26 f 26 26 26
3 0 adder1 "main.add.bit2" 0 ./lib/adder1.v 1 18 1 
2 27 15 15 15 f000f 3 1 100c 0 0 1 1 b
2 28 15 15 15 b000b 1 1 1004 0 0 1 1 a
2 29 15 15 15 b000f 3 2 10cc 27 28 1 18 0 1 1 1 0 0
2 30 15 15 15 70007 0 1 1410 0 0 1 1 z
2 31 15 15 15 7000f 4 35 e 29 30
2 32 16 16 16 f000f 3 1 100c 0 0 1 1 b
2 33 16 16 16 b000b 1 1 1004 0 0 1 1 a
2 34 16 16 16 b000f 3 8 1184 32 33 1 18 0 1 1 1 0 0
2 35 16 16 16 70007 0 1 1410 0 0 1 1 c
2 36 16 16 16 7000f 2 35 6 34 35
1 a 21 8 7 1 0 0 0 1 17 1 1 0 0 0 0
1 b 22 9 7 1 0 0 0 1 17 1 1 0 1 1 0
1 c 23 10 20008 1 0 0 0 1 17 1 1 0 0 0 0
1 z 24 11 20009 1 0 0 0 1 17 1 1 0 1 1 0
4 31 f 31 31 31
4 36 f 36 36 36
3 0 adder1 "main.add.bit3" 0 ./lib/adder1.v 1 18 1 
2 37 15 15 15 f000f 2 1 100c 0 0 1 1 b
2 38 15 15 15 b000b 2 1 100c 0 0 1 1 a
2 39 15 15 15 b000f 3 2 134c 37 38 1 18 0 1 1 0 1 1
2 40 15 15 15 70007 0 1 1410 0 0 1 1 z
2 41 15 15 15 7000f 4 35 e 39 40
2 42 16 16 16 f000f 2 1 100c 0 0 1 1 b
2 43 16 16 16 b000b 2 1 100c 0 0 1 1 a
2 44 16 16 16 b000f 3 8 138c 42 43 1 18 0 1 1 1 1 0
2 45 16 16 16 70007 0 1 1410 0 0 1 1 c
2 46 16 16 16 7000f 3 35 e 44 45
1 a 25 8 7 1 0 0 0 1 17 1 1 0 1 0 0
1 b 26 9 7 1 0 0 0 1 17 1 1 0 1 0 0
1 c 27 10 20008 1 0 0 0 1 17 1 1 0 1 0 0
1 z 28 11 20009 1 0 0 0 1 17 1 1 0 1 1 0
4 41 f 41 41 41
4 46 f 46 46 46
3 1 main.u$0 "main.u$0" 0 instance2.v 13 27 1 
