

================================================================
== Vitis HLS Report for 'IDCT2'
================================================================
* Date:           Mon Dec 22 13:39:58 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct2_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      162|     1185|  0.540 us|  3.950 us|  163|  1186|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+------+------------------------------------------------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                    |
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max   | min |  max |                      Type                      |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+------+------------------------------------------------+
        |grp_IDCT2_Pipeline_VITIS_LOOP_329_1_fu_184  |IDCT2_Pipeline_VITIS_LOOP_329_1  |       12|     1035|  39.996 ns|  3.450 us|    2|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     247|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |       82|  1136|   143255|  274925|    0|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        0|     486|    -|
|Register         |        -|     -|      703|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |       82|  1136|   143958|  275658|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        4|    57|        7|      30|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+------+--------+--------+-----+
    |                  Instance                  |              Module             | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +--------------------------------------------+---------------------------------+---------+------+--------+--------+-----+
    |grp_IDCT2_Pipeline_VITIS_LOOP_329_1_fu_184  |IDCT2_Pipeline_VITIS_LOOP_329_1  |        0|  1136|  130295|  268345|    0|
    |control_s_axi_U                             |control_s_axi                    |        0|     0|     506|     872|    0|
    |gmem0_m_axi_U                               |gmem0_m_axi                      |       41|     0|    6227|    2854|    0|
    |gmem1_m_axi_U                               |gmem1_m_axi                      |       41|     0|    6227|    2854|    0|
    +--------------------------------------------+---------------------------------+---------+------+--------+--------+-----+
    |Total                                       |                                 |       82|  1136|  143255|  274925|    0|
    +--------------------------------------------+---------------------------------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln327_fu_313_p2       |         +|   0|  0|  32|          32|           2|
    |sub_i406_fu_358_p2        |         -|   0|  0|  32|           1|          32|
    |cmp_i6_i373_fu_364_p2     |      icmp|   0|  0|  16|          32|          32|
    |icmp_ln329_fu_209_p2      |      icmp|   0|  0|  16|          32|           1|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state151         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io        |        or|   0|  0|   2|           1|           1|
    |ap_block_state75_io       |        or|   0|  0|   2|           1|           1|
    |empty_fu_235_p3           |    select|   0|  0|  28|           1|          31|
    |spec_select148_fu_368_p3  |    select|   0|  0|  29|           1|          32|
    |add_fu_318_p2             |       shl|   0|  0|  86|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 247|         104|         166|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  85|        152|    1|        152|
    |ap_done          |   1|          2|    1|          2|
    |gmem0_0_ARADDR   |  64|          3|   64|        192|
    |gmem0_0_ARLEN    |  32|          3|   32|         96|
    |gmem0_0_ARVALID  |   1|          3|    1|          3|
    |gmem0_0_AWADDR   |  64|          3|   64|        192|
    |gmem0_0_AWLEN    |  32|          3|   32|         96|
    |gmem0_0_AWVALID  |   1|          3|    1|          3|
    |gmem0_0_BREADY   |   1|          3|    1|          3|
    |gmem0_0_RREADY   |   1|          2|    1|          2|
    |gmem0_0_WVALID   |   1|          2|    1|          2|
    |gmem0_blk_n_AR   |   1|          2|    1|          2|
    |gmem0_blk_n_AW   |   1|          2|    1|          2|
    |gmem0_blk_n_B    |   1|          2|    1|          2|
    |gmem1_0_ARADDR   |  64|          3|   64|        192|
    |gmem1_0_ARLEN    |  32|          3|   32|         96|
    |gmem1_0_ARVALID  |   1|          3|    1|          3|
    |gmem1_0_AWADDR   |  64|          3|   64|        192|
    |gmem1_0_AWLEN    |  32|          3|   32|         96|
    |gmem1_0_AWVALID  |   1|          3|    1|          3|
    |gmem1_0_BREADY   |   1|          3|    1|          3|
    |gmem1_0_RREADY   |   1|          2|    1|          2|
    |gmem1_0_WVALID   |   1|          2|    1|          2|
    |gmem1_blk_n_AR   |   1|          2|    1|          2|
    |gmem1_blk_n_AW   |   1|          2|    1|          2|
    |gmem1_blk_n_B    |   1|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 486|        216|  402|       1344|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                          |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+-----+----+-----+-----------+
    |add_reg_457                                              |   32|   0|   32|          0|
    |ap_CS_fsm                                                |  151|   0|  151|          0|
    |ap_done_reg                                              |    1|   0|    1|          0|
    |ap_rst_n_inv                                             |    1|   0|    1|          0|
    |ap_rst_reg_1                                             |    1|   0|    1|          0|
    |ap_rst_reg_2                                             |    1|   0|    1|          0|
    |block_size_read_reg_472                                  |   32|   0|   32|          0|
    |grp_IDCT2_Pipeline_VITIS_LOOP_329_1_fu_184_ap_start_reg  |    1|   0|    1|          0|
    |outputMaximum_read_reg_444                               |   32|   0|   32|          0|
    |outputMinimum_read_reg_451                               |   32|   0|   32|          0|
    |shift_read_reg_432                                       |   32|   0|   32|          0|
    |size_read_reg_379                                        |   32|   0|   32|          0|
    |spec_select148_reg_482                                   |   32|   0|   32|          0|
    |sub_i406_reg_477                                         |   32|   0|   32|          0|
    |tmp_reg_439                                              |    1|   0|    1|          0|
    |trunc_ln329_1_reg_410                                    |   57|   0|   57|          0|
    |trunc_ln329_2_reg_420                                    |   57|   0|   57|          0|
    |trunc_ln329_3_reg_426                                    |   57|   0|   57|          0|
    |trunc_ln329_reg_385                                      |   31|   0|   31|          0|
    |trunc_ln_reg_390                                         |   57|   0|   57|          0|
    |zext_ln329_reg_400                                       |   31|   0|   64|         33|
    +---------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                    |  703|   0|  736|         33|
    +---------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits |    Protocol   | Source Object|    C Type    |
+-----------------------+-----+------+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|     1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|     1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|     7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|     1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|     1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|    32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|     4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|     1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|     1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|     7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|     1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|     1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|    32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|     2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|     1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|     1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|     2|          s_axi|       control|        scalar|
|ap_clk                 |   in|     1|  ap_ctrl_chain|         IDCT2|  return value|
|ap_rst_n               |   in|     1|  ap_ctrl_chain|         IDCT2|  return value|
|interrupt              |  out|     1|  ap_ctrl_chain|         IDCT2|  return value|
|m_axi_gmem0_AWVALID    |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|    64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|     8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|     3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|     3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  1024|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   128|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|    64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|     8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|     3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|     3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  1024|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|    64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|     8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|     3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|     2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|     2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|     4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|     3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|     4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|     4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  1024|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   128|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|    64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|     8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|     3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|     2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|     2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|     4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|     3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|     4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|     4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  1024|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|     2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|     2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|     1|          m_axi|         gmem1|       pointer|
+-----------------------+-----+------+---------------+--------------+--------------+

