WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1268380 cumulative IPC: 3.942 (Simulation time: 00 hr 00 min 19 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1268380 cumulative IPC: 3.942 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 3661550 heartbeat IPC: 2.731 cumulative IPC: 2.089 (Simulation time: 00 hr 00 min 49 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 2393171 cumulative IPC: 2.089 (Simulation time: 00 hr 00 min 49 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 2393171 cumulative IPC: 2.089 (Simulation time: 00 hr 00 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/zeusmp_600B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.089 instructions: 5000001 cycles: 2393171
CPU 0 Branch Prediction Accuracy: 98.27% MPKI: 0.6532 Average ROB Occupancy at Mispredict: 328.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.653
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      20910 HIT:       5202 MISS:      15708
LLC LOAD         ACCESS:      14914 HIT:       2189 MISS:      12725
LLC RFO          ACCESS:       2982 HIT:          0 MISS:       2982
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       2991 HIT:       2990 MISS:          1
LLC TRANSLATION  ACCESS:         23 HIT:         23 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 428.2 cycles
cpu0_DTLB TOTAL        ACCESS:     940109 HIT:     795726 MISS:     144383
cpu0_DTLB LOAD         ACCESS:     940109 HIT:     795726 MISS:     144383
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.585 cycles
cpu0_ITLB TOTAL        ACCESS:      45808 HIT:      45808 MISS:          0
cpu0_ITLB LOAD         ACCESS:      45808 HIT:      45808 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1133521 HIT:    1102183 MISS:      31338
cpu0_L1D LOAD         ACCESS:     760347 HIT:     735989 MISS:      24358
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     372926 HIT:     366194 MISS:       6732
cpu0_L1D TRANSLATION  ACCESS:        248 HIT:          0 MISS:        248
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 236.3 cycles
cpu0_L1I TOTAL        ACCESS:      60496 HIT:      60496 MISS:          0
cpu0_L1I LOAD         ACCESS:      60496 HIT:      60496 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      37427 HIT:      19498 MISS:      17929
cpu0_L2C LOAD         ACCESS:      22511 HIT:       7597 MISS:      14914
cpu0_L2C RFO          ACCESS:       6730 HIT:       3748 MISS:       2982
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       7938 HIT:       7928 MISS:         10
cpu0_L2C TRANSLATION  ACCESS:        248 HIT:        225 MISS:         23
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 396 cycles
cpu0_STLB TOTAL        ACCESS:     132715 HIT:     132467 MISS:        248
cpu0_STLB LOAD         ACCESS:     132715 HIT:     132467 MISS:        248
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 239.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         21
  ROW_BUFFER_MISS:      15686
 AVG DBUS CONGESTED CYCLE: 3.916
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:        181
